Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sun Jun 25 11:59:11 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx
| Design       : bd_0_wrapper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 44 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 91 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.119        0.000                      0                 4461        0.129        0.000                      0                 4461        1.600        0.000                       0                  3030  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.119        0.000                      0                 4461        0.129        0.000                      0                 4461        1.600        0.000                       0                  3030  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 0.859ns (22.235%)  route 3.004ns (77.765%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         3.004     3.945    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.053     3.998 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2/O
                         net (fo=1, routed)           0.000     3.998    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2_n_1
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.322 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.322    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1_n_1
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.535 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.535    bd_0_i/hls_inst/inst/add_ln106_95_fu_5809_p2[10]
    SLICE_X27Y94         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y94         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[10]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.535    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.857ns  (logic 0.859ns (22.273%)  route 2.998ns (77.728%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.998     3.939    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.053     3.992 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2/O
                         net (fo=1, routed)           0.000     3.992    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2_n_1
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.316 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.316    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1_n_1
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.529 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.529    bd_0_i/hls_inst/inst/add_ln106_64_fu_5061_p2[10]
    SLICE_X33Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[10]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.529    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.859ns (22.309%)  route 2.991ns (77.691%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.991     3.932    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.053     3.985 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.309 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.522 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.522    bd_0_i/hls_inst/inst/add_ln106_60_fu_4964_p2[10]
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[10]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[10]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.522    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.843ns (21.912%)  route 3.004ns (78.088%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         3.004     3.945    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.053     3.998 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2/O
                         net (fo=1, routed)           0.000     3.998    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2_n_1
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.322 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.322    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1_n_1
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.380 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.380    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]_i_1_n_1
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.519 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.519    bd_0_i/hls_inst/inst/add_ln106_95_fu_5809_p2[13]
    SLICE_X27Y95         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y95         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[13]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[13]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.522%)  route 3.019ns (78.478%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         3.019     3.960    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X39Y84         LUT1 (Prop_lut1_I0_O)        0.053     4.013 r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442[7]_i_2/O
                         net (fo=1, routed)           0.000     4.013    bd_0_i/hls_inst/inst/add_ln106_78_reg_10442[7]_i_2_n_1
    SLICE_X39Y84         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     4.248 r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.248    bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[7]_i_1_n_1
    SLICE_X39Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.306 r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.306    bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[11]_i_1_n_1
    SLICE_X39Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     4.519 r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.519    bd_0_i/hls_inst/inst/add_ln106_78_fu_5415_p2[13]
    SLICE_X39Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[13]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X39Y86         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_78_reg_10442_reg[13]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.519    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.843ns (21.949%)  route 2.998ns (78.051%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.998     3.939    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.053     3.992 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2/O
                         net (fo=1, routed)           0.000     3.992    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2_n_1
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.316 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.316    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1_n_1
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.374 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.374    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]_i_1_n_1
    SLICE_X33Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.513 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.513    bd_0_i/hls_inst/inst/add_ln106_64_fu_5061_p2[13]
    SLICE_X33Y87         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y87         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[13]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[13]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.513    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.843ns (21.985%)  route 2.991ns (78.015%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.991     3.932    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.053     3.985 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.309 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.367 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.367    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]_i_1_n_1
    SLICE_X36Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     4.506 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.506    bd_0_i/hls_inst/inst/add_ln106_60_fu_4964_p2[13]
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y92         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[13]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X36Y92         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[13]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.825ns (21.545%)  route 3.004ns (78.455%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         3.004     3.945    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X27Y93         LUT1 (Prop_lut1_I0_O)        0.053     3.998 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2/O
                         net (fo=1, routed)           0.000     3.998    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967[8]_i_2_n_1
    SLICE_X27Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.322 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.322    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[8]_i_1_n_1
    SLICE_X27Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.501 r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.501    bd_0_i/hls_inst/inst/add_ln106_95_fu_5809_p2[12]
    SLICE_X27Y94         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y94         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X27Y94         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_95_reg_10967_reg[12]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.501    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 0.825ns (21.581%)  route 2.998ns (78.419%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.998     3.939    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X33Y85         LUT1 (Prop_lut1_I0_O)        0.053     3.992 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2/O
                         net (fo=1, routed)           0.000     3.992    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992[8]_i_2_n_1
    SLICE_X33Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.316 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.316    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[8]_i_1_n_1
    SLICE_X33Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.495 r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.495    bd_0_i/hls_inst/inst/add_ln106_64_fu_5061_p2[12]
    SLICE_X33Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X33Y86         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X33Y86         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_64_reg_9992_reg[12]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.495    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (ap_clk rise@4.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.816ns  (logic 0.825ns (21.617%)  route 2.991ns (78.383%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 4.638 - 4.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.672     0.672    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.269     0.941 f  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[6]/Q
                         net (fo=135, routed)         2.991     3.932    bd_0_i/hls_inst/inst/phi_mul_reg_3242[6]
    SLICE_X36Y90         LUT1 (Prop_lut1_I0_O)        0.053     3.985 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2/O
                         net (fo=1, routed)           0.000     3.985    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862[8]_i_2_n_1
    SLICE_X36Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.309 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.309    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[8]_i_1_n_1
    SLICE_X36Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     4.488 r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.488    bd_0_i/hls_inst/inst/add_ln106_60_fu_4964_p2[12]
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     4.000     4.000 r  
                                                      0.000     4.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.638     4.638    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y91         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]/C
                         clock pessimism              0.000     4.638    
                         clock uncertainty           -0.035     4.603    
    SLICE_X36Y91         FDRE (Setup_fdre_C_D)        0.051     4.654    bd_0_i/hls_inst/inst/add_ln106_60_reg_9862_reg[12]
  -------------------------------------------------------------------
                         required time                          4.654    
                         arrival time                          -4.488    
  -------------------------------------------------------------------
                         slack                                  0.166    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_8007_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.397%)  route 0.103ns (44.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/Q
                         net (fo=3, routed)           0.103     0.486    bd_0_i/hls_inst/inst/i_0_reg_3231_reg_n_1_[5]
    SLICE_X18Y107        LUT6 (Prop_lut6_I3_O)        0.028     0.514 r  bd_0_i/hls_inst/inst/i_reg_8007[6]_i_2/O
                         net (fo=1, routed)           0.000     0.514    bd_0_i/hls_inst/inst/i_fu_3447_p2[6]
    SLICE_X18Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_reg_8007_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_8007_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.922%)  route 0.105ns (45.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y107        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[5]/Q
                         net (fo=3, routed)           0.105     0.488    bd_0_i/hls_inst/inst/i_0_reg_3231_reg_n_1_[5]
    SLICE_X18Y107        LUT5 (Prop_lut5_I3_O)        0.028     0.516 r  bd_0_i/hls_inst/inst/i_reg_8007[5]_i_1/O
                         net (fo=1, routed)           0.000     0.516    bd_0_i/hls_inst/inst/i_fu_3447_p2[5]
    SLICE_X18Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y107        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y107        FDRE (Hold_fdre_C_D)         0.087     0.385    bd_0_i/hls_inst/inst/i_reg_8007_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_3231_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_8007_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.146ns (63.110%)  route 0.085ns (36.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X18Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y108        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[2]/Q
                         net (fo=4, routed)           0.085     0.487    bd_0_i/hls_inst/inst/i_0_reg_3231_reg_n_1_[2]
    SLICE_X19Y108        LUT6 (Prop_lut6_I1_O)        0.028     0.515 r  bd_0_i/hls_inst/inst/i_reg_8007[2]_i_1/O
                         net (fo=1, routed)           0.000     0.515    bd_0_i/hls_inst/inst/i_fu_3447_p2[2]
    SLICE_X19Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X19Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X19Y108        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/i_reg_8007_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.515    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.091ns (51.769%)  route 0.085ns (48.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y103        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y103        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[5]/Q
                         net (fo=60, routed)          0.085     0.459    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage4
    SLICE_X36Y103        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y103        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]/C
                         clock pessimism              0.000     0.298    
    SLICE_X36Y103        FDRE (Hold_fdre_C_D)         0.002     0.300    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln106_reg_8082_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.178ns (66.345%)  route 0.090ns (33.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X13Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[1]/Q
                         net (fo=160, routed)         0.090     0.474    bd_0_i/hls_inst/inst/add_ln106_8_fu_3703_p2[1]
    SLICE_X12Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.078     0.552 r  bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.552    bd_0_i/hls_inst/inst/add_ln106_fu_3509_p2[1]
    SLICE_X12Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_reg_8082_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_reg_8082_reg[1]/C
                         clock pessimism              0.000     0.298    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.092     0.390    bd_0_i/hls_inst/inst/add_ln106_reg_8082_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.390    
                         arrival time                           0.552    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/k_reg_11061_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/k_reg_11061_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.664%)  route 0.111ns (46.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y86          FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_11061_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/k_reg_11061_reg[1]/Q
                         net (fo=3, routed)           0.111     0.494    bd_0_i/hls_inst/inst/k_reg_11061_reg[1]
    SLICE_X7Y86          LUT6 (Prop_lut6_I1_O)        0.028     0.522 r  bd_0_i/hls_inst/inst/k_reg_11061[2]_i_1/O
                         net (fo=1, routed)           0.000     0.522    bd_0_i/hls_inst/inst/k_fu_7951_p2[2]
    SLICE_X7Y86          FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_11061_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X7Y86          FDRE                                         r  bd_0_i/hls_inst/inst/k_reg_11061_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/k_reg_11061_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.378%)  route 0.111ns (52.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X15Y98         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[4]/Q
                         net (fo=2, routed)           0.111     0.494    bd_0_i/hls_inst/inst/add_ln106_96_reg_11052[4]
    SLICE_X14Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y98         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.032     0.330    bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.100ns (44.761%)  route 0.123ns (55.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X43Y111        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[117]/Q
                         net (fo=7, routed)           0.123     0.507    bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage116
    SLICE_X42Y110        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X42Y110        FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[118]/C
                         clock pessimism              0.000     0.298    
    SLICE_X42Y110        FDRE (Hold_fdre_C_D)         0.040     0.338    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[118]
  -------------------------------------------------------------------
                         required time                         -0.338    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/i_0_reg_3231_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/i_reg_8007_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.146ns (59.667%)  route 0.099ns (40.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X16Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y108        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/i_0_reg_3231_reg[4]/Q
                         net (fo=3, routed)           0.099     0.500    bd_0_i/hls_inst/inst/i_0_reg_3231_reg_n_1_[4]
    SLICE_X17Y108        LUT6 (Prop_lut6_I1_O)        0.028     0.528 r  bd_0_i/hls_inst/inst/i_reg_8007[4]_i_1/O
                         net (fo=1, routed)           0.000     0.528    bd_0_i/hls_inst/inst/i_fu_3447_p2[4]
    SLICE_X17Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X17Y108        FDRE                                         r  bd_0_i/hls_inst/inst/i_reg_8007_reg[4]/C
                         clock pessimism              0.000     0.298    
    SLICE_X17Y108        FDRE (Hold_fdre_C_D)         0.060     0.358    bd_0_i/hls_inst/inst/i_reg_8007_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.118ns (54.431%)  route 0.099ns (45.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.283     0.283    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X12Y99         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  bd_0_i/hls_inst/inst/add_ln106_96_reg_11052_reg[5]/Q
                         net (fo=2, routed)           0.099     0.500    bd_0_i/hls_inst/inst/add_ln106_96_reg_11052[5]
    SLICE_X14Y99         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3029, unset)         0.298     0.298    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X14Y99         FDRE                                         r  bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X14Y99         FDRE (Hold_fdre_C_D)         0.032     0.330    bd_0_i/hls_inst/inst/phi_mul_reg_3242_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.330    
                         arrival time                           0.500    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183         4.000       1.817      RAMB18_X0Y34   bd_0_i/hls_inst/inst/mean_U/loop_imperfect_mean_rom_U/q0_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X30Y83   bd_0_i/hls_inst/inst/add_ln106_40_reg_9212_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X19Y122  bd_0_i/hls_inst/inst/data_addr_21_reg_8547_reg[10]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[11]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[12]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X39Y119  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X40Y120  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.000       3.250      SLICE_X40Y120  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X30Y83   bd_0_i/hls_inst/inst/add_ln106_40_reg_9212_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X30Y83   bd_0_i/hls_inst/inst/add_ln106_40_reg_9212_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X19Y122  bd_0_i/hls_inst/inst/data_addr_21_reg_8547_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X19Y122  bd_0_i/hls_inst/inst/data_addr_21_reg_8547_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X42Y122  bd_0_i/hls_inst/inst/data_addr_51_reg_9497_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y91    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y91    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y94    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y94    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y94    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y94    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y95    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y95    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y95    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y95    bd_0_i/hls_inst/inst/add_ln106_10_reg_8332_reg[13]/C



