{
  "module_name": "farsync.h",
  "hash_id": "f8244f279a5c8e352dc6501ebacaef47b9846c1da35962cc37d5260270449a23",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wan/farsync.h",
  "human_readable_source": " \n \n\n \n#define FST_NAME                \"fst\"            \n#define FST_NDEV_NAME           \"sync\"           \n#define FST_DEV_NAME            \"farsync\"        \n\n\n \n#define FST_USER_VERSION        \"1.04\"\n\n\n \n#define FSTWRITE        (SIOCDEVPRIVATE+10)\n#define FSTCPURESET     (SIOCDEVPRIVATE+11)\n#define FSTCPURELEASE   (SIOCDEVPRIVATE+12)\n#define FSTGETCONF      (SIOCDEVPRIVATE+13)\n#define FSTSETCONF      (SIOCDEVPRIVATE+14)\n\n\n \nstruct fstioc_write {\n        unsigned int  size;\n        unsigned int  offset;\n\tunsigned char data[];\n};\n\n\n \n\n \nstruct fstioc_info {\n        unsigned int   valid;            \n        unsigned int   nports;           \n        unsigned int   type;             \n        unsigned int   state;            \n        unsigned int   index;            \n        unsigned int   smcFirmwareVersion;\n        unsigned long  kernelVersion;    \n        unsigned short lineInterface;    \n        unsigned char  proto;            \n        unsigned char  internalClock;    \n        unsigned int   lineSpeed;        \n        unsigned int   v24IpSts;         \n        unsigned int   v24OpSts;         \n        unsigned short clockStatus;      \n        unsigned short cableStatus;      \n        unsigned short cardMode;         \n        unsigned short debug;            \n        unsigned char  transparentMode;  \n        unsigned char  invertClock;      \n        unsigned char  startingSlot;     \n        unsigned char  clockSource;      \n        unsigned char  framing;          \n        unsigned char  structure;        \n                                         \n        unsigned char  interface;        \n        unsigned char  coding;           \n        unsigned char  lineBuildOut;     \n        unsigned char  equalizer;        \n        unsigned char  loopMode;         \n        unsigned char  range;            \n        unsigned char  txBufferMode;     \n        unsigned char  rxBufferMode;     \n        unsigned char  losThreshold;     \n        unsigned char  idleCode;         \n        unsigned int   receiveBufferDelay;  \n        unsigned int   framingErrorCount;  \n        unsigned int   codeViolationCount;  \n        unsigned int   crcErrorCount;    \n        int            lineAttenuation;  \n        unsigned short lossOfSignal;\n        unsigned short receiveRemoteAlarm;\n        unsigned short alarmIndicationSignal;\n};\n\n \n#define FSTVAL_NONE     0x00000000       \n#define FSTVAL_OMODEM   0x0000001F       \n#define FSTVAL_SPEED    0x00000020       \n#define FSTVAL_CABLE    0x00000040       \n#define FSTVAL_IMODEM   0x00000080       \n#define FSTVAL_CARD     0x00000100       \n#define FSTVAL_PROTO    0x00000200       \n#define FSTVAL_MODE     0x00000400       \n#define FSTVAL_PHASE    0x00000800       \n#define FSTVAL_TE1      0x00001000       \n#define FSTVAL_DEBUG    0x80000000       \n#define FSTVAL_ALL      0x00001FFF       \n\n \n#define FST_TYPE_NONE   0                \n#define FST_TYPE_T2P    1                \n#define FST_TYPE_T4P    2                \n#define FST_TYPE_T1U    3                \n#define FST_TYPE_T2U    4                \n#define FST_TYPE_T4U    5                \n#define FST_TYPE_TE1    6                \n\n \n#define FST_FAMILY_TXP  0                \n#define FST_FAMILY_TXU  1                \n\n \n#define FST_UNINIT      0                \n#define FST_RESET       1                \n#define FST_DOWNLOAD    2                \n#define FST_STARTING    3                \n#define FST_RUNNING     4                \n#define FST_BADVERSION  5                \n#define FST_HALTED      6                \n#define FST_IFAILED     7                \n \n#define V24             1\n#define X21             2\n#define V35             3\n#define X21D            4\n#define T1              5\n#define E1              6\n#define J1              7\n\n \n#define FST_RAW         4                \n#define FST_GEN_HDLC    5                \n\n \n#define INTCLK          1\n#define EXTCLK          0\n\n \n#define IPSTS_CTS       0x00000001       \n#define IPSTS_INDICATE  IPSTS_CTS\n#define IPSTS_DSR       0x00000002       \n#define IPSTS_DCD       0x00000004       \n#define IPSTS_RI        0x00000008       \n#define IPSTS_TMI       0x00000010       \n\n \n#define OPSTS_RTS       0x00000001       \n#define OPSTS_CONTROL   OPSTS_RTS\n#define OPSTS_DTR       0x00000002       \n#define OPSTS_DSRS      0x00000004       \n#define OPSTS_SS        0x00000008       \n#define OPSTS_LL        0x00000010       \n\n \n#define CARD_MODE_IDENTIFY      0x0001\n\n \n\n \n#define CLOCKING_SLAVE       0\n#define CLOCKING_MASTER      1\n\n \n#define FRAMING_E1           0\n#define FRAMING_J1           1\n#define FRAMING_T1           2\n\n \n#define STRUCTURE_UNFRAMED   0\n#define STRUCTURE_E1_DOUBLE  1\n#define STRUCTURE_E1_CRC4    2\n#define STRUCTURE_E1_CRC4M   3\n#define STRUCTURE_T1_4       4\n#define STRUCTURE_T1_12      5\n#define STRUCTURE_T1_24      6\n#define STRUCTURE_T1_72      7\n\n \n#define INTERFACE_RJ48C      0\n#define INTERFACE_BNC        1\n\n \n\n#define CODING_HDB3          0\n#define CODING_NRZ           1\n#define CODING_CMI           2\n#define CODING_CMI_HDB3      3\n#define CODING_CMI_B8ZS      4\n#define CODING_AMI           5\n#define CODING_AMI_ZCS       6\n#define CODING_B8ZS          7\n\n \n#define LBO_0dB              0\n#define LBO_7dB5             1\n#define LBO_15dB             2\n#define LBO_22dB5            3\n\n \n#define RANGE_0_133_FT       0\n#define RANGE_0_40_M         RANGE_0_133_FT\n#define RANGE_133_266_FT     1\n#define RANGE_40_81_M        RANGE_133_266_FT\n#define RANGE_266_399_FT     2\n#define RANGE_81_122_M       RANGE_266_399_FT\n#define RANGE_399_533_FT     3\n#define RANGE_122_162_M       RANGE_399_533_FT\n#define RANGE_533_655_FT     4\n#define RANGE_162_200_M      RANGE_533_655_FT\n \n#define EQUALIZER_SHORT      0\n#define EQUALIZER_LONG       1\n\n \n#define LOOP_NONE            0\n#define LOOP_LOCAL           1\n#define LOOP_PAYLOAD_EXC_TS0 2\n#define LOOP_PAYLOAD_INC_TS0 3\n#define LOOP_REMOTE          4\n\n \n#define BUFFER_2_FRAME       0\n#define BUFFER_1_FRAME       1\n#define BUFFER_96_BIT        2\n#define BUFFER_NONE          3\n\n \n#define FST_DEBUG       0x0000\n#if FST_DEBUG\n\nextern int fst_debug_mask;               \n#define DBG_INIT        0x0002           \n#define DBG_OPEN        0x0004           \n#define DBG_PCI         0x0008           \n#define DBG_IOCTL       0x0010           \n#define DBG_INTR        0x0020           \n#define DBG_TX          0x0040           \n#define DBG_RX          0x0080           \n#define DBG_CMD         0x0100           \n\n#define DBG_ASS         0xFFFF           \n#endif   \n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}