Design Entry;HDL Check||(null)||Checking HDL syntax of 'Write_LSRAM.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'ROW_PTR.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'WPOINTS.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'XY_FIFO_CONTROL.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'RPoints.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'RPoints.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'RPoints.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'XY_GENERATOR.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'line_write_read' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'line_write_read' was successfully generated.  ||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\FF_GENERATOR.vhd'.||TOP.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\addr_decoder.vhd'.||TOP.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\receive_data.vhd'.||TOP.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\apb3_if.vhd'.||TOP.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\Image_Enhancement.vhd'.||TOP.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\LCD_FSM.vhd'.||TOP.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\Write_LSRAM.vhd'.||TOP.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\double_flop.vhd'.||TOP.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\MUX5.vhd'.||TOP.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\MUX6.vhd'.||TOP.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\RamDualPort.vhd'.||TOP.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\ROW_PTR.vhd'.||TOP.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\RPoints.vhd'.||TOP.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\WPOINTS.vhd'.||TOP.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\XY_FIFO_CONTROL.vhd'.||TOP.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\XY_GENERATOR.vhd'.||TOP.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\mux_2_1.vhd'.||TOP.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/62||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||TOP.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/64||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/102||FlashFreeze_SB_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\FlashFreeze_SB_MSS\FlashFreeze_SB_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/107||osc_comps.v(3);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/3
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive syn_black_box. Verify the correct directive name.||TOP.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/109||osc_comps.v(3);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/3
Implementation;Synthesis||CS133||@W:Ignoring property syn_noprune||TOP.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/110||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/111||osc_comps.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/13
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/113||osc_comps.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/24
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/115||osc_comps.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/38
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/117||osc_comps.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/50
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/119||osc_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/60
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/170||FlashFreeze_SB_MSS_syn.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\FlashFreeze_SB_MSS\FlashFreeze_SB_MSS_syn.v'/linenumber/496
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/175||osc_comps.v(3);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/3
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive syn_black_box. Verify the correct directive name.||TOP.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/177||osc_comps.v(3);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/3
Implementation;Synthesis||CS133||@W:Ignoring property syn_noprune||TOP.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/178||osc_comps.v(4);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/4
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/179||osc_comps.v(13);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/13
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/181||osc_comps.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/24
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/183||osc_comps.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/38
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/185||osc_comps.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/50
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||TOP.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/187||osc_comps.v(60);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.v'/linenumber/60
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.||TOP.srr(286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/286||coreresetp.v(1728);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1728
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.||TOP.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/287||coreresetp.v(1696);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1696
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.||TOP.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/288||coreresetp.v(1664);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1664
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.||TOP.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/289||coreresetp.v(1632);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1632
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.||TOP.srr(290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/290||coreresetp.v(1600);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1600
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.||TOP.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/291||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.||TOP.srr(292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/292||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.||TOP.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/293||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.||TOP.srr(294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/294||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.||TOP.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/295||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.||TOP.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/296||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.||TOP.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/297||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.||TOP.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/298||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.||TOP.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/299||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.||TOP.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/300||coreresetp.v(1570);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1570
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.||TOP.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/301||coreresetp.v(1480);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1480
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.||TOP.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/302||coreresetp.v(1415);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1415
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.||TOP.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/303||coreresetp.v(1350);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1350
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.||TOP.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/304||coreresetp.v(1285);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1285
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.||TOP.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/305||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/306||coreresetp.v(1503);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1503
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/307||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/308||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/309||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/310||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/311||coreresetp.v(1548);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1548
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||TOP.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/312||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||TOP.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/313||coreresetp.v(1548);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1548
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.||TOP.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/314||coreresetp.v(1548);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1548
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q2. Make sure that there are no unused intermediate registers.||TOP.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/315||coreresetp.v(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/868
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||TOP.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/316||coreresetp.v(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/868
Implementation;Synthesis||CG794||@N: Using module mux5 from library work||TOP.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/340||mux.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\mux\mux.v'/linenumber/72
Implementation;Synthesis||CG794||@N: Using module mux6 from library work||TOP.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/341||mux.v(92);liberoaction://cross_probe/hdl/file/'<project>\component\work\mux\mux.v'/linenumber/92
Implementation;Synthesis||CG168||@W:Type of parameter READ_DEPTH on the instance fifo_corefifo_sync_scntr is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||TOP.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/383||COREFIFO.v(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/613
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_assert, as there is no assignment to it.||TOP.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/418||corefifo_sync_scntr.v(170);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/170
Implementation;Synthesis||CG360||@W:Removing wire almostfulli_deassert, as there is no assignment to it.||TOP.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/419||corefifo_sync_scntr.v(171);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/171
Implementation;Synthesis||CG360||@W:Removing wire fulli_assert, as there is no assignment to it.||TOP.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/420||corefifo_sync_scntr.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/172
Implementation;Synthesis||CG360||@W:Removing wire fulli_deassert, as there is no assignment to it.||TOP.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/421||corefifo_sync_scntr.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/173
Implementation;Synthesis||CG360||@W:Removing wire neg_reset, as there is no assignment to it.||TOP.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/422||corefifo_sync_scntr.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/181
Implementation;Synthesis||CG184||@W:Removing wire re_top_p, as it has the load but no drivers.||TOP.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/423||corefifo_sync_scntr.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/182
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.||TOP.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/425||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.||TOP.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/426||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.||TOP.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/427||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg. Make sure that there are no unused intermediate registers.||TOP.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/428||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.||TOP.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/429||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.||TOP.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/430||corefifo_sync_scntr.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/471
Implementation;Synthesis||CL169||@W:Pruning unused register sc_r_fwft[6:0]. Make sure that there are no unused intermediate registers.||TOP.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/431||corefifo_sync_scntr.v(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/392
Implementation;Synthesis||CL169||@W:Pruning unused register sc_w[6:0]. Make sure that there are no unused intermediate registers.||TOP.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/432||corefifo_sync_scntr.v(379);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/379
Implementation;Synthesis||CL169||@W:Pruning unused register we_f_i. Make sure that there are no unused intermediate registers.||TOP.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/433||corefifo_sync_scntr.v(339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/339
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.wack_r assign 0, register removed by optimization.||TOP.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/434||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to genblk7.overflow_r assign 0, register removed by optimization.||TOP.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/435||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||CL207||@W:All reachable assignments to underflow_r assign 0, register removed by optimization.||TOP.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/436||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to dvld_r assign 0, register removed by optimization.||TOP.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/437||corefifo_sync_scntr.v(493);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/493
Implementation;Synthesis||CL207||@W:All reachable assignments to rdcnt[6:0] assign 0, register removed by optimization.||TOP.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/438||corefifo_sync_scntr.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/283
Implementation;Synthesis||CL207||@W:All reachable assignments to wrcnt[6:0] assign 0, register removed by optimization.||TOP.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/439||corefifo_sync_scntr.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/256
Implementation;Synthesis||CL318||@W:*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/460||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||CL318||@W:*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/461||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||CL318||@W:*Output A_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/462||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||CL318||@W:*Output B_DB_DETECT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/463||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||CG184||@W:Removing wire EMPTY2, as it has the load but no drivers.||TOP.srr(465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/465||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CG360||@W:Removing wire AEMPTY2, as there is no assignment to it.||TOP.srr(466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/466||COREFIFO.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/216
Implementation;Synthesis||CG360||@W:Removing wire fifo_rd_en, as there is no assignment to it.||TOP.srr(467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/467||COREFIFO.v(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/217
Implementation;Synthesis||CG360||@W:Removing wire pf_MEMRADDR, as there is no assignment to it.||TOP.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/468||COREFIFO.v(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/221
Implementation;Synthesis||CG360||@W:Removing wire fwft_MEMRADDR, as there is no assignment to it.||TOP.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/469||COREFIFO.v(222);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/222
Implementation;Synthesis||CG360||@W:Removing wire pf_Q, as there is no assignment to it.||TOP.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/470||COREFIFO.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/227
Implementation;Synthesis||CG360||@W:Removing wire fwft_Q, as there is no assignment to it.||TOP.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/471||COREFIFO.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/228
Implementation;Synthesis||CG184||@W:Removing wire DVLD_async, as it has the load but no drivers.||TOP.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/472||COREFIFO.v(246);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/246
Implementation;Synthesis||CG184||@W:Removing wire DVLD_sync, as it has the load but no drivers.||TOP.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/473||COREFIFO.v(248);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/248
Implementation;Synthesis||CG360||@W:Removing wire fwft_dvld, as there is no assignment to it.||TOP.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/474||COREFIFO.v(249);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/249
Implementation;Synthesis||CG360||@W:Removing wire fwft_reg_valid, as there is no assignment to it.||TOP.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/475||COREFIFO.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire pf_dvld, as there is no assignment to it.||TOP.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/476||COREFIFO.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/251
Implementation;Synthesis||CG133||@W:Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/477||COREFIFO.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/260
Implementation;Synthesis||CG133||@W:Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/478||COREFIFO.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire reset_rclk, as there is no assignment to it.||TOP.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/479||COREFIFO.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/293
Implementation;Synthesis||CG360||@W:Removing wire reset_wclk, as there is no assignment to it.||TOP.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/480||COREFIFO.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_r, as there is no assignment to it.||TOP.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/481||COREFIFO.v(295);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/295
Implementation;Synthesis||CG360||@W:Removing wire reset_sync_w, as there is no assignment to it.||TOP.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/482||COREFIFO.v(296);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/296
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/484||COREFIFO.v(1185);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1185
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/485||COREFIFO.v(1175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1175
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2. Make sure that there are no unused intermediate registers.||TOP.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/486||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.||TOP.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/487||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2. Make sure that there are no unused intermediate registers.||TOP.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/488||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.||TOP.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/489||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2. Make sure that there are no unused intermediate registers.||TOP.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/490||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.||TOP.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/491||COREFIFO.v(1110);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1110
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/492||COREFIFO.v(1098);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1098
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/493||COREFIFO.v(1088);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1088
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/494||COREFIFO.v(1078);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1078
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r[17:0]. Make sure that there are no unused intermediate registers.||TOP.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/495||COREFIFO.v(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1068
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.||TOP.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/496||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.||TOP.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/497||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.||TOP.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/498||COREFIFO.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/513
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.||TOP.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/499||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.||TOP.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/500||COREFIFO.v(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/500
Implementation;Synthesis||CG794||@N: Using module ROW_PTR from library work||TOP.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/521||xy_display.v(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\xy_display\xy_display.v'/linenumber/128
Implementation;Synthesis||CG794||@N: Using module RPOINTS from library work||TOP.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/522||xy_display.v(143);liberoaction://cross_probe/hdl/file/'<project>\component\work\xy_display\xy_display.v'/linenumber/143
Implementation;Synthesis||CG794||@N: Using module WPOINTS from library work||TOP.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/523||xy_display.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\work\xy_display\xy_display.v'/linenumber/157
Implementation;Synthesis||CG794||@N: Using module xy_fifo_control from library work||TOP.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/524||xy_display.v(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\xy_display\xy_display.v'/linenumber/173
Implementation;Synthesis||CG794||@N: Using module double_flop from library work||TOP.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/528||line_write_read.v(150);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/150
Implementation;Synthesis||CG794||@N: Using module Image_Enhancement from library work||TOP.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/529||line_write_read.v(164);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/164
Implementation;Synthesis||CG794||@N: Using module LCD_FSM from library work||TOP.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/530||line_write_read.v(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/183
Implementation;Synthesis||CG794||@N: Using module ramDualPort from library work||TOP.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/531||line_write_read.v(214);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/214
Implementation;Synthesis||CG794||@N: Using module WRITE_LSRAM from library work||TOP.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/532||line_write_read.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/227
Implementation;Synthesis||CG794||@N: Using module xy_generator from library work||TOP.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/533||line_write_read.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\work\line_write_read\line_write_read.v'/linenumber/259
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/544||OSC_C0_OSC_C0_0_OSC.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||CL318||@W:*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/545||OSC_C0_OSC_C0_0_OSC.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||CL318||@W:*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/546||OSC_C0_OSC_C0_0_OSC.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||CL318||@W:*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/547||OSC_C0_OSC_C0_0_OSC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||TOP.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/581||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||TOP.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/582||Tx_async.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/168
Implementation;Synthesis||CL190||@W:Optimizing register bit CUARTI00l to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/585||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTI00l. Make sure that there are no unused intermediate registers.||TOP.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/586||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTI1l and merging CUARTIO0. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/600||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CG133||@W:Object CUARTlI0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/612||CoreUART.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTO10. Make sure that there are no unused intermediate registers.||TOP.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/614||CoreUART.v(1268);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1268
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOl0. Make sure that there are no unused intermediate registers.||TOP.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/615||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIl0. Make sure that there are no unused intermediate registers.||TOP.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/616||CoreUART.v(1159);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1159
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIOl[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/617||CoreUART.v(1106);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/1106
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTll0[1:0]. Make sure that there are no unused intermediate registers.||TOP.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/618||CoreUART.v(984);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/984
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOI0. Make sure that there are no unused intermediate registers.||TOP.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/619||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTlO0. Make sure that there are no unused intermediate registers.||TOP.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/620||CoreUART.v(936);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/936
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTOO0. Make sure that there are no unused intermediate registers.||TOP.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/621||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTl1l. Make sure that there are no unused intermediate registers.||TOP.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/622||CoreUART.v(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/888
Implementation;Synthesis||CL169||@W:Pruning unused register CUARTIll. Make sure that there are no unused intermediate registers.||TOP.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/623||CoreUART.v(405);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\CoreUART.v'/linenumber/405
Implementation;Synthesis||CG794||@N: Using module addr_decoder from library work||TOP.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/629||UART_interface.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_interface\UART_interface.v'/linenumber/96
Implementation;Synthesis||CG794||@N: Using module receive_data from library work||TOP.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/630||UART_interface.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_interface\UART_interface.v'/linenumber/136
Implementation;Synthesis||CG794||@N: Using module apb3_if from library work||TOP.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/634||TOP.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\work\TOP\TOP.v'/linenumber/184
Implementation;Synthesis||CG794||@N: Using module FF_GENERATOR from library work||TOP.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/635||TOP.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\work\TOP\TOP.v'/linenumber/205
Implementation;Synthesis||CG794||@N: Using module mux_2_1 from library work||TOP.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/636||TOP.v(285);liberoaction://cross_probe/hdl/file/'<project>\component\work\TOP\TOP.v'/linenumber/285
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||TOP.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/648||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||TOP.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/657||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||TOP.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/666||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||TOP.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/667||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||TOP.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/668||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input XTL is unused.||TOP.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/677||OSC_C0_OSC_C0_0_OSC.v(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/14
Implementation;Synthesis||CL159||@N: Input WCLOCK is unused.||TOP.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/700||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/48
Implementation;Synthesis||CL159||@N: Input RCLOCK is unused.||TOP.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/701||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/49
Implementation;Synthesis||CL159||@N: Input re_top is unused.||TOP.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/708||corefifo_sync_scntr.v(102);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input empty_top_fwft is unused.||TOP.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/709||corefifo_sync_scntr.v(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/103
Implementation;Synthesis||CL156||@W:*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||TOP.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/712||COREFIFO.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||CL159||@N: Input WRESET_N is unused.||TOP.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/713||COREFIFO.v(175);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/175
Implementation;Synthesis||CL159||@N: Input RRESET_N is unused.||TOP.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/714||COREFIFO.v(176);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/176
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||TOP.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/715||COREFIFO.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/181
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/734||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/735||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/736||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif3_spll_lock_q2 and merging fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/737||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||TOP.srr(738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/738||coreresetp.v(1480);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1480
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||TOP.srr(745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/745||coreresetp.v(1415);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1415
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||TOP.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/752||coreresetp.v(1350);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1350
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||TOP.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/759||coreresetp.v(1285);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1285
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||TOP.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/766||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||TOP.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/776||coreresetp.v(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/29
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||TOP.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/777||coreresetp.v(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/67
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||TOP.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/778||coreresetp.v(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/70
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||TOP.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/779||coreresetp.v(79);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/79
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||TOP.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/780||coreresetp.v(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/83
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||TOP.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/781||coreresetp.v(87);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||TOP.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/782||coreresetp.v(101);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||TOP.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/783||coreresetp.v(102);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/102
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||TOP.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/784||coreresetp.v(103);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/103
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||TOP.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/785||coreresetp.v(104);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/104
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||TOP.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/786||coreresetp.v(105);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/105
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||TOP.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/787||coreresetp.v(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/106
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||TOP.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/788||coreresetp.v(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/107
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||TOP.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/789||coreresetp.v(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/108
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||TOP.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/790||coreresetp.v(109);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/109
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||TOP.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/791||coreresetp.v(110);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/110
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||TOP.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/792||coreresetp.v(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/111
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||TOP.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/793||coreresetp.v(112);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/112
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||TOP.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/794||coreresetp.v(118);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/118
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||TOP.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/795||coreresetp.v(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/119
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||TOP.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/796||coreresetp.v(120);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/120
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||TOP.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/797||coreresetp.v(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/121
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||TOP.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/798||coreresetp.v(122);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/122
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||TOP.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/799||coreresetp.v(123);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||TOP.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/800||coreresetp.v(124);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/124
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||TOP.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/801||coreresetp.v(125);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/125
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||TOP.srr(802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/802||coreresetp.v(126);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||TOP.srr(803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/803||coreresetp.v(127);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/127
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||TOP.srr(804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/804||coreresetp.v(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/128
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||TOP.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/805||coreresetp.v(129);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/129
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||TOP.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/806||coreresetp.v(130);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/130
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||TOP.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/807||coreresetp.v(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/134
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||TOP.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/808||coreresetp.v(135);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/135
Implementation;Synthesis||CL189||@N: Register bit tg_out is always 1.||TOP.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/825||FF_EXT.v(14);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_EXT.v'/linenumber/14
Implementation;Synthesis||CL169||@W:Pruning unused register lock_reg. Make sure that there are no unused intermediate registers.||TOP.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/826||FF_EXT.v(10);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_EXT.v'/linenumber/10
Implementation;Synthesis||CL159||@N: Input clk is unused.||TOP.srr(827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/827||FF_EXT.v(3);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_EXT.v'/linenumber/3
Implementation;Synthesis||CL159||@N: Input lock is unused.||TOP.srr(828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/828||FF_EXT.v(3);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_EXT.v'/linenumber/3
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\FF_GENERATOR.vhd'.||TOP.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/858||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\addr_decoder.vhd'.||TOP.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/859||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\receive_data.vhd'.||TOP.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/860||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\apb3_if.vhd'.||TOP.srr(861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/861||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\Image_Enhancement.vhd'.||TOP.srr(862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/862||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\LCD_FSM.vhd'.||TOP.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/863||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\Write_LSRAM.vhd'.||TOP.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/864||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\double_flop.vhd'.||TOP.srr(865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/865||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\MUX5.vhd'.||TOP.srr(866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/866||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\MUX6.vhd'.||TOP.srr(867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/867||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\RamDualPort.vhd'.||TOP.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/868||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\ROW_PTR.vhd'.||TOP.srr(869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/869||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\RPoints.vhd'.||TOP.srr(870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/870||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\WPOINTS.vhd'.||TOP.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/871||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\XY_FIFO_CONTROL.vhd'.||TOP.srr(872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/872||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\XY_GENERATOR.vhd'.||TOP.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/873||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\hdl\mux_2_1.vhd'.||TOP.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/874||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||TOP.srr(876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/876||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v2021.2\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.mux_2_1.mux_2_1.||TOP.srr(877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/877||mux_2_1.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\mux_2_1.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing work.ff_generator.ff_generator.||TOP.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/881||FF_GENERATOR.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/30
Implementation;Synthesis||CL169||@W:Pruning unused register s_ff_done_dly_2. Make sure that there are no unused intermediate registers.||TOP.srr(884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/884||FF_GENERATOR.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/108
Implementation;Synthesis||CL169||@W:Pruning unused register s_ff_done_2. Make sure that there are no unused intermediate registers.||TOP.srr(885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/885||FF_GENERATOR.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/108
Implementation;Synthesis||CL169||@W:Pruning unused register s_ff_to_start_dly_2. Make sure that there are no unused intermediate registers.||TOP.srr(886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/886||FF_GENERATOR.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/108
Implementation;Synthesis||CL169||@W:Pruning unused register s_ff_to_start_2. Make sure that there are no unused intermediate registers.||TOP.srr(887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/887||FF_GENERATOR.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/108
Implementation;Synthesis||CD630||@N: Synthesizing work.apb3_if.apb3_if.||TOP.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/891||apb3_if.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb3_if.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.receive_data.receive_data.||TOP.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/895||receive_data.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/31
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_fsm. For example, enumeration idle is mapped to "10000000000000000000".||TOP.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/896||receive_data.vhd(80);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/80
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/897||receive_data.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/387
Implementation;Synthesis||CD630||@N: Synthesizing work.addr_decoder.addr_decoder.||TOP.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/901||addr_decoder.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\addr_decoder.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.xy_generator.architecture_xy_generator.||TOP.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/905||XY_GENERATOR.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/26
Implementation;Synthesis||CL169||@W:Pruning unused register counter_3(1 downto 0). Make sure that there are no unused intermediate registers.||TOP.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/908||XY_GENERATOR.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/72
Implementation;Synthesis||CD630||@N: Synthesizing work.write_lsram.write_lsram.||TOP.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/910||Write_LSRAM.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\Write_LSRAM.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing work.ramdualport.ramdualport.||TOP.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/915||RamDualPort.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RamDualPort.vhd'/linenumber/33
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=16||TOP.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/918||RamDualPort.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\RamDualPort.vhd'/linenumber/72
Implementation;Synthesis||CD630||@N: Synthesizing work.lcd_fsm.lcd_fsm.||TOP.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/920||LCD_FSM.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\LCD_FSM.vhd'/linenumber/30
Implementation;Synthesis||CD232||@N: Using gray code encoding for type split_fsm.||TOP.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/921||LCD_FSM.vhd(86);liberoaction://cross_probe/hdl/file/'<project>\hdl\LCD_FSM.vhd'/linenumber/86
Implementation;Synthesis||CD630||@N: Synthesizing work.image_enhancement.image_enhancement.||TOP.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/925||Image_Enhancement.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/32
Implementation;Synthesis||CL271||@W:Pruning unused bits 42 to 19 of s_term1_b_4(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/928||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CL271||@W:Pruning unused bits 6 to 0 of s_term1_b_4(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/929||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CL271||@W:Pruning unused bits 42 to 19 of s_term1_g_4(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/930||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CL271||@W:Pruning unused bits 6 to 0 of s_term1_g_4(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/931||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CL271||@W:Pruning unused bits 42 to 19 of s_term1_r_5(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/932||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CL271||@W:Pruning unused bits 6 to 0 of s_term1_r_5(43 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/933||Image_Enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||CD630||@N: Synthesizing work.double_flop.double_flop.||TOP.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/935||double_flop.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\double_flop.vhd'/linenumber/30
Implementation;Synthesis||CD630||@N: Synthesizing work.xy_fifo_control.architecture_xy_fifo_control.||TOP.srr(940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/940||XY_FIFO_CONTROL.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_FIFO_CONTROL.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.wpoints.architecture_wpoints.||TOP.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/944||WPOINTS.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/25
Implementation;Synthesis||CD232||@N: Using gray code encoding for type wp_fsm.||TOP.srr(945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/945||WPOINTS.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/47
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/946||WPOINTS.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/282
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||TOP.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/947||WPOINTS.vhd(322);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/322
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||TOP.srr(948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/948||WPOINTS.vhd(361);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/361
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/949||WPOINTS.vhd(409);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/409
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/950||WPOINTS.vhd(458);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/458
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/951||WPOINTS.vhd(507);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/507
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/952||WPOINTS.vhd(556);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/556
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/953||WPOINTS.vhd(605);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/605
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/954||WPOINTS.vhd(658);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/658
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/955||WPOINTS.vhd(670);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/670
Implementation;Synthesis||CL190||@W:Optimizing register bit index_base(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/958||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL190||@W:Optimizing register bit index_base(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/959||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 18 of index_base(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/960||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CD630||@N: Synthesizing work.rpoints.architecture_rpoints.||TOP.srr(962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/962||RPoints.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\RPoints.vhd'/linenumber/25
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||TOP.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/963||RPoints.vhd(100);liberoaction://cross_probe/hdl/file/'<project>\hdl\RPoints.vhd'/linenumber/100
Implementation;Synthesis||CD630||@N: Synthesizing work.row_ptr.architecture_row_ptr.||TOP.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/967||ROW_PTR.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.mux6.architecture_mux6.||TOP.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/971||MUX6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\MUX6.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.mux5.architecture_mux5.||TOP.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/975||MUX5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\MUX5.vhd'/linenumber/23
Implementation;Synthesis||CL190||@W:Optimizing register bit next_erase_true_index(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/988||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL190||@W:Optimizing register bit next_erase_true_index(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/989||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL190||@W:Optimizing register bit next_erase_virtual_index(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/990||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL190||@W:Optimizing register bit next_erase_virtual_index(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/991||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL190||@W:Optimizing register bit next_erase_virtual_index(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/992||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL279||@W:Pruning register bits 2 to 0 of next_erase_virtual_index(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/993||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL279||@W:Pruning register bits 19 to 18 of next_erase_true_index(19 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/994||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||TOP.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/995||WPOINTS.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register s_state.||TOP.srr(1070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1070||LCD_FSM.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\hdl\LCD_FSM.vhd'/linenumber/179
Implementation;Synthesis||CL190||@W:Optimizing register bit x_drifter(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1122||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL190||@W:Optimizing register bit x_drifter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1123||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL190||@W:Optimizing register bit index_drifter(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1124||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL190||@W:Optimizing register bit index_drifter(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1125||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of index_drifter(17 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1126||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of x_drifter(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1127||XY_GENERATOR.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/82
Implementation;Synthesis||CL246||@W:Input port bits 31 to 20 of data_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1130||addr_decoder.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\addr_decoder.vhd'/linenumber/51
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register state.||TOP.srr(1133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1133||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1158||apb3_if.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb3_if.vhd'/linenumber/51
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of pwdata_i(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||TOP.srr(1159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1159||apb3_if.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\hdl\apb3_if.vhd'/linenumber/52
Implementation;Synthesis||CL159||@N: Input ff_done_i is unused.||TOP.srr(1162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1162||FF_GENERATOR.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\FF_GENERATOR.vhd'/linenumber/41
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||TOP.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1259||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/8
Implementation;Synthesis||BN544||@W:create_generated_clock with both -multiply_by and -divide_by not supported for this target technology||TOP.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1260||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/9
Implementation;Synthesis||BN132||@W:Removing sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1276||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||FX1171||@N: Found instance line_write_read_0.xy_display_1.COREFIFO_C0_0.COREFIFO_C0_0.re_set with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||TOP.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1277||corefifo.v(1040);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1040
Implementation;Synthesis||FX1171||@N: Found instance line_write_read_0.xy_display_1.COREFIFO_C0_0.COREFIFO_C0_0.RDATA_r[17:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||TOP.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1278||corefifo.v(1055);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/1055
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1279||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1280||corefifo_c0_corefifo_c0_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1281||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1282||corefifo_c0_corefifo_c0_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||MO111||@N: Tristate driver EMPTY2 (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0(verilog)) on net EMPTY2 (in view: work.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z2_layer0(verilog)) has its enable tied to GND.||TOP.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1283||corefifo.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO.v'/linenumber/215
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1284||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1285||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1286||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1287||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TOP.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1288||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/755
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TOP.srr(1289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1289||coreresetp.v(774);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/774
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TOP.srr(1290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1290||coreresetp.v(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/793
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||TOP.srr(1291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1291||coreresetp.v(812);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/812
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||TOP.srr(1292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1292||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/755
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||TOP.srr(1293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1293||coreresetp.v(774);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/774
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||TOP.srr(1294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1294||coreresetp.v(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/793
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||TOP.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1295||coreresetp.v(812);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/812
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||TOP.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1296||coreresetp.v(851);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/851
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||TOP.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1297||coreresetp.v(755);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/755
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||TOP.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1298||coreresetp.v(774);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/774
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||TOP.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1299||coreresetp.v(793);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/793
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||TOP.srr(1300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1300||coreresetp.v(812);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/812
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.sm1_areset_n_q2 is reduced to a combinational gate by constant propagation.||TOP.srr(1301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1301||coreresetp.v(851);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/851
Implementation;Synthesis||MO129||@W:Sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||TOP.srr(1302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1302||coreresetp.v(1503);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1503
Implementation;Synthesis||BN115||@N: Removing instance FF_EXT_0 (in view: work.TOP(verilog)) of type view:work.FF_EXT(verilog) because it does not drive other instances.||TOP.srr(1303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1303||top.v(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\TOP\TOP.v'/linenumber/216
Implementation;Synthesis||BN362||@N: Removing sequential instance init (in view: work.ROW_PTR(architecture_row_ptr)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1304||row_ptr.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/58
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1305||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTIO0 (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1306||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1307||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1308||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1309||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1310||coreresetp.v(1204);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1204
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1311||coreresetp.v(1285);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1285
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1312||coreresetp.v(1285);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1285
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1313||coreresetp.v(1350);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1350
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1314||coreresetp.v(1350);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1350
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1315||coreresetp.v(1415);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1415
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1316||coreresetp.v(1415);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1415
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1317||coreresetp.v(1480);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1480
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1318||coreresetp.v(1480);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1480
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.afull_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||TOP.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1319||corefifo_sync_scntr.v(546);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/546
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk7\.aempty_r (in view: work.COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||TOP.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1320||corefifo_sync_scntr.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/534
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTO11 (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1321||rx_async.v(575);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/575
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI11 (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1322||rx_async.v(1430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1430
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI01 (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1323||rx_async.v(653);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/653
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[3:0] (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TOP.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1324||coreresetp.v(1285);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1285
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[3:0] (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TOP.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1325||coreresetp.v(1350);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1350
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[3:0] (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TOP.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1326||coreresetp.v(1415);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1415
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[3:0] (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||TOP.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1327||coreresetp.v(1480);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1480
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q2 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1328||coreresetp.v(885);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/885
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q2 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1329||coreresetp.v(902);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/902
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q2 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1330||coreresetp.v(919);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/919
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q2 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1331||coreresetp.v(936);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1332||coreresetp.v(885);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/885
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1333||coreresetp.v(902);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/902
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1334||coreresetp.v(919);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/919
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreReset_FF_Z1_layer0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1335||coreresetp.v(936);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTl1Il (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1336||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTOOll (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1337||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21,dsps=22 on top level netlist TOP ||TOP.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1338||null;null
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FlashFreeze_SB_0/CCC_0/GL0 ||TOP.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1342||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/8
Implementation;Synthesis||MT686||@W:No path from master pin (-source) to source of clock FlashFreeze_SB_0/CCC_0/GL1 ||TOP.srr(1343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1343||synthesis.fdc(9);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/9
Implementation;Synthesis||MT530||@W:Found inferred clock led_blink|clkout_inferred_clock which controls 2 sequential elements including led_blink_0.led[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1382||led_blink.v(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\led_blink.v'/linenumber/28
Implementation;Synthesis||MT530||@W:Found inferred clock FlashFreeze_SB|BIBUF_1_Y_inferred_clock which controls 1 sequential elements including FlashFreeze_SB_0.FlashFreeze_SB_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1383||flashfreeze_sb_mss.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\FlashFreeze_SB_MSS\FlashFreeze_SB_MSS.v'/linenumber/252
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||TOP.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1385||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine s_state[0:63] (in view: work.WPOINTS(architecture_wpoints)); safe FSM implementation is not required.||TOP.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1466||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||TOP.srr(1526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1526||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\synthesis\TOP_cck.rpt" .||TOP.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1552||null;null
Implementation;Synthesis||MO111||@N: Tristate driver B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net B_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1606||corefifo_c0_corefifo_c0_0_ram_wrapper.v(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/47
Implementation;Synthesis||MO111||@N: Tristate driver A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net A_DB_DETECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1607||corefifo_c0_corefifo_c0_0_ram_wrapper.v(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/46
Implementation;Synthesis||MO111||@N: Tristate driver B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net B_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1608||corefifo_c0_corefifo_c0_0_ram_wrapper.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/45
Implementation;Synthesis||MO111||@N: Tristate driver A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) on net A_SB_CORRECT (in view: work.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_18s_18s_6_6_1s_1s_0s_1s_3s(verilog)) has its enable tied to GND.||TOP.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1609||corefifo_c0_corefifo_c0_0_ram_wrapper.v(44);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v'/linenumber/44
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1610||osc_c0_osc_c0_0_osc.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/20
Implementation;Synthesis||MO111||@N: Tristate driver XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1611||osc_c0_osc_c0_0_osc.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/19
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1612||osc_c0_osc_c0_0_osc.v(18);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/18
Implementation;Synthesis||MO111||@N: Tristate driver RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.OSC_C0_OSC_C0_0_OSC(verilog)) has its enable tied to GND.||TOP.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1613||osc_c0_osc_c0_0_osc.v(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v'/linenumber/17
Implementation;Synthesis||MO160||@W:Register bit CUARTO00l (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1614||tx_async.v(808);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/808
Implementation;Synthesis||BN132||@W:Removing sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.sdif3_spll_lock_q1 because it is equivalent to instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1615||coreresetp.v(1078);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1078
Implementation;Synthesis||BN132||@W:Removing sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.CONFIG2_DONE_q1 because it is equivalent to instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1616||coreresetp.v(1061);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1061
Implementation;Synthesis||BN132||@W:Removing sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.CONFIG2_DONE_clk_base because it is equivalent to instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.fpll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1617||coreresetp.v(1061);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1061
Implementation;Synthesis||BN132||@W:Removing sequential instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.CONFIG1_DONE_clk_base because it is equivalent to instance FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.fpll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1618||coreresetp.v(1044);liberoaction://cross_probe/hdl/file/'<project>\hdl\coreresetp.v'/linenumber/1044
Implementation;Synthesis||BN362||@N: Removing sequential instance ROW_PTR_O[9:0] (in view: work.ROW_PTR(architecture_row_ptr)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1623||row_ptr.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/58
Implementation;Synthesis||BN362||@N: Removing sequential instance s_already_add1 (in view: work.ROW_PTR(architecture_row_ptr)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1624||row_ptr.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/58
Implementation;Synthesis||BN362||@N: Removing sequential instance init_finished (in view: work.ROW_PTR(architecture_row_ptr)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1625||row_ptr.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/58
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0Il (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||TOP.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1626||rx_async.v(1339);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1339
Implementation;Synthesis||FX107||@W:RAM ramDualPort_0.ram[15:0] (in view: work.line_write_read(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(1640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1640||ramdualport.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\RamDualPort.vhd'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_bout[0] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1641||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_bout[1] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1642||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_bout[2] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1643||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_gout[0] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1644||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_gout[1] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1645||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_rout[0] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1646||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_rout[1] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1647||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_rout[2] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1648||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_b[7] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1649||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_b[8] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1650||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_b[9] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1651||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_g[7] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1652||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_g[8] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1653||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_r[7] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1654||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_r[8] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1655||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||BN362||@N: Removing sequential instance Image_Enhancement_0.s_term1_r[9] (in view: work.line_write_read(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||TOP.srr(1656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1656||image_enhancement.vhd(188);liberoaction://cross_probe/hdl/file/'<project>\hdl\Image_Enhancement.vhd'/linenumber/188
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0(verilog) instance memraddr_r[5:0] ||TOP.srr(1657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1657||corefifo_sync_scntr.v(644);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/644
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREFIFO_C0_COREFIFO_C0_0_corefifo_sync_scntr_Z3_layer0(verilog) instance memwaddr_r[5:0] ||TOP.srr(1658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1658||corefifo_sync_scntr.v(628);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vlog\core\corefifo_sync_scntr.v'/linenumber/628
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine s_state[0:63] (in view: work.WPOINTS(architecture_wpoints)); safe FSM implementation is not required.||TOP.srr(1725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1725||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||MO231||@N: Found counter in view:work.WPOINTS(architecture_wpoints) instance next_erase_virtual_index[19:3] ||TOP.srr(1726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1726||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||MO231||@N: Found counter in view:work.ROW_PTR(architecture_row_ptr) instance INDEX[17:0] ||TOP.srr(1727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1727||row_ptr.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\ROW_PTR.vhd'/linenumber/58
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRITE_LSRAM(write_lsram) instance s_ram_address[9:0] ||TOP.srr(1728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1728||write_lsram.vhd(200);liberoaction://cross_probe/hdl/file/'<project>\hdl\Write_LSRAM.vhd'/linenumber/200
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRITE_LSRAM(write_lsram) instance s_v_counter[9:0] ||TOP.srr(1729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1729||write_lsram.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\Write_LSRAM.vhd'/linenumber/177
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRITE_LSRAM(write_lsram) instance s_h_counter[9:0] ||TOP.srr(1730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1730||write_lsram.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\Write_LSRAM.vhd'/linenumber/143
Implementation;Synthesis||MO231||@N: Found counter in view:work.LCD_FSM(lcd_fsm) instance s_ram_address[9:0] ||TOP.srr(1776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1776||lcd_fsm.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\hdl\LCD_FSM.vhd'/linenumber/179
Implementation;Synthesis||MF179||@N: Found 18 by 18 bit equality operator ('==') un42_data_valid_i (in view: work.xy_generator(architecture_xy_generator))||TOP.srr(1777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1777||xy_generator.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\hdl\XY_GENERATOR.vhd'/linenumber/134
Implementation;Synthesis||MO231||@N: Found counter in view:work.COREUART_C0_COREUART_C0_0_Clock_gen_1s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||TOP.srr(1778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1778||clock_gen.v(219);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/219
Implementation;Synthesis||MO160||@W:Register bit CUARTlI0l[4] (in view view:work.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(1787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1787||tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||TOP.srr(1794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1794||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||MO161||@W:Register bit CUARTIOll[3] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(1795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1795||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO160||@W:Register bit CUARTIOll[2] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(1796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1796||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||MO160||@W:Register bit CUARTIOll[1] (in view view:work.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(1797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1797||rx_async.v(754);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/754
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[8] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1820||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[9] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1821||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[10] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1822||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[11] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1823||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[12] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1824||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[13] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1825||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[14] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1826||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance s_addr[15] (in view: work.receive_data(receive_data)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||TOP.srr(1827);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1827||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.COREUART_C0_0.COREUART_C0_0.CUARTO01.CUARTO0Il[8] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1841||rx_async.v(1154);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1154
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[23] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1842||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[22] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1843||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[21] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1844||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[20] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1845||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[24] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1846||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[31] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1847||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[30] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1848||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[29] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1849||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[28] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1850||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[27] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1851||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[26] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1852||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance UART_interface_0.receive_data_0.s_data[25] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1853||receive_data.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\hdl\receive_data.vhd'/linenumber/133
Implementation;Synthesis||BN362||@N: Removing sequential instance line_write_read_0.xy_display_1.WPOINTS_0.next_erase_true_index[1] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1863||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||BN362||@N: Removing sequential instance line_write_read_0.xy_display_1.WPOINTS_0.next_erase_true_index[0] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1864||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||BN362||@N: Removing sequential instance line_write_read_0.xy_display_1.WPOINTS_0.next_erase_true_index[2] (in view: work.TOP(verilog)) because it does not drive other instances.||TOP.srr(1865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1865||wpoints.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\WPOINTS.vhd'/linenumber/137
Implementation;Synthesis||FP130||@N: Promoting Net MX2_0_Y_arst on CLKINT  I_757 ||TOP.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1875||null;null
Implementation;Synthesis||FP130||@N: Promoting Net INIT_DONE_arst on CLKINT  I_758 ||TOP.srr(1876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1876||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.sm0_areset_n_clk_base_i on CLKINT  I_759 ||TOP.srr(1877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1877||null;null
Implementation;Synthesis||FP130||@N: Promoting Net FlashFreeze_SB_0.CORERESET_FF_0_0.CORERESET_FF_0_0.sm0_areset_n_arst on CLKINT  I_760 ||TOP.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1878||null;null
Implementation;Synthesis||FP130||@N: Promoting Net led_blink_0.clkout on CLKINT  I_761 ||TOP.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1879||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||TOP.srr(1929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1929||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||TOP.srr(1930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1930||null;null
Implementation;Synthesis||MT615||@N: Found clock OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||TOP.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1942||null;null
Implementation;Synthesis||MT615||@N: Found clock FlashFreeze_SB_0/CCC_0/GL0 with period 10.00ns ||TOP.srr(1943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1943||null;null
Implementation;Synthesis||MT615||@N: Found clock FlashFreeze_SB_0/CCC_0/GL1 with period 41.67ns ||TOP.srr(1944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1944||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock led_blink|clkout_inferred_clock with period 10.00ns. Please declare a user-defined clock on net led_blink_0.clkout_0.||TOP.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1945||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FlashFreeze_SB|BIBUF_1_Y_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FlashFreeze_SB_0.BIBUF_1_Y.||TOP.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/1946||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { FlashFreeze_SB_0.FlashFreeze_SB_MSS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/2365||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/10
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { SYSRESET_0.POWER_ON_RESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||TOP.srr(2366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\TOP.srr'/linenumber/2366||synthesis.fdc(11);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/11
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 5 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:TOP
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 2 Info(s)||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
