\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}


Timing parameters For N\+O\+R/\+S\+R\+AM Banks.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d360eae9bc9afb020760d4df1659159}{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ac030a512b4d7cf3eb18f1c2b4f2d7456}{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a44195e51b8b2b74d70c354daea11027f}{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ab6cf3ade160c979c56d9239bcce4ac18}{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a78bdec78fe90681fcadda5424a8ba606}{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a85ad0cb267164d7ad9c5c662a455b5a6}{F\+S\+M\+C\+\_\+\+Data\+Latency}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a101b772eba1960ec456418228a6172d8}{F\+S\+M\+C\+\_\+\+Access\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a2ba90f4ec16bc38a2c4fa29c593b713b}{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a917b227ccb0a765791897ce3647ab26b}{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_aaa0a9178766adeed424d5c4eb728d1b1}{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d98d57618e46ec6aa5d876dcc047d32}{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a251b439331b82eecea58aa3f8882ea15}{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_abc33886615fc3627448aa2dba11cfc77}{F\+S\+M\+C\+\_\+\+Data\+Latency}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a261d043a19cecf77e6859403be204efc}{F\+S\+M\+C\+\_\+\+Access\+Mode}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For N\+O\+R/\+S\+R\+AM Banks. 

Definition at line 26 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Access\+Mode}{FSMC_AccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Access\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a101b772eba1960ec456418228a6172d8}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a101b772eba1960ec456418228a6172d8}
Specifies the asynchronous access mode. This parameter can be a value of \hyperlink{group___f_s_m_c___access___mode}{F\+S\+M\+C\+\_\+\+Access\+\_\+\+Mode} 

Definition at line 34 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Access\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Access\+Mode}{FSMC_AccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Access\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a261d043a19cecf77e6859403be204efc}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a261d043a19cecf77e6859403be204efc}
Specifies the asynchronous access mode. This parameter can be a value of \hyperlink{group___f_s_m_c___access___mode}{F\+S\+M\+C\+\_\+\+Access\+\_\+\+Mode} 

Definition at line 84 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}{FSMC_AddressHoldTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ac030a512b4d7cf3eb18f1c2b4f2d7456}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ac030a512b4d7cf3eb18f1c2b4f2d7456}
Defines the number of H\+C\+LK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 29 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time@{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}{FSMC_AddressHoldTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Hold\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a917b227ccb0a765791897ce3647ab26b}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a917b227ccb0a765791897ce3647ab26b}
Defines the number of H\+C\+LK cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 57 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}{FSMC_AddressSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d360eae9bc9afb020760d4df1659159}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d360eae9bc9afb020760d4df1659159}
Defines the number of H\+C\+LK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 28 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}{FSMC_AddressSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Address\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a2ba90f4ec16bc38a2c4fa29c593b713b}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a2ba90f4ec16bc38a2c4fa29c593b713b}
Defines the number of H\+C\+LK cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is not used with synchronous N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 52 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}}
\index{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}{FSMC_BusTurnAroundDuration}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ab6cf3ade160c979c56d9239bcce4ac18}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ab6cf3ade160c979c56d9239bcce4ac18}
Defines the number of H\+C\+LK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is only used for multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 31 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}}
\index{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration@{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}{FSMC_BusTurnAroundDuration}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bus\+Turn\+Around\+Duration}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d98d57618e46ec6aa5d876dcc047d32}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a3d98d57618e46ec6aa5d876dcc047d32}
Defines the number of H\+C\+LK cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0xF. \begin{DoxyNote}{Note}
\+: It is only used for multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 67 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}}
\index{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}{FSMC_CLKDivision}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a78bdec78fe90681fcadda5424a8ba606}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a78bdec78fe90681fcadda5424a8ba606}
Defines the period of C\+LK clock output signal, expressed in number of H\+C\+LK cycles. This parameter can be a value between 1 and 0xF. \begin{DoxyNote}{Note}
\+: This parameter is not used for asynchronous N\+OR Flash, S\+R\+AM or R\+OM accesses. 
\end{DoxyNote}


Definition at line 32 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}}
\index{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division@{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}{FSMC_CLKDivision}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+C\+L\+K\+Division}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a251b439331b82eecea58aa3f8882ea15}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a251b439331b82eecea58aa3f8882ea15}
Defines the period of C\+LK clock output signal, expressed in number of H\+C\+LK cycles. This parameter can be a value between 1 and 0xF. \begin{DoxyNote}{Note}
\+: This parameter is not used for asynchronous N\+OR Flash, S\+R\+AM or R\+OM accesses. 
\end{DoxyNote}


Definition at line 72 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}}
\index{F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Latency}{FSMC_DataLatency}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Latency}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a85ad0cb267164d7ad9c5c662a455b5a6}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a85ad0cb267164d7ad9c5c662a455b5a6}
Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below\+:
\begin{DoxyItemize}
\item It must be set to 0 in case of a C\+R\+AM
\item It is don\textquotesingle{}t care in asynchronous N\+OR, S\+R\+AM or R\+OM accesses
\item It may assume a value between 0 and 0xF in N\+OR Flash memories with synchronous burst mode enable 
\end{DoxyItemize}

Definition at line 33 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}}
\index{F\+S\+M\+C\+\_\+\+Data\+Latency@{F\+S\+M\+C\+\_\+\+Data\+Latency}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Latency}{FSMC_DataLatency}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Latency}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_abc33886615fc3627448aa2dba11cfc77}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_abc33886615fc3627448aa2dba11cfc77}
Defines the number of memory clock cycles to issue to the memory before getting the first data. The value of this parameter depends on the memory type as shown below\+:
\begin{DoxyItemize}
\item It must be set to 0 in case of a C\+R\+AM
\item It is don\textquotesingle{}t care in asynchronous N\+OR, S\+R\+AM or R\+OM accesses
\item It may assume a value between 0 and 0xF in N\+OR Flash memories with synchronous burst mode enable 
\end{DoxyItemize}

Definition at line 76 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}{FSMC_DataSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a44195e51b8b2b74d70c354daea11027f}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a44195e51b8b2b74d70c354daea11027f}
Defines the number of H\+C\+LK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0x\+FF. \begin{DoxyNote}{Note}
\+: It is used for S\+R\+A\+Ms, R\+O\+Ms and asynchronous multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 30 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}}
\index{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time@{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}{FSMC_DataSetupTime}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Setup\+Time}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_aaa0a9178766adeed424d5c4eb728d1b1}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_aaa0a9178766adeed424d5c4eb728d1b1}
Defines the number of H\+C\+LK cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0x\+FF. \begin{DoxyNote}{Note}
\+: It is used for S\+R\+A\+Ms, R\+O\+Ms and asynchronous multiplexed N\+OR Flash memories. 
\end{DoxyNote}


Definition at line 62 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
