
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency input_buffer_valid[1]$_SDFF_PN0_/CK ^
  -0.11 target latency input_buffer[1][14]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.46    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.33    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
     2    4.33    0.02    0.08    0.18 ^ input_buffer_valid[1]$_SDFF_PN0_/QN (DFF_X1)
                                         net169 (net)
                  0.02    0.00    0.18 ^ _2015_/A2 (NOR4_X1)
     1    1.67    0.01    0.01    0.20 v _2015_/ZN (NOR4_X1)
                                         _0291_ (net)
                  0.01    0.00    0.20 v _2023_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.22 ^ _2023_/ZN (AOI21_X1)
                                         _0193_ (net)
                  0.01    0.00    0.22 ^ input_buffer_valid[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.46    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.33    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: input_buffer[1][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[26] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.46    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.33    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer[1][30]$_DFFE_PP_/CK (DFF_X1)
     1    1.62    0.01    0.09    0.19 v input_buffer[1][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[1][6] (net)
                  0.01    0.00    0.19 v _1675_/A (BUF_X2)
     5   17.15    0.01    0.03    0.23 v _1675_/Z (BUF_X2)
                                         _1331_ (net)
                  0.01    0.00    0.23 v _1689_/A4 (OR4_X4)
     2   10.19    0.02    0.11    0.34 v _1689_/ZN (OR4_X4)
                                         _1344_ (net)
                  0.02    0.00    0.34 v _1690_/A2 (NOR2_X4)
     4    7.56    0.02    0.03    0.37 ^ _1690_/ZN (NOR2_X4)
                                         _1345_ (net)
                  0.02    0.00    0.37 ^ _1691_/A2 (AND2_X2)
     3    9.50    0.01    0.04    0.41 ^ _1691_/ZN (AND2_X2)
                                         _1547_ (net)
                  0.01    0.00    0.41 ^ _1692_/A (INV_X1)
     2    6.99    0.01    0.02    0.43 v _1692_/ZN (INV_X1)
                                         _1550_ (net)
                  0.01    0.00    0.43 v _3173_/B (HA_X1)
     1    3.18    0.01    0.03    0.46 v _3173_/CO (HA_X1)
                                         _1551_ (net)
                  0.01    0.00    0.46 v _3176_/A (HA_X1)
     2    4.85    0.01    0.03    0.50 v _3176_/CO (HA_X1)
                                         _1559_ (net)
                  0.01    0.00    0.50 v _2546_/A2 (AND2_X4)
    10   26.22    0.01    0.04    0.53 v _2546_/ZN (AND2_X4)
                                         _0752_ (net)
                  0.01    0.00    0.53 v _2672_/A (BUF_X4)
    10   22.24    0.01    0.03    0.56 v _2672_/Z (BUF_X4)
                                         _0863_ (net)
                  0.01    0.00    0.56 v _2697_/A3 (NOR3_X1)
     1    1.96    0.03    0.05    0.62 ^ _2697_/ZN (NOR3_X1)
                                         _0885_ (net)
                  0.03    0.00    0.62 ^ _2698_/B1 (AOI22_X1)
     1    1.92    0.02    0.03    0.64 v _2698_/ZN (AOI22_X1)
                                         _0886_ (net)
                  0.02    0.00    0.64 v _2699_/B2 (AOI221_X1)
     1    1.94    0.04    0.08    0.72 ^ _2699_/ZN (AOI221_X1)
                                         _0887_ (net)
                  0.04    0.00    0.72 ^ _2700_/A (AOI21_X1)
     1    2.93    0.02    0.02    0.75 v _2700_/ZN (AOI21_X1)
                                         _0888_ (net)
                  0.02    0.00    0.75 v _2701_/B1 (AOI21_X2)
     1    3.07    0.02    0.03    0.77 ^ _2701_/ZN (AOI21_X2)
                                         net256 (net)
                  0.02    0.00    0.77 ^ output256/A (BUF_X1)
     1    0.43    0.00    0.02    0.80 ^ output256/Z (BUF_X1)
                                         north_out_data[26] (net)
                  0.00    0.00    0.80 ^ north_out_data[26] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: input_buffer[1][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: north_out_data[26] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.60    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   40.46    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.33    0.01    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.01    0.00    0.11 ^ input_buffer[1][30]$_DFFE_PP_/CK (DFF_X1)
     1    1.62    0.01    0.09    0.19 v input_buffer[1][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[1][6] (net)
                  0.01    0.00    0.19 v _1675_/A (BUF_X2)
     5   17.15    0.01    0.03    0.23 v _1675_/Z (BUF_X2)
                                         _1331_ (net)
                  0.01    0.00    0.23 v _1689_/A4 (OR4_X4)
     2   10.19    0.02    0.11    0.34 v _1689_/ZN (OR4_X4)
                                         _1344_ (net)
                  0.02    0.00    0.34 v _1690_/A2 (NOR2_X4)
     4    7.56    0.02    0.03    0.37 ^ _1690_/ZN (NOR2_X4)
                                         _1345_ (net)
                  0.02    0.00    0.37 ^ _1691_/A2 (AND2_X2)
     3    9.50    0.01    0.04    0.41 ^ _1691_/ZN (AND2_X2)
                                         _1547_ (net)
                  0.01    0.00    0.41 ^ _1692_/A (INV_X1)
     2    6.99    0.01    0.02    0.43 v _1692_/ZN (INV_X1)
                                         _1550_ (net)
                  0.01    0.00    0.43 v _3173_/B (HA_X1)
     1    3.18    0.01    0.03    0.46 v _3173_/CO (HA_X1)
                                         _1551_ (net)
                  0.01    0.00    0.46 v _3176_/A (HA_X1)
     2    4.85    0.01    0.03    0.50 v _3176_/CO (HA_X1)
                                         _1559_ (net)
                  0.01    0.00    0.50 v _2546_/A2 (AND2_X4)
    10   26.22    0.01    0.04    0.53 v _2546_/ZN (AND2_X4)
                                         _0752_ (net)
                  0.01    0.00    0.53 v _2672_/A (BUF_X4)
    10   22.24    0.01    0.03    0.56 v _2672_/Z (BUF_X4)
                                         _0863_ (net)
                  0.01    0.00    0.56 v _2697_/A3 (NOR3_X1)
     1    1.96    0.03    0.05    0.62 ^ _2697_/ZN (NOR3_X1)
                                         _0885_ (net)
                  0.03    0.00    0.62 ^ _2698_/B1 (AOI22_X1)
     1    1.92    0.02    0.03    0.64 v _2698_/ZN (AOI22_X1)
                                         _0886_ (net)
                  0.02    0.00    0.64 v _2699_/B2 (AOI221_X1)
     1    1.94    0.04    0.08    0.72 ^ _2699_/ZN (AOI221_X1)
                                         _0887_ (net)
                  0.04    0.00    0.72 ^ _2700_/A (AOI21_X1)
     1    2.93    0.02    0.02    0.75 v _2700_/ZN (AOI21_X1)
                                         _0888_ (net)
                  0.02    0.00    0.75 v _2701_/B1 (AOI21_X2)
     1    3.07    0.02    0.03    0.77 ^ _2701_/ZN (AOI21_X2)
                                         net256 (net)
                  0.02    0.00    0.77 ^ output256/A (BUF_X1)
     1    0.43    0.00    0.02    0.80 ^ output256/Z (BUF_X1)
                                         north_out_data[26] (net)
                  0.00    0.00    0.80 ^ north_out_data[26] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.10509032011032104

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5293

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.158910751342773

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7792

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer[0][30]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.21 v input_buffer[0][30]$_DFFE_PP_/Q (DFF_X1)
   0.13    0.34 v _1705_/ZN (OR4_X1)
   0.05    0.38 ^ _1709_/ZN (NOR2_X1)
   0.05    0.44 ^ _1710_/ZN (AND2_X1)
   0.02    0.46 v _1711_/ZN (INV_X1)
   0.03    0.49 v _3169_/CO (HA_X1)
   0.03    0.52 v _3171_/CO (HA_X1)
   0.04    0.56 v _1992_/Z (CLKBUF_X3)
   0.04    0.60 v _1993_/Z (BUF_X4)
   0.08    0.68 ^ _1994_/ZN (NOR4_X2)
   0.03    0.71 v _2004_/ZN (AOI221_X2)
   0.03    0.74 ^ _2006_/ZN (AOI21_X1)
   0.00    0.74 ^ input_buffer_valid[0]$_SDFF_PN0_/D (DFF_X1)
           0.74   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.34   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.18 ^ input_buffer_valid[1]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.20 v _2015_/ZN (NOR4_X1)
   0.02    0.22 ^ _2023_/ZN (AOI21_X1)
   0.00    0.22 ^ input_buffer_valid[1]$_SDFF_PN0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1102

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1117

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7965

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0035

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
0.439422

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-03   2.14e-04   1.42e-05   1.52e-03  35.3%
Combinational          9.92e-04   1.08e-03   6.97e-05   2.14e-03  49.6%
Clock                  2.61e-04   3.93e-04   1.13e-06   6.55e-04  15.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e-03   1.69e-03   8.51e-05   4.32e-03 100.0%
                          59.0%      39.0%       2.0%
