<stg><name>fir_Pipeline_Shift_Accum_Loop</name>


<trans_list>

<trans id="68" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %acc = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:2 %conv2_i_i_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %conv2_i_i

]]></Node>
<StgValue><ssdm name="conv2_i_i_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %mul_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i8 127, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body:0 %i_1 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %i_1, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:4 %br_ln28 = br i1 %tmp, void %for.body.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="8">
<![CDATA[
for.body.split:0 %i_cast1 = zext i8 %i_1

]]></Node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="7" op_0_bw="8">
<![CDATA[
for.body.split:1 %empty_6 = trunc i8 %i_1

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:2 %specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln24"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body.split:3 %icmp_ln29 = icmp_eq  i8 %i_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:4 %br_ln29 = br i1 %icmp_ln29, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.else:0 %add_ln33 = add i7 %empty_6, i7 127

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="7">
<![CDATA[
if.else:1 %zext_ln33 = zext i7 %add_ln33

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:2 %shift_reg_V_addr = getelementptr i8 %shift_reg_V, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
if.else:3 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:6 %fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="fir_int_int_c_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="7">
<![CDATA[
if.else:7 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then:0 %store_ln31 = store i8 %conv2_i_i_read, i8 0

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.then:1 %br_ln32 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc:3 %add_ln28 = add i8 %i_1, i8 255

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln28 = store i8 %add_ln28, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="7">
<![CDATA[
if.else:3 %shift_reg_V_load = load i7 %shift_reg_V_addr

]]></Node>
<StgValue><ssdm name="shift_reg_V_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else:4 %shift_reg_V_addr_1 = getelementptr i8 %shift_reg_V, i64 0, i64 %i_cast1

]]></Node>
<StgValue><ssdm name="shift_reg_V_addr_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
if.else:5 %store_ln33 = store i8 %shift_reg_V_load, i7 %shift_reg_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="7">
<![CDATA[
if.else:7 %fir_int_int_c_load = load i7 %fir_int_int_c_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_c_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
if.else:8 %trunc_ln1679 = trunc i32 %fir_int_int_c_load

]]></Node>
<StgValue><ssdm name="trunc_ln1679"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="5">
<![CDATA[
if.else:9 %sext_ln1679 = sext i5 %trunc_ln1679

]]></Node>
<StgValue><ssdm name="sext_ln1679"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="8">
<![CDATA[
if.else:10 %sext_ln34 = sext i8 %shift_reg_V_load

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
if.else:11 %mul_ln34 = mul i13 %sext_ln1679, i13 %sext_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="13">
<![CDATA[
if.else:12 %mul_ln34_cast = sext i13 %mul_ln34

]]></Node>
<StgValue><ssdm name="mul_ln34_cast"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
if.else:13 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end.exitStub:0 %acc_load_1 = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %acc_out, i32 %acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0">
<![CDATA[
for.end.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc:0 %mul_pn = phi i32 %mul_read, void %if.then, i32 %mul_ln34_cast, void %if.else

]]></Node>
<StgValue><ssdm name="mul_pn"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc:1 %acc_load = load i32 %acc

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %acc_1 = add i32 %mul_pn, i32 %acc_load

]]></Node>
<StgValue><ssdm name="acc_1"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:5 %store_ln28 = store i32 %acc_1, i32 %acc

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc:6 %br_ln28 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="69" name="mul" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="mul"/></StgValue>
</port>
<port id="70" name="conv2_i_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="conv2_i_i"/></StgValue>
</port>
<port id="71" name="acc_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_out"/></StgValue>
</port>
<port id="72" name="shift_reg_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg_V"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
<port id="73" name="fir_int_int_c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="75" from="StgValue_74" to="acc" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_74" to="i" fromId="74" toId="8">
</dataflow>
<dataflow id="78" from="_ssdm_op_Read.ap_auto.i8" to="conv2_i_i_read" fromId="77" toId="9">
</dataflow>
<dataflow id="79" from="conv2_i_i" to="conv2_i_i_read" fromId="70" toId="9">
</dataflow>
<dataflow id="81" from="_ssdm_op_Read.ap_auto.i32" to="mul_read" fromId="80" toId="10">
</dataflow>
<dataflow id="82" from="mul" to="mul_read" fromId="69" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_83" to="store_ln0" fromId="83" toId="11">
</dataflow>
<dataflow id="85" from="i" to="store_ln0" fromId="8" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="store_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="88" from="acc" to="store_ln0" fromId="7" toId="12">
</dataflow>
<dataflow id="89" from="i" to="i_1" fromId="8" toId="14">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specpipeline_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_74" to="specpipeline_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_86" to="specpipeline_ln0" fromId="86" toId="15">
</dataflow>
<dataflow id="98" from="p_str" to="specpipeline_ln0" fromId="97" toId="15">
</dataflow>
<dataflow id="100" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp" fromId="99" toId="16">
</dataflow>
<dataflow id="101" from="i_1" to="tmp" fromId="14" toId="16">
</dataflow>
<dataflow id="103" from="StgValue_102" to="tmp" fromId="102" toId="16">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="104" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="empty" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="StgValue_106" to="empty" fromId="106" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_106" to="empty" fromId="106" toId="17">
</dataflow>
<dataflow id="110" from="tmp" to="br_ln28" fromId="16" toId="18">
</dataflow>
<dataflow id="111" from="i_1" to="i_cast1" fromId="14" toId="19">
</dataflow>
<dataflow id="112" from="i_1" to="empty_6" fromId="14" toId="20">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="specloopname_ln24" fromId="113" toId="21">
</dataflow>
<dataflow id="116" from="empty_2" to="specloopname_ln24" fromId="115" toId="21">
</dataflow>
<dataflow id="117" from="i_1" to="icmp_ln29" fromId="14" toId="22">
</dataflow>
<dataflow id="119" from="StgValue_118" to="icmp_ln29" fromId="118" toId="22">
</dataflow>
<dataflow id="120" from="icmp_ln29" to="br_ln29" fromId="22" toId="23">
</dataflow>
<dataflow id="121" from="empty_6" to="add_ln33" fromId="20" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_122" to="add_ln33" fromId="122" toId="24">
</dataflow>
<dataflow id="124" from="add_ln33" to="zext_ln33" fromId="24" toId="25">
</dataflow>
<dataflow id="125" from="shift_reg_V" to="shift_reg_V_addr" fromId="72" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_126" to="shift_reg_V_addr" fromId="126" toId="26">
</dataflow>
<dataflow id="128" from="zext_ln33" to="shift_reg_V_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="129" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="26" toId="27">
</dataflow>
<dataflow id="130" from="fir_int_int_c" to="fir_int_int_c_addr" fromId="73" toId="28">
</dataflow>
<dataflow id="131" from="StgValue_126" to="fir_int_int_c_addr" fromId="126" toId="28">
</dataflow>
<dataflow id="132" from="i_cast1" to="fir_int_int_c_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="133" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="28" toId="29">
</dataflow>
<dataflow id="134" from="conv2_i_i_read" to="store_ln31" fromId="9" toId="30">
</dataflow>
<dataflow id="136" from="StgValue_135" to="store_ln31" fromId="135" toId="30">
</dataflow>
<dataflow id="137" from="i_1" to="add_ln28" fromId="14" toId="32">
</dataflow>
<dataflow id="139" from="StgValue_138" to="add_ln28" fromId="138" toId="32">
</dataflow>
<dataflow id="140" from="add_ln28" to="store_ln28" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="i" to="store_ln28" fromId="8" toId="33">
</dataflow>
<dataflow id="142" from="shift_reg_V_addr" to="shift_reg_V_load" fromId="26" toId="34">
</dataflow>
<dataflow id="143" from="shift_reg_V" to="shift_reg_V_addr_1" fromId="72" toId="35">
</dataflow>
<dataflow id="144" from="StgValue_126" to="shift_reg_V_addr_1" fromId="126" toId="35">
</dataflow>
<dataflow id="145" from="i_cast1" to="shift_reg_V_addr_1" fromId="19" toId="35">
</dataflow>
<dataflow id="146" from="shift_reg_V_load" to="store_ln33" fromId="34" toId="36">
</dataflow>
<dataflow id="147" from="shift_reg_V_addr_1" to="store_ln33" fromId="35" toId="36">
</dataflow>
<dataflow id="148" from="fir_int_int_c_addr" to="fir_int_int_c_load" fromId="28" toId="37">
</dataflow>
<dataflow id="149" from="fir_int_int_c_load" to="trunc_ln1679" fromId="37" toId="38">
</dataflow>
<dataflow id="150" from="trunc_ln1679" to="sext_ln1679" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="shift_reg_V_load" to="sext_ln34" fromId="34" toId="40">
</dataflow>
<dataflow id="152" from="sext_ln1679" to="mul_ln34" fromId="39" toId="41">
</dataflow>
<dataflow id="153" from="sext_ln34" to="mul_ln34" fromId="40" toId="41">
</dataflow>
<dataflow id="154" from="mul_ln34" to="mul_ln34_cast" fromId="41" toId="42">
</dataflow>
<dataflow id="155" from="mul_read" to="mul_pn" fromId="10" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="br_ln32" to="mul_pn" fromId="31" toId="44">
</dataflow>
<dataflow id="157" from="mul_ln34_cast" to="mul_pn" fromId="42" toId="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="br_ln0" to="mul_pn" fromId="43" toId="44">
</dataflow>
<dataflow id="159" from="acc" to="acc_load" fromId="7" toId="45">
</dataflow>
<dataflow id="160" from="mul_pn" to="acc_1" fromId="44" toId="46">
</dataflow>
<dataflow id="161" from="acc_load" to="acc_1" fromId="45" toId="46">
</dataflow>
<dataflow id="162" from="acc_1" to="store_ln28" fromId="46" toId="47">
</dataflow>
<dataflow id="163" from="acc" to="store_ln28" fromId="7" toId="47">
</dataflow>
<dataflow id="164" from="acc" to="acc_load_1" fromId="7" toId="49">
</dataflow>
<dataflow id="166" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="165" toId="50">
</dataflow>
<dataflow id="167" from="acc_out" to="write_ln0" fromId="71" toId="50">
</dataflow>
<dataflow id="168" from="acc_load_1" to="write_ln0" fromId="49" toId="50">
</dataflow>
<dataflow id="169" from="tmp" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="170" from="icmp_ln29" to="StgValue_2" fromId="22" toId="2">
</dataflow>
<dataflow id="171" from="tmp" to="StgValue_3" fromId="16" toId="3">
</dataflow>
<dataflow id="172" from="icmp_ln29" to="StgValue_3" fromId="22" toId="3">
</dataflow>
<dataflow id="173" from="tmp" to="StgValue_4" fromId="16" toId="4">
</dataflow>
<dataflow id="174" from="icmp_ln29" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="175" from="tmp" to="StgValue_5" fromId="16" toId="5">
</dataflow>
<dataflow id="176" from="icmp_ln29" to="StgValue_5" fromId="22" toId="5">
</dataflow>
</dataflows>


</stg>
