0.6
2019.1
May 24 2019
15:06:07
C:/Users/VICTUS/Desktop/FPGAtest/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAtest/project_1/project_1.srcs/sim_1/new/bodem5to100tb.v,1751257149,verilog,,,,tb_counter_5_to_100,,,,,,,,
C:/Users/VICTUS/Desktop/FPGAtest/project_1/project_1.srcs/sources_1/new/bodem5to100.v,1751257148,verilog,,C:/Users/VICTUS/Desktop/FPGAtest/project_1/project_1.srcs/sim_1/new/bodem5to100tb.v,,counter_5_to_100,,,,,,,,
