INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/GitHub/Remote_Register_Bank/Remote_Register_Bank.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_uart_reg_bank_top
