// Seed: 1902361054
module module_0 #(
    parameter id_1 = 32'd73
) (
    output tri id_0,
    input wor _id_1,
    output supply0 id_2
);
  assign id_2 = -1 - id_1;
  wire [id_1  -  id_1 : ~  -1  -  1 'b0] id_4;
  assign id_0 = id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd22,
    parameter id_18 = 32'd58,
    parameter id_2  = 32'd69,
    parameter id_26 = 32'd67
) (
    output wire id_0,
    output wor id_1,
    input wand _id_2,
    input supply0 id_3,
    input wand id_4,
    input wire id_5,
    input tri0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output supply1 id_9,
    input tri0 id_10,
    output tri0 id_11
    , id_17,
    input tri1 _id_12,
    output tri0 id_13,
    output tri id_14,
    output tri id_15
);
  parameter id_18 = 1;
  wire [id_18 : id_12] id_19;
  wire [-1 'b0 : id_2] id_20;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_0
  );
  logic id_21, id_22;
  wire [1 : -1] id_23;
  assign id_22 = id_6;
  wire id_24, id_25;
  logic _id_26;
  wire  id_27;
  ;
  wire id_28 = id_19;
  wire [1 : id_26] id_29;
endmodule
