#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jul 29 12:05:55 2018
# Process ID: 6276
# Current directory: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6532 E:\ETH2SER\SoftwareProjects\UART2ETH970507_Master_Slave_OK\UART2ETH.xpr
# Log file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/vivado.log
# Journal file: E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/SR-System/IPs/IOBUF/IOBUF.xpr
open_project E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.srcs/sources_1/bd/Uart_ETH/Uart_ETH.bd}
delete_bd_objs [get_bd_nets Timer_Interrupt_o_Tic_1ms] [get_bd_nets Timer_Interrupt_dout] [get_bd_nets Timer_Interrupt_o_Count] [get_bd_cells ila_0]
delete_bd_objs [get_bd_cells Uart_Blocks/ila_0]
delete_bd_objs [get_bd_nets Uart_Blocks/Uart_0/Uart_Rec_0/fifo_generator_0_data_count] [get_bd_cells Uart_Blocks/Uart_0/Uart_Rec_0/ila_0]
regenerate_bd_layout -hierarchy [get_bd_cell Uart_Blocks/Uart_0/Uart_Rec_0]
regenerate_bd_layout -hierarchy [get_bd_cell Uart_Blocks/Uart_0]
regenerate_bd_layout -hierarchy [get_bd_cell Uart_Blocks]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_run synth_1 -name synth_1
open_run synth_1 -name synth_1
report_utilization -name utilization_1
close_design
open_run synth_1 -name synth_1
report_methodology -name ultrafast_methodology_1 -checks {PDRC-204 PDRC-190 TIMING-39 TIMING-38 TIMING-37 TIMING-36 TIMING-35 TIMING-34 TIMING-33 TIMING-32 TIMING-31 TIMING-30 TIMING-29 TIMING-28 TIMING-27 TIMING-26 TIMING-25 TIMING-24 TIMING-23 TIMING-22 TIMING-21 TIMING-20 TIMING-19 TIMING-18 TIMING-17 TIMING-16 TIMING-15 TIMING-14 TIMING-13 TIMING-12 TIMING-11 TIMING-10 TIMING-9 TIMING-8 TIMING-7 TIMING-6 TIMING-5 TIMING-4 TIMING-3 TIMING-2 TIMING-1 XDCV-2 XDCV-1 XDCH-2 XDCH-1 XDCC-8 XDCC-7 XDCC-6 XDCC-5 XDCC-4 XDCC-3 XDCC-2 XDCC-1 XDCB-5 XDCB-4 XDCB-3 XDCB-2 XDCB-1 CLKC-53 CLKC-9 CLKC-5 CLKC-38 CLKC-37 CLKC-36 CLKC-35 CLKC-4 CLKC-18 CLKC-3 CLKC-2 CLKC-1 HPDR-1 CKLD-2 CKLD-1 CKBF-1 SYNTH-14 SYNTH-13 SYNTH-12 SYNTH-11 SYNTH-10 SYNTH-9 SYNTH-16 SYNTH-15 SYNTH-6 SYNTH-5 SYNTH-4}
report_ssn -name ssn_1
report_operating_conditions -grade -return_string
report_power -name {power_1}
close_design
file mkdir E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk
file copy -force E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper.sysdef E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk/Uart_ETH_wrapper.hdf

launch_sdk -workspace E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk -hwspec E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk/Uart_ETH_wrapper.hdf
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs/Extract_UART_Features_970323 E:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_UART_Config_Register_970322/AXI_UART_Config e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip e:/ETH2SER/IPs/970231_HLS_FIFO_Rx_Integrated/ip e:/ETH2SER/IPs/970321_HLS_FIFO_Tx_Integrated/ip e:/ETH2SER/IPs/HLS_FIFO_Rx/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_UART_Config_Register_970322/AXI_UART_Config e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip e:/ETH2SER/IPs/970231_HLS_FIFO_Rx_Integrated/ip e:/ETH2SER/IPs/970321_HLS_FIFO_Tx_Integrated/ip e:/ETH2SER/IPs/HLS_FIFO_Rx/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip e:/ETH2SER/IPs/970231_HLS_FIFO_Rx_Integrated/ip e:/ETH2SER/IPs/970321_HLS_FIFO_Tx_Integrated/ip e:/ETH2SER/IPs/HLS_FIFO_Rx/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip e:/ETH2SER/IPs/970321_HLS_FIFO_Tx_Integrated/ip e:/ETH2SER/IPs/HLS_FIFO_Rx/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip e:/ETH2SER/IPs/HLS_FIFO_Rx/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs e:/ETH2SER/IPs/HLS_FIFO_Tx_970220/ip} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/SR-System/IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs} [current_project]
update_ip_catalog
validate_bd_design -force
save_bd_design
set_property  ip_repo_paths  {e:/SR-System/IPs E:/ETH2SER/IPs_XCZ020/VHDL_IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {e:/ETH2SER/IPs_XCZ020/VHDL_IPs e:/ETH2SER/IPs_XCZ020/HLS_IPs} [current_project]
update_ip_catalog
validate_bd_design -force
report_ip_status -name ip_status 
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 3
wait_on_run synth_1
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
file mkdir E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk
file copy -force E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.runs/impl_1/Uart_ETH_wrapper.sysdef E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk/Uart_ETH_wrapper.hdf

launch_sdk -workspace E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk -hwspec E:/ETH2SER/SoftwareProjects/UART2ETH970507_Master_Slave_OK/UART2ETH.sdk/Uart_ETH_wrapper.hdf
