{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654025115222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654025115222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 31 21:25:15 2022 " "Processing started: Tue May 31 21:25:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654025115222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025115222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off sheet6_problem1 -c sheet6_problem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025115222 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654025115518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1654025115518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 toplevel-rtl " "Found design unit 1: toplevel-rtl" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126626 ""} { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-a_debouncer " "Found design unit 1: debouncer-a_debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126627 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-my_edge_detector " "Found design unit 1: edge_detector-my_edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/edge_detector.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126627 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/edge_detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-a " "Found design unit 1: fsm-a" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126628 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-my_counter " "Found design unit 1: counter-my_counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126628 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_fifo-SYN " "Found design unit 1: my_fifo-SYN" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126629 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_fifo " "Found entity 1: my_fifo" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025126629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126629 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654025126655 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fsm_reset toplevel.vhd(25) " "VHDL Signal Declaration warning at toplevel.vhd(25): used implicit default value for signal \"fsm_reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654025126656 "|toplevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_top " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_top\"" {  } { { "toplevel.vhd" "debouncer_top" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(42) " "VHDL Process Statement warning at debouncer.vhd(42): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter_reg debouncer.vhd(47) " "VHDL Process Statement warning at debouncer.vhd(47): signal \"counter_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "debounce_buf debouncer.vhd(48) " "VHDL Process Statement warning at debouncer.vhd(48): signal \"debounce_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 "|toplevel|debouncer:debouncer_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "debounce_buf debouncer.vhd(40) " "VHDL Process Statement warning at debouncer.vhd(40): inferring latch(es) for signal or variable \"debounce_buf\", which holds its previous value in one or more paths through the process" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 40 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 "|toplevel|debouncer:debouncer_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "debounce_buf debouncer.vhd(40) " "Inferred latch for \"debounce_buf\" at debouncer.vhd(40)" {  } { { "debouncer.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 "|toplevel|debouncer:debouncer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter debouncer:debouncer_top\|counter:my_counter " "Elaborating entity \"counter\" for hierarchy \"debouncer:debouncer_top\|counter:my_counter\"" {  } { { "debouncer.vhd" "my_counter" { Text "/home/hwp1/Desktop/sheet6_problem1/debouncer.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector edge_detector:edge_detector_top " "Elaborating entity \"edge_detector\" for hierarchy \"edge_detector:edge_detector_top\"" {  } { { "toplevel.vhd" "edge_detector_top" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_top " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_top\"" {  } { { "toplevel.vhd" "fsm_top" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 ""}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "counter_reg fsm.vhd(80) " "VHDL warning at fsm.vhd(80): sensitivity list already contains counter_reg" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "current_state fsm.vhd(86) " "VHDL Process Statement warning at fsm.vhd(86): signal \"current_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_count fsm.vhd(80) " "VHDL Process Statement warning at fsm.vhd(80): inferring latch(es) for signal or variable \"reset_count\", which holds its previous value in one or more paths through the process" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_count fsm.vhd(80) " "Inferred latch for \"reset_count\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State3 fsm.vhd(80) " "Inferred latch for \"next_state.State3\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State2o fsm.vhd(80) " "Inferred latch for \"next_state.State2o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State2 fsm.vhd(80) " "Inferred latch for \"next_state.State2\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State1o fsm.vhd(80) " "Inferred latch for \"next_state.State1o\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State1 fsm.vhd(80) " "Inferred latch for \"next_state.State1\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.State0 fsm.vhd(80) " "Inferred latch for \"next_state.State0\" at fsm.vhd(80)" {  } { { "fsm.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 "|toplevel|fsm:fsm_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter fsm:fsm_top\|counter:fsm_counter " "Elaborating entity \"counter\" for hierarchy \"fsm:fsm_top\|counter:fsm_counter\"" {  } { { "fsm.vhd" "fsm_counter" { Text "/home/hwp1/Desktop/sheet6_problem1/fsm.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_fifo my_fifo:fifo_top " "Elaborating entity \"my_fifo\" for hierarchy \"my_fifo:fifo_top\"" {  } { { "toplevel.vhd" "fifo_top" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025126671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "scfifo_component" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127050 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_fifo:fifo_top\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"my_fifo:fifo_top\|scfifo:scfifo_component\"" {  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_fifo:fifo_top\|scfifo:scfifo_component " "Instantiated megafunction \"my_fifo:fifo_top\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654025127054 ""}  } { { "my_fifo.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654025127054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6e31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6e31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6e31 " "Found entity 1: scfifo_6e31" {  } { { "db/scfifo_6e31.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/scfifo_6e31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6e31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated " "Elaborating entity \"scfifo_6e31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_dk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_dk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_dk31 " "Found entity 1: a_dpfifo_dk31" {  } { { "db/a_dpfifo_dk31.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_dpfifo_dk31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_dk31 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo " "Elaborating entity \"a_dpfifo_dk31\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\"" {  } { { "db/scfifo_6e31.tdf" "dpfifo" { Text "/home/hwp1/Desktop/sheet6_problem1/db/scfifo_6e31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_i4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_i4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_i4e " "Found entity 1: a_fefifo_i4e" {  } { { "db/a_fefifo_i4e.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_fefifo_i4e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_i4e my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state " "Elaborating entity \"a_fefifo_i4e\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\"" {  } { { "db/a_dpfifo_dk31.tdf" "fifo_state" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_dpfifo_dk31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2o7 " "Found entity 1: cntr_2o7" {  } { { "db/cntr_2o7.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/cntr_2o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2o7 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw " "Elaborating entity \"cntr_2o7\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|a_fefifo_i4e:fifo_state\|cntr_2o7:count_usedw\"" {  } { { "db/a_fefifo_i4e.tdf" "count_usedw" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_fefifo_i4e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fdm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fdm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fdm1 " "Found entity 1: altsyncram_fdm1" {  } { { "db/altsyncram_fdm1.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/altsyncram_fdm1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fdm1 my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram " "Elaborating entity \"altsyncram_fdm1\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\"" {  } { { "db/a_dpfifo_dk31.tdf" "FIFOram" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_dpfifo_dk31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mnb " "Found entity 1: cntr_mnb" {  } { { "db/cntr_mnb.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/cntr_mnb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654025127367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025127367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mnb my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count " "Elaborating entity \"cntr_mnb\" for hierarchy \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|cntr_mnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_dk31.tdf" "rd_ptr_count" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_dpfifo_dk31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_top " "Elaborating entity \"counter\" for hierarchy \"counter:counter_top\"" {  } { { "toplevel.vhd" "counter_top" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025127370 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654025128028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654025128399 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"my_fifo:fifo_top\|scfifo:scfifo_component\|scfifo_6e31:auto_generated\|a_dpfifo_dk31:dpfifo\|altsyncram_fdm1:FIFOram\|ALTSYNCRAM\"" {  } { { "db/altsyncram_fdm1.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/altsyncram_fdm1.tdf" 36 2 0 } } { "db/a_dpfifo_dk31.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/a_dpfifo_dk31.tdf" 43 2 0 } } { "db/scfifo_6e31.tdf" "" { Text "/home/hwp1/Desktop/sheet6_problem1/db/scfifo_6e31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA_lite/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "my_fifo.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/my_fifo.vhd" 96 0 0 } } { "toplevel.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 116 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025128408 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654025128561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654025128561 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_BTN " "No output dependent on input pin \"USER_BTN\"" {  } { { "toplevel.vhd" "" { Text "/home/hwp1/Desktop/sheet6_problem1/toplevel.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1654025128620 "|toplevel|USER_BTN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1654025128620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44 " "Implemented 44 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654025128620 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654025128620 ""} { "Info" "ICUT_CUT_TM_LCELLS" "30 " "Implemented 30 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654025128620 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654025128620 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654025128620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1090 " "Peak virtual memory: 1090 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654025128626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 31 21:25:28 2022 " "Processing ended: Tue May 31 21:25:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654025128626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654025128626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654025128626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654025128626 ""}
