Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Top_cymometer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top_cymometer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top_cymometer"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : Top_cymometer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\ipcore_dir\PLL_CLK.v" into library work
Parsing module <PLL_CLK>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\SPI_Slave.v" into library work
Parsing module <SPI_Slave>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\SPI_Top.v" into library work
Parsing module <SPI_Top>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v" into library work
Parsing module <PLL_clk_high>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Cymometer.v" into library work
Parsing module <Cymometer>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Top_cymometer.v" into library work
Parsing module <Top_cymometer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top_cymometer>.

Elaborating module <PLL_clk_high>.

Elaborating module <IBUFG>.

Elaborating module <PLL_CLK>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=20.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.

Elaborating module <Cymometer>.

Elaborating module <SPI_Top>.

Elaborating module <SPI_Slave>.

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:634 - "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Top_cymometer.v" Line 77: Net <TRIG0[255]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top_cymometer>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Top_cymometer.v".
WARNING:Xst:653 - Signal <TRIG0<255:3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top_cymometer> synthesized.

Synthesizing Unit <PLL_clk_high>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\PLL_clk_high.v".
    Summary:
	no macro.
Unit <PLL_clk_high> synthesized.

Synthesizing Unit <PLL_CLK>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\ipcore_dir\PLL_CLK.v".
    Summary:
	no macro.
Unit <PLL_CLK> synthesized.

Synthesizing Unit <Cymometer>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\Cymometer.v".
    Found 32-bit register for signal <fs_cnt_temp>.
    Found 32-bit register for signal <fs_cnt>.
    Found 32-bit register for signal <fx_cnt_temp>.
    Found 32-bit register for signal <fx_cnt>.
    Found 32-bit register for signal <fs_cnt_out>.
    Found 32-bit register for signal <fx_cnt_out>.
    Found 26-bit register for signal <fs_output_cnt>.
    Found 26-bit register for signal <fx_output_cnt>.
    Found 3-bit register for signal <fx_edge>.
    Found 28-bit register for signal <clk_cnt>.
    Found 31-bit register for signal <fx_cnt_predict>.
    Found 31-bit register for signal <fx_cnt_predict_temp>.
    Found 11-bit register for signal <gate_cnt>.
    Found 1-bit register for signal <gate_fx>.
    Found 1-bit register for signal <gate_fs_reg>.
    Found 1-bit register for signal <gate_fs>.
    Found 1-bit register for signal <gate_fs_d0>.
    Found 1-bit register for signal <gate_fs_d1>.
    Found 1-bit register for signal <gate_fx_d0>.
    Found 1-bit register for signal <gate_fx_d1>.
    Found 32-bit register for signal <GATE_TIME>.
    Found 32-bit register for signal <GATE_TIME_NEXT>.
    Found 32-bit adder for signal <GATE_TIME[31]_GND_6_o_add_2_OUT> created at line 106.
    Found 11-bit adder for signal <gate_cnt[10]_GND_6_o_add_4_OUT> created at line 107.
    Found 32-bit adder for signal <GATE_TIME[31]_GND_6_o_add_11_OUT> created at line 117.
    Found 32-bit adder for signal <fs_cnt_temp[31]_GND_6_o_add_15_OUT> created at line 175.
    Found 32-bit adder for signal <fx_cnt_temp[31]_GND_6_o_add_22_OUT> created at line 191.
    Found 26-bit adder for signal <fs_output_cnt[25]_GND_6_o_add_30_OUT> created at line 215.
    Found 26-bit adder for signal <fx_output_cnt[25]_GND_6_o_add_36_OUT> created at line 233.
    Found 28-bit adder for signal <clk_cnt[27]_GND_6_o_add_44_OUT> created at line 267.
    Found 31-bit adder for signal <fx_cnt_predict_temp[30]_GND_6_o_add_45_OUT> created at line 269.
    Found 32-bit comparator lessequal for signal <n0004> created at line 102
    Found 11-bit comparator greater for signal <gate_cnt[10]_GND_6_o_LessThan_11_o> created at line 115
    Found 32-bit comparator greater for signal <GND_6_o_GATE_TIME[31]_LessThan_13_o> created at line 117
    Found 26-bit comparator greater for signal <n0040> created at line 207
    Found 26-bit comparator greater for signal <n0047> created at line 225
    Found 28-bit comparator greater for signal <n0056> created at line 259
    Summary:
	inferred   9 Adder/Subtractor(s).
	inferred 419 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <Cymometer> synthesized.

Synthesizing Unit <SPI_Top>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\SPI_Top.v".
    Found 96-bit register for signal <data>.
    Found 1-bit register for signal <sck_r1>.
    Found 1-bit register for signal <ncs_r0>.
    Found 1-bit register for signal <ncs_r1>.
    Found 1-bit register for signal <sck_r0>.
    Summary:
	inferred 100 D-type flip-flop(s).
Unit <SPI_Top> synthesized.

Synthesizing Unit <SPI_Slave>.
    Related source file is "D:\GsZoMuLu\ISE\FPGA_Xilinx-Spartan-6_Projects\Cymometer_LCD1602\src\SPI_Slave.v".
    Found 96-bit register for signal <byte_sended>.
    Found 7-bit register for signal <bit_sended_cnt>.
    Found 3-bit register for signal <sck_edge>.
    Found 1-bit register for signal <MISO>.
    Found 1-bit register for signal <sending_flag>.
    Found 2-bit register for signal <send_state>.
    Found finite state machine <FSM_0> for signal <send_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | _n0074 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <bit_sended_cnt[6]_GND_8_o_add_6_OUT> created at line 128.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 108 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SPI_Slave> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 11-bit adder                                          : 1
 26-bit adder                                          : 2
 28-bit adder                                          : 1
 31-bit adder                                          : 1
 32-bit adder                                          : 4
 7-bit adder                                           : 1
# Registers                                            : 32
 1-bit register                                        : 13
 11-bit register                                       : 1
 26-bit register                                       : 2
 28-bit register                                       : 1
 3-bit register                                        : 2
 31-bit register                                       : 2
 32-bit register                                       : 8
 7-bit register                                        : 1
 96-bit register                                       : 2
# Comparators                                          : 6
 11-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 28-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 10
 1-bit 2-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 26-bit 2-to-1 multiplexer                             : 2
 28-bit 2-to-1 multiplexer                             : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 2
 7-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
INFO:Xst:2261 - The FF/Latch <data_9> in Unit <SPI_ctrl_top> is equivalent to the following 11 FFs/Latches, which will be removed : <data_14> <data_15> <data_16> <data_17> <data_19> <data_21> <data_22> <data_23> <data_24> <data_25> <data_27> 
INFO:Xst:2261 - The FF/Latch <data_0> in Unit <SPI_ctrl_top> is equivalent to the following 19 FFs/Latches, which will be removed : <data_1> <data_2> <data_3> <data_4> <data_5> <data_6> <data_7> <data_8> <data_10> <data_11> <data_12> <data_13> <data_18> <data_20> <data_26> <data_28> <data_29> <data_30> <data_31> 
WARNING:Xst:1710 - FF/Latch <data_0> (without init value) has a constant value of 0 in block <SPI_ctrl_top>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <Cymometer>.
The following registers are absorbed into counter <fs_output_cnt>: 1 register on signal <fs_output_cnt>.
The following registers are absorbed into counter <fx_output_cnt>: 1 register on signal <fx_output_cnt>.
The following registers are absorbed into counter <clk_cnt>: 1 register on signal <clk_cnt>.
The following registers are absorbed into counter <fx_cnt_predict_temp>: 1 register on signal <fx_cnt_predict_temp>.
The following registers are absorbed into counter <fs_cnt_temp>: 1 register on signal <fs_cnt_temp>.
The following registers are absorbed into counter <gate_cnt>: 1 register on signal <gate_cnt>.
The following registers are absorbed into counter <fx_cnt_temp>: 1 register on signal <fx_cnt_temp>.
Unit <Cymometer> synthesized (advanced).

Synthesizing (advanced) Unit <SPI_Slave>.
The following registers are absorbed into counter <bit_sended_cnt>: 1 register on signal <bit_sended_cnt>.
Unit <SPI_Slave> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 8
 11-bit up counter                                     : 1
 26-bit up counter                                     : 2
 28-bit up counter                                     : 1
 31-bit up counter                                     : 1
 32-bit up counter                                     : 2
 7-bit up counter                                      : 1
# Registers                                            : 434
 Flip-Flops                                            : 434
# Comparators                                          : 6
 11-bit comparator greater                             : 1
 26-bit comparator greater                             : 2
 28-bit comparator greater                             : 1
 32-bit comparator greater                             : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 2
 1-bit 2-to-1 multiplexer                              : 1
 96-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <data_31> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_30> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_29> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_28> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_26> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_20> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_18> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_13> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_12> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_11> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_10> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_8> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_7> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_6> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_5> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_4> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_3> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_2> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_1> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_0> (without init value) has a constant value of 0 in block <SPI_Top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <data_9> in Unit <SPI_Top> is equivalent to the following 11 FFs/Latches, which will be removed : <data_14> <data_15> <data_16> <data_17> <data_19> <data_21> <data_22> <data_23> <data_24> <data_25> <data_27> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <SPI_ctrl_top/SPI_Slave_Ctrl/FSM_0> on signal <send_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
-------------------
WARNING:Xst:1710 - FF/Latch <byte_sended_0> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_1> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_2> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_3> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_4> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_5> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_6> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_7> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <byte_sended_8> (without init value) has a constant value of 0 in block <SPI_Slave>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Top_cymometer> ...

Optimizing unit <Cymometer> ...

Optimizing unit <SPI_Top> ...

Optimizing unit <SPI_Slave> ...
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_0> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_0> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_1> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_1> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_2> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_2> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_3> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_3> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_4> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_4> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_5> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_5> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_6> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_6> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_7> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_7> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_8> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_8> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_9> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_9> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_10> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_10> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_11> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_11> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_12> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_12> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_13> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_13> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_14> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_14> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_20> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_20> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_15> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_15> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_21> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_21> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_16> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_16> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_22> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_22> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_17> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_17> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_23> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_23> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_18> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_18> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_24> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_24> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_19> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_19> 
INFO:Xst:2261 - The FF/Latch <Cymometer/fx_output_cnt_25> in Unit <Top_cymometer> is equivalent to the following FF/Latch, which will be removed : <Cymometer/fs_output_cnt_25> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top_cymometer, actual ratio is 31.

Final Macro Processing ...

Processing Unit <Top_cymometer> :
	Found 4-bit shift register for signal <SPI_ctrl_top/SPI_Slave_Ctrl/sck_edge_1>.
Unit <Top_cymometer> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 559
 Flip-Flops                                            : 559
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top_cymometer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1436
#      GND                         : 3
#      INV                         : 13
#      LUT1                        : 118
#      LUT2                        : 188
#      LUT3                        : 115
#      LUT4                        : 110
#      LUT5                        : 29
#      LUT6                        : 121
#      MUXCY                       : 246
#      MUXCY_L                     : 196
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 10
#      MUXF8                       : 2
#      VCC                         : 3
#      XORCY                       : 279
# FlipFlops/Latches                : 1793
#      FD                          : 513
#      FDC                         : 152
#      FDCE                        : 368
#      FDE                         : 65
#      FDP                         : 514
#      FDR                         : 85
#      FDRE                        : 84
#      FDS                         : 11
#      LDC                         : 1
# RAMS                             : 29
#      RAMB16BWER                  : 29
# Shift Registers                  : 419
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 40
#      SRLC32E                     : 122
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 9
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 4
# DCMs                             : 1
#      DCM_SP                      : 1
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1793  out of  11440    15%  
 Number of Slice LUTs:                 1113  out of   5720    19%  
    Number used as Logic:               694  out of   5720    12%  
    Number used as Memory:              419  out of   1440    29%  
       Number used as SRL:              419

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2313
   Number with an unused Flip Flop:     520  out of   2313    22%  
   Number with an unused LUT:          1200  out of   2313    51%  
   Number of fully used LUT-FF pairs:   593  out of   2313    25%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    186     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               29  out of     32    90%  
    Number using Block RAM only:         29
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                       | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
clk_fx                                                                            | IBUF+BUFG                                                   | 110   |
sys_clk                                                                           | DCM_SP:CLKFX                                                | 1876  |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                        | 282   |
icon_debug/CONTROL0<13>(icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon_debug/U0/iUPDATE_OUT                                                         | NONE(icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 24.093ns (Maximum Frequency: 41.505MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 4.240ns
   Maximum combinational path delay: 5.005ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_fx'
  Clock period: 6.747ns (frequency: 148.214MHz)
  Total number of paths / destination ports: 45814 / 142
-------------------------------------------------------------------------
Delay:               6.747ns (Levels of Logic = 39)
  Source:            Cymometer/GATE_TIME_2 (FF)
  Destination:       Cymometer/gate_cnt_10 (FF)
  Source Clock:      clk_fx rising
  Destination Clock: clk_fx rising

  Data Path: Cymometer/GATE_TIME_2 to Cymometer/gate_cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.525   0.725  Cymometer/GATE_TIME_2 (Cymometer/GATE_TIME_2)
     INV:I->O              1   0.255   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_lut<2>_INV_0 (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<2> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<3> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<4> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<5> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<6> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<7> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<8> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<9> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<10> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<11> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<12> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<13> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<14> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<15> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<16> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<17> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<18> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<19> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<20> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<21> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<22> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<23> (Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_cy<23>)
     XORCY:CI->O           1   0.206   1.112  Cymometer/Madd_GATE_TIME[31]_GND_6_o_add_2_OUT_xor<24> (Cymometer/GATE_TIME[31]_GND_6_o_add_2_OUT<24>)
     LUT5:I0->O            1   0.254   0.000  Cymometer/Mcompar_GATE_TIME[31]_GND_6_o_LessThan_2_o_lut<8> (Cymometer/Mcompar_GATE_TIME[31]_GND_6_o_LessThan_2_o_lut<8>)
     MUXCY:S->O            1   0.215   0.000  Cymometer/Mcompar_GATE_TIME[31]_GND_6_o_LessThan_2_o_cy<8> (Cymometer/Mcompar_GATE_TIME[31]_GND_6_o_LessThan_2_o_cy<8>)
     MUXCY:CI->O          12   0.235   1.068  Cymometer/Mcompar_GATE_TIME[31]_GND_6_o_LessThan_2_o_cy<9> (Cymometer/GATE_TIME[31]_GND_6_o_LessThan_2_o)
     INV:I->O              1   0.255   0.681  Cymometer/GATE_TIME[31]_GND_6_o_LessThan_2_o_inv1_INV_0 (Cymometer/GATE_TIME[31]_GND_6_o_LessThan_2_o_inv)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<0> (Cymometer/Mcount_gate_cnt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<1> (Cymometer/Mcount_gate_cnt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<2> (Cymometer/Mcount_gate_cnt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<3> (Cymometer/Mcount_gate_cnt_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<4> (Cymometer/Mcount_gate_cnt_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<5> (Cymometer/Mcount_gate_cnt_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<6> (Cymometer/Mcount_gate_cnt_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<7> (Cymometer/Mcount_gate_cnt_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<8> (Cymometer/Mcount_gate_cnt_cy<8>)
     MUXCY:CI->O           0   0.023   0.000  Cymometer/Mcount_gate_cnt_cy<9> (Cymometer/Mcount_gate_cnt_cy<9>)
     XORCY:CI->O           1   0.206   0.000  Cymometer/Mcount_gate_cnt_xor<10> (Cymometer/Mcount_gate_cnt10)
     FDC:D                     0.074          Cymometer/gate_cnt_10
    ----------------------------------------
    Total                      6.747ns (3.161ns logic, 3.586ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk'
  Clock period: 24.093ns (frequency: 41.505MHz)
  Total number of paths / destination ports: 40941 / 2693
-------------------------------------------------------------------------
Delay:               6.023ns (Levels of Logic = 3)
  Source:            Cymometer/clk_cnt_24 (FF)
  Destination:       Cymometer/fx_cnt_predict_temp_30 (FF)
  Source Clock:      sys_clk rising 4.0X
  Destination Clock: sys_clk rising 4.0X

  Data Path: Cymometer/clk_cnt_24 to Cymometer/fx_cnt_predict_temp_30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.525   1.156  Cymometer/clk_cnt_24 (Cymometer/clk_cnt_24)
     LUT5:I0->O            5   0.254   1.069  Cymometer/n0056_inv_inv31 (Cymometer/n0056_inv_inv3)
     LUT6:I3->O            2   0.235   0.726  Cymometer/n0056_inv_inv34_1 (Cymometer/n0056_inv_inv34)
     LUT3:I2->O           31   0.254   1.502  Cymometer/_n0167_inv1 (Cymometer/_n0167_inv)
     FDCE:CE                   0.302          Cymometer/fx_cnt_predict_temp_0
    ----------------------------------------
    Total                      6.023ns (1.570ns logic, 4.453ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 4598 / 742
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18 (RAM)
  Destination:       icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18 to icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[18].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_filter_debug:CONTROL<3>'
     begin scope: 'icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/U_iDATA_CMD to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_fx'
  Total number of paths / destination ports: 110 / 110
-------------------------------------------------------------------------
Offset:              6.133ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       Cymometer/gate_cnt_10 (FF)
  Destination Clock: clk_fx rising

  Data Path: rst_n to Cymometer/gate_cnt_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.328   1.636  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            495   0.255   2.455  PLL_Clk/rst_n_INV_1_o1_INV_0 (Cymometer/rst_n_inv)
     FDCE:CLR                  0.459          Cymometer/fx_cnt_0
    ----------------------------------------
    Total                      6.133ns (2.042ns logic, 4.091ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk'
  Total number of paths / destination ports: 953 / 951
-------------------------------------------------------------------------
Offset:              6.133ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       Cymometer/fs_cnt_temp_31 (FF)
  Destination Clock: sys_clk rising 4.0X

  Data Path: rst_n to Cymometer/fs_cnt_temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.328   1.636  rst_n_IBUF (rst_n_IBUF)
     INV:I->O            495   0.255   2.455  PLL_Clk/rst_n_INV_1_o1_INV_0 (Cymometer/rst_n_inv)
     FDC:CLR                   0.459          Cymometer/fx_edge_0
    ----------------------------------------
    Total                      6.133ns (2.042ns logic, 4.091ns route)
                                       (33.3% logic, 66.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 317 / 306
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'icon_debug:CONTROL0<4>'
     begin scope: 'ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.240ns (Levels of Logic = 1)
  Source:            SPI_ctrl_top/SPI_Slave_Ctrl/MISO (FF)
  Destination:       MISO (PAD)
  Source Clock:      sys_clk rising 4.0X

  Data Path: SPI_ctrl_top/SPI_Slave_Ctrl/MISO to MISO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.525   0.803  SPI_ctrl_top/SPI_Slave_Ctrl/MISO (SPI_ctrl_top/SPI_Slave_Ctrl/MISO)
     OBUF:I->O                 2.912          MISO_OBUF (MISO)
    ----------------------------------------
    Total                      4.240ns (3.437ns logic, 0.803ns route)
                                       (81.1% logic, 18.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/U_TDO_reg to icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 2)
  Source:            SCK (PAD)
  Destination:       SCK_2 (PAD)

  Data Path: SCK to SCK_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  SCK_IBUF (SCK_2_OBUF)
     OBUF:I->O                 2.912          SCK_2_OBUF (SCK_2)
    ----------------------------------------
    Total                      5.005ns (4.240ns logic, 0.765ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_fx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_fx         |    6.747|         |         |         |
sys_clk        |    1.280|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |         |         |    2.269|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
icon_debug/CONTROL0<13>                          |         |    4.308|         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
icon_debug/U0/iUPDATE_OUT                        |    2.958|         |         |         |
sys_clk                                          |    4.067|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
icon_debug/U0/iUPDATE_OUT|    2.300|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys_clk
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
clk_fx                                           |    2.202|         |         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.122|         |         |         |
sys_clk                                          |    6.023|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.10 secs
 
--> 

Total memory usage is 4513400 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :   30 (   0 filtered)

