MODEL
MODEL_VERSION "v1998.8";
DESIGN "Top_Schema";

/* port names and type */
INPUT S:PIN35 = DIP4;
INPUT S:PIN77 = SW1;
INPUT S:PIN22 = clk;
INPUT S:PIN92 = dcf_77;
OUTPUT S:PIN54 = DS1<0>;
OUTPUT S:PIN55 = DS1<1>;
OUTPUT S:PIN30 = DS1<2>;
OUTPUT S:PIN32 = DS1<3>;
OUTPUT S:PIN33 = DS1<4>;
OUTPUT S:PIN53 = DS1<5>;
OUTPUT S:PIN52 = DS1<6>;
OUTPUT S:PIN29 = DS1_dp;
OUTPUT S:PIN59 = DS2<0>;
OUTPUT S:PIN60 = DS2<1>;
OUTPUT S:PIN17 = DS2<2>;
OUTPUT S:PIN18 = DS2<3>;
OUTPUT S:PIN19 = DS2<4>;
OUTPUT S:PIN58 = DS2<5>;
OUTPUT S:PIN56 = DS2<6>;
OUTPUT S:PIN16 = DS2_dp;
OUTPUT S:PIN65 = DS3<0>;
OUTPUT S:PIN66 = DS3<1>;
OUTPUT S:PIN13 = DS3<2>;
OUTPUT S:PIN14 = DS3<3>;
OUTPUT S:PIN15 = DS3<4>;
OUTPUT S:PIN64 = DS3<5>;
OUTPUT S:PIN63 = DS3<6>;
OUTPUT S:PIN12 = DS3_dp;
OUTPUT S:PIN70 = DS4<0>;
OUTPUT S:PIN71 = DS4<1>;
OUTPUT S:PIN9 = DS4<2>;
OUTPUT S:PIN10 = DS4<3>;
OUTPUT S:PIN11 = DS4<4>;
OUTPUT S:PIN68 = DS4<5>;
OUTPUT S:PIN67 = DS4<6>;
OUTPUT S:PIN8 = DS4_dp;
OUTPUT S:PIN76 = DS5<0>;
OUTPUT S:PIN78 = DS5<1>;
OUTPUT S:PIN4 = DS5<2>;
OUTPUT S:PIN6 = DS5<3>;
OUTPUT S:PIN7 = DS5<4>;
OUTPUT S:PIN74 = DS5<5>;
OUTPUT S:PIN73 = DS5<6>;
OUTPUT S:PIN3 = DS5_dp;
OUTPUT S:PIN82 = DS6<0>;
OUTPUT S:PIN96 = DS6<1>;
OUTPUT S:PIN97 = DS6<2>;
OUTPUT S:PIN1 = DS6<3>;
OUTPUT S:PIN2 = DS6<4>;
OUTPUT S:PIN80 = DS6<5>;
OUTPUT S:PIN79 = DS6<6>;
OUTPUT S:PIN40 = LED1;
OUTPUT S:PIN41 = LED2;
OUTPUT S:PIN42 = LED3;
OUTPUT S:PIN43 = LED4;
OUTPUT S:PIN44 = LED5;
OUTPUT S:PIN46 = LED6;
OUTPUT S:PIN61 = cln1;
OUTPUT S:PIN72 = cln2;
OUTPUT S:PIN34 = com;
OUTPUT S:PIN93 = phase_n;

/* timing arc definitions */
DIP4_DS1<0>_delay: DELAY DIP4 DS1<0>;
DIP4_DS1<1>_delay: DELAY DIP4 DS1<1>;
DIP4_DS1<2>_delay: DELAY DIP4 DS1<2>;
DIP4_DS1<3>_delay: DELAY DIP4 DS1<3>;
DIP4_DS1<4>_delay: DELAY DIP4 DS1<4>;
DIP4_DS1<5>_delay: DELAY DIP4 DS1<5>;
DIP4_DS1<6>_delay: DELAY DIP4 DS1<6>;
DIP4_DS2<0>_delay: DELAY DIP4 DS2<0>;
DIP4_DS2<1>_delay: DELAY DIP4 DS2<1>;
DIP4_DS2<2>_delay: DELAY DIP4 DS2<2>;
DIP4_DS2<3>_delay: DELAY DIP4 DS2<3>;
DIP4_DS2<4>_delay: DELAY DIP4 DS2<4>;
DIP4_DS2<5>_delay: DELAY DIP4 DS2<5>;
DIP4_DS2<6>_delay: DELAY DIP4 DS2<6>;
DIP4_DS3<0>_delay: DELAY DIP4 DS3<0>;
DIP4_DS3<1>_delay: DELAY DIP4 DS3<1>;
DIP4_DS3<2>_delay: DELAY DIP4 DS3<2>;
DIP4_DS3<3>_delay: DELAY DIP4 DS3<3>;
DIP4_DS3<4>_delay: DELAY DIP4 DS3<4>;
DIP4_DS3<5>_delay: DELAY DIP4 DS3<5>;
DIP4_DS3<6>_delay: DELAY DIP4 DS3<6>;
DIP4_DS4<0>_delay: DELAY DIP4 DS4<0>;
DIP4_DS4<1>_delay: DELAY DIP4 DS4<1>;
DIP4_DS4<2>_delay: DELAY DIP4 DS4<2>;
DIP4_DS4<3>_delay: DELAY DIP4 DS4<3>;
DIP4_DS4<4>_delay: DELAY DIP4 DS4<4>;
DIP4_DS4<5>_delay: DELAY DIP4 DS4<5>;
DIP4_DS4<6>_delay: DELAY DIP4 DS4<6>;
DIP4_DS5<0>_delay: DELAY DIP4 DS5<0>;
DIP4_DS5<1>_delay: DELAY DIP4 DS5<1>;
DIP4_DS5<2>_delay: DELAY DIP4 DS5<2>;
DIP4_DS5<3>_delay: DELAY DIP4 DS5<3>;
DIP4_DS5<4>_delay: DELAY DIP4 DS5<4>;
DIP4_DS5<5>_delay: DELAY DIP4 DS5<5>;
DIP4_DS5<6>_delay: DELAY DIP4 DS5<6>;
DIP4_DS6<0>_delay: DELAY DIP4 DS6<0>;
DIP4_DS6<1>_delay: DELAY DIP4 DS6<1>;
DIP4_DS6<2>_delay: DELAY DIP4 DS6<2>;
DIP4_DS6<3>_delay: DELAY DIP4 DS6<3>;
DIP4_DS6<4>_delay: DELAY DIP4 DS6<4>;
DIP4_DS6<5>_delay: DELAY DIP4 DS6<5>;
DIP4_DS6<6>_delay: DELAY DIP4 DS6<6>;
dcf_77_LED2_delay: DELAY dcf_77 LED2;
clk_LED3_delay: DELAY clk LED3;
clk_DS1<0>_delay: DELAY clk DS1<0>;
clk_DS1<1>_delay: DELAY clk DS1<1>;
clk_DS1<2>_delay: DELAY clk DS1<2>;
clk_DS1<3>_delay: DELAY clk DS1<3>;
clk_DS1<4>_delay: DELAY clk DS1<4>;
clk_DS1<5>_delay: DELAY clk DS1<5>;
clk_DS1<6>_delay: DELAY clk DS1<6>;
clk_DS1_dp_delay: DELAY clk DS1_dp;
clk_DS2<0>_delay: DELAY clk DS2<0>;
clk_DS2<1>_delay: DELAY clk DS2<1>;
clk_DS2<2>_delay: DELAY clk DS2<2>;
clk_DS2<3>_delay: DELAY clk DS2<3>;
clk_DS2<4>_delay: DELAY clk DS2<4>;
clk_DS2<5>_delay: DELAY clk DS2<5>;
clk_DS2<6>_delay: DELAY clk DS2<6>;
clk_DS2_dp_delay: DELAY clk DS2_dp;
clk_DS3<0>_delay: DELAY clk DS3<0>;
clk_DS3<1>_delay: DELAY clk DS3<1>;
clk_DS3<2>_delay: DELAY clk DS3<2>;
clk_DS3<3>_delay: DELAY clk DS3<3>;
clk_DS3<4>_delay: DELAY clk DS3<4>;
clk_DS3<5>_delay: DELAY clk DS3<5>;
clk_DS3<6>_delay: DELAY clk DS3<6>;
clk_DS3_dp_delay: DELAY clk DS3_dp;
clk_DS4<0>_delay: DELAY clk DS4<0>;
clk_DS4<1>_delay: DELAY clk DS4<1>;
clk_DS4<2>_delay: DELAY clk DS4<2>;
clk_DS4<3>_delay: DELAY clk DS4<3>;
clk_DS4<4>_delay: DELAY clk DS4<4>;
clk_DS4<5>_delay: DELAY clk DS4<5>;
clk_DS4<6>_delay: DELAY clk DS4<6>;
clk_DS4_dp_delay: DELAY clk DS4_dp;
clk_DS5<0>_delay: DELAY clk DS5<0>;
clk_DS5<1>_delay: DELAY clk DS5<1>;
clk_DS5<2>_delay: DELAY clk DS5<2>;
clk_DS5<3>_delay: DELAY clk DS5<3>;
clk_DS5<4>_delay: DELAY clk DS5<4>;
clk_DS5<5>_delay: DELAY clk DS5<5>;
clk_DS5<6>_delay: DELAY clk DS5<6>;
clk_DS5_dp_delay: DELAY clk DS5_dp;
clk_DS6<0>_delay: DELAY clk DS6<0>;
clk_DS6<1>_delay: DELAY clk DS6<1>;
clk_DS6<2>_delay: DELAY clk DS6<2>;
clk_DS6<3>_delay: DELAY clk DS6<3>;
clk_DS6<4>_delay: DELAY clk DS6<4>;
clk_DS6<5>_delay: DELAY clk DS6<5>;
clk_DS6<6>_delay: DELAY clk DS6<6>;
clk_LED1_delay: DELAY clk LED1;
clk_LED4_delay: DELAY clk LED4;
clk_LED5_delay: DELAY clk LED5;
clk_LED6_delay: DELAY clk LED6;
clk_cln1_delay: DELAY clk cln1;
clk_cln2_delay: DELAY clk cln2;
clk_com_delay: DELAY clk com;
clk_phase_n_delay: DELAY clk phase_n;

/* timing check arc definitions */
SW1_clk_setup: SETUP(POSEDGE) SW1 clk;
SW1_clk_hold: HOLD(POSEDGE) SW1 clk;

ENDMODEL
