// Seed: 1253872572
module module_0 (
    output wand id_0,
    input supply0 id_1,
    input wand id_2,
    input tri id_3,
    inout tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    input wire id_7,
    output wor id_8,
    input wire id_9
    , id_18,
    input wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    input tri0 id_15,
    input tri0 id_16
);
  assign id_0 = id_14;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input wire id_2,
    output tri0 id_3,
    output supply0 id_4,
    input tri1 id_5,
    output wand id_6,
    input wire id_7,
    output logic id_8,
    input tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input wor id_13,
    input logic id_14,
    input supply1 id_15,
    input wand id_16,
    input uwire id_17
);
  final if (id_16) id_8 <= id_14;
  assign id_6 = 1;
  wire id_19;
  wire id_20;
  tri0 id_21;
  wor  id_22 = id_11;
  assign id_21 = 1;
  module_0 modCall_1 (
      id_3,
      id_16,
      id_1,
      id_2,
      id_22,
      id_2,
      id_22,
      id_11,
      id_10,
      id_13,
      id_9,
      id_15,
      id_22,
      id_5,
      id_15,
      id_15,
      id_22
  );
  always #(id_21) id_8 <= 1;
  assign id_10 = 1;
endmodule
