Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Jun 20 08:06:17 2024
| Host         : kanai-CFSR3-1 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/kanai/reserch/pycmpgen/comp2_1project/timing_report64_12.txt
| Design       : compressor2_1_64_12_shiftregister
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  768         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (768)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (768)
5. checking no_input_delay (64)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (768)
--------------------------
 There are 768 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src12_reg[0]/C
src12_reg[10]/C
src12_reg[11]/C
src12_reg[1]/C
src12_reg[2]/C
src12_reg[3]/C
src12_reg[4]/C
src12_reg[5]/C
src12_reg[6]/C
src12_reg[7]/C
src12_reg[8]/C
src12_reg[9]/C
src13_reg[0]/C
src13_reg[10]/C
src13_reg[11]/C
src13_reg[1]/C
src13_reg[2]/C
src13_reg[3]/C
src13_reg[4]/C
src13_reg[5]/C
src13_reg[6]/C
src13_reg[7]/C
src13_reg[8]/C
src13_reg[9]/C
src14_reg[0]/C
src14_reg[10]/C
src14_reg[11]/C
src14_reg[1]/C
src14_reg[2]/C
src14_reg[3]/C
src14_reg[4]/C
src14_reg[5]/C
src14_reg[6]/C
src14_reg[7]/C
src14_reg[8]/C
src14_reg[9]/C
src15_reg[0]/C
src15_reg[10]/C
src15_reg[11]/C
src15_reg[1]/C
src15_reg[2]/C
src15_reg[3]/C
src15_reg[4]/C
src15_reg[5]/C
src15_reg[6]/C
src15_reg[7]/C
src15_reg[8]/C
src15_reg[9]/C
src16_reg[0]/C
src16_reg[10]/C
src16_reg[11]/C
src16_reg[1]/C
src16_reg[2]/C
src16_reg[3]/C
src16_reg[4]/C
src16_reg[5]/C
src16_reg[6]/C
src16_reg[7]/C
src16_reg[8]/C
src16_reg[9]/C
src17_reg[0]/C
src17_reg[10]/C
src17_reg[11]/C
src17_reg[1]/C
src17_reg[2]/C
src17_reg[3]/C
src17_reg[4]/C
src17_reg[5]/C
src17_reg[6]/C
src17_reg[7]/C
src17_reg[8]/C
src17_reg[9]/C
src18_reg[0]/C
src18_reg[10]/C
src18_reg[11]/C
src18_reg[1]/C
src18_reg[2]/C
src18_reg[3]/C
src18_reg[4]/C
src18_reg[5]/C
src18_reg[6]/C
src18_reg[7]/C
src18_reg[8]/C
src18_reg[9]/C
src19_reg[0]/C
src19_reg[10]/C
src19_reg[11]/C
src19_reg[1]/C
src19_reg[2]/C
src19_reg[3]/C
src19_reg[4]/C
src19_reg[5]/C
src19_reg[6]/C
src19_reg[7]/C
src19_reg[8]/C
src19_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src20_reg[0]/C
src20_reg[10]/C
src20_reg[11]/C
src20_reg[1]/C
src20_reg[2]/C
src20_reg[3]/C
src20_reg[4]/C
src20_reg[5]/C
src20_reg[6]/C
src20_reg[7]/C
src20_reg[8]/C
src20_reg[9]/C
src21_reg[0]/C
src21_reg[10]/C
src21_reg[11]/C
src21_reg[1]/C
src21_reg[2]/C
src21_reg[3]/C
src21_reg[4]/C
src21_reg[5]/C
src21_reg[6]/C
src21_reg[7]/C
src21_reg[8]/C
src21_reg[9]/C
src22_reg[0]/C
src22_reg[10]/C
src22_reg[11]/C
src22_reg[1]/C
src22_reg[2]/C
src22_reg[3]/C
src22_reg[4]/C
src22_reg[5]/C
src22_reg[6]/C
src22_reg[7]/C
src22_reg[8]/C
src22_reg[9]/C
src23_reg[0]/C
src23_reg[10]/C
src23_reg[11]/C
src23_reg[1]/C
src23_reg[2]/C
src23_reg[3]/C
src23_reg[4]/C
src23_reg[5]/C
src23_reg[6]/C
src23_reg[7]/C
src23_reg[8]/C
src23_reg[9]/C
src24_reg[0]/C
src24_reg[10]/C
src24_reg[11]/C
src24_reg[1]/C
src24_reg[2]/C
src24_reg[3]/C
src24_reg[4]/C
src24_reg[5]/C
src24_reg[6]/C
src24_reg[7]/C
src24_reg[8]/C
src24_reg[9]/C
src25_reg[0]/C
src25_reg[10]/C
src25_reg[11]/C
src25_reg[1]/C
src25_reg[2]/C
src25_reg[3]/C
src25_reg[4]/C
src25_reg[5]/C
src25_reg[6]/C
src25_reg[7]/C
src25_reg[8]/C
src25_reg[9]/C
src26_reg[0]/C
src26_reg[10]/C
src26_reg[11]/C
src26_reg[1]/C
src26_reg[2]/C
src26_reg[3]/C
src26_reg[4]/C
src26_reg[5]/C
src26_reg[6]/C
src26_reg[7]/C
src26_reg[8]/C
src26_reg[9]/C
src27_reg[0]/C
src27_reg[10]/C
src27_reg[11]/C
src27_reg[1]/C
src27_reg[2]/C
src27_reg[3]/C
src27_reg[4]/C
src27_reg[5]/C
src27_reg[6]/C
src27_reg[7]/C
src27_reg[8]/C
src27_reg[9]/C
src28_reg[0]/C
src28_reg[10]/C
src28_reg[11]/C
src28_reg[1]/C
src28_reg[2]/C
src28_reg[3]/C
src28_reg[4]/C
src28_reg[5]/C
src28_reg[6]/C
src28_reg[7]/C
src28_reg[8]/C
src28_reg[9]/C
src29_reg[0]/C
src29_reg[10]/C
src29_reg[11]/C
src29_reg[1]/C
src29_reg[2]/C
src29_reg[3]/C
src29_reg[4]/C
src29_reg[5]/C
src29_reg[6]/C
src29_reg[7]/C
src29_reg[8]/C
src29_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src30_reg[0]/C
src30_reg[10]/C
src30_reg[11]/C
src30_reg[1]/C
src30_reg[2]/C
src30_reg[3]/C
src30_reg[4]/C
src30_reg[5]/C
src30_reg[6]/C
src30_reg[7]/C
src30_reg[8]/C
src30_reg[9]/C
src31_reg[0]/C
src31_reg[10]/C
src31_reg[11]/C
src31_reg[1]/C
src31_reg[2]/C
src31_reg[3]/C
src31_reg[4]/C
src31_reg[5]/C
src31_reg[6]/C
src31_reg[7]/C
src31_reg[8]/C
src31_reg[9]/C
src32_reg[0]/C
src32_reg[10]/C
src32_reg[11]/C
src32_reg[1]/C
src32_reg[2]/C
src32_reg[3]/C
src32_reg[4]/C
src32_reg[5]/C
src32_reg[6]/C
src32_reg[7]/C
src32_reg[8]/C
src32_reg[9]/C
src33_reg[0]/C
src33_reg[10]/C
src33_reg[11]/C
src33_reg[1]/C
src33_reg[2]/C
src33_reg[3]/C
src33_reg[4]/C
src33_reg[5]/C
src33_reg[6]/C
src33_reg[7]/C
src33_reg[8]/C
src33_reg[9]/C
src34_reg[0]/C
src34_reg[10]/C
src34_reg[11]/C
src34_reg[1]/C
src34_reg[2]/C
src34_reg[3]/C
src34_reg[4]/C
src34_reg[5]/C
src34_reg[6]/C
src34_reg[7]/C
src34_reg[8]/C
src34_reg[9]/C
src35_reg[0]/C
src35_reg[10]/C
src35_reg[11]/C
src35_reg[1]/C
src35_reg[2]/C
src35_reg[3]/C
src35_reg[4]/C
src35_reg[5]/C
src35_reg[6]/C
src35_reg[7]/C
src35_reg[8]/C
src35_reg[9]/C
src36_reg[0]/C
src36_reg[10]/C
src36_reg[11]/C
src36_reg[1]/C
src36_reg[2]/C
src36_reg[3]/C
src36_reg[4]/C
src36_reg[5]/C
src36_reg[6]/C
src36_reg[7]/C
src36_reg[8]/C
src36_reg[9]/C
src37_reg[0]/C
src37_reg[10]/C
src37_reg[11]/C
src37_reg[1]/C
src37_reg[2]/C
src37_reg[3]/C
src37_reg[4]/C
src37_reg[5]/C
src37_reg[6]/C
src37_reg[7]/C
src37_reg[8]/C
src37_reg[9]/C
src38_reg[0]/C
src38_reg[10]/C
src38_reg[11]/C
src38_reg[1]/C
src38_reg[2]/C
src38_reg[3]/C
src38_reg[4]/C
src38_reg[5]/C
src38_reg[6]/C
src38_reg[7]/C
src38_reg[8]/C
src38_reg[9]/C
src39_reg[0]/C
src39_reg[10]/C
src39_reg[11]/C
src39_reg[1]/C
src39_reg[2]/C
src39_reg[3]/C
src39_reg[4]/C
src39_reg[5]/C
src39_reg[6]/C
src39_reg[7]/C
src39_reg[8]/C
src39_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src40_reg[0]/C
src40_reg[10]/C
src40_reg[11]/C
src40_reg[1]/C
src40_reg[2]/C
src40_reg[3]/C
src40_reg[4]/C
src40_reg[5]/C
src40_reg[6]/C
src40_reg[7]/C
src40_reg[8]/C
src40_reg[9]/C
src41_reg[0]/C
src41_reg[10]/C
src41_reg[11]/C
src41_reg[1]/C
src41_reg[2]/C
src41_reg[3]/C
src41_reg[4]/C
src41_reg[5]/C
src41_reg[6]/C
src41_reg[7]/C
src41_reg[8]/C
src41_reg[9]/C
src42_reg[0]/C
src42_reg[10]/C
src42_reg[11]/C
src42_reg[1]/C
src42_reg[2]/C
src42_reg[3]/C
src42_reg[4]/C
src42_reg[5]/C
src42_reg[6]/C
src42_reg[7]/C
src42_reg[8]/C
src42_reg[9]/C
src43_reg[0]/C
src43_reg[10]/C
src43_reg[11]/C
src43_reg[1]/C
src43_reg[2]/C
src43_reg[3]/C
src43_reg[4]/C
src43_reg[5]/C
src43_reg[6]/C
src43_reg[7]/C
src43_reg[8]/C
src43_reg[9]/C
src44_reg[0]/C
src44_reg[10]/C
src44_reg[11]/C
src44_reg[1]/C
src44_reg[2]/C
src44_reg[3]/C
src44_reg[4]/C
src44_reg[5]/C
src44_reg[6]/C
src44_reg[7]/C
src44_reg[8]/C
src44_reg[9]/C
src45_reg[0]/C
src45_reg[10]/C
src45_reg[11]/C
src45_reg[1]/C
src45_reg[2]/C
src45_reg[3]/C
src45_reg[4]/C
src45_reg[5]/C
src45_reg[6]/C
src45_reg[7]/C
src45_reg[8]/C
src45_reg[9]/C
src46_reg[0]/C
src46_reg[10]/C
src46_reg[11]/C
src46_reg[1]/C
src46_reg[2]/C
src46_reg[3]/C
src46_reg[4]/C
src46_reg[5]/C
src46_reg[6]/C
src46_reg[7]/C
src46_reg[8]/C
src46_reg[9]/C
src47_reg[0]/C
src47_reg[10]/C
src47_reg[11]/C
src47_reg[1]/C
src47_reg[2]/C
src47_reg[3]/C
src47_reg[4]/C
src47_reg[5]/C
src47_reg[6]/C
src47_reg[7]/C
src47_reg[8]/C
src47_reg[9]/C
src48_reg[0]/C
src48_reg[10]/C
src48_reg[11]/C
src48_reg[1]/C
src48_reg[2]/C
src48_reg[3]/C
src48_reg[4]/C
src48_reg[5]/C
src48_reg[6]/C
src48_reg[7]/C
src48_reg[8]/C
src48_reg[9]/C
src49_reg[0]/C
src49_reg[10]/C
src49_reg[11]/C
src49_reg[1]/C
src49_reg[2]/C
src49_reg[3]/C
src49_reg[4]/C
src49_reg[5]/C
src49_reg[6]/C
src49_reg[7]/C
src49_reg[8]/C
src49_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src50_reg[0]/C
src50_reg[10]/C
src50_reg[11]/C
src50_reg[1]/C
src50_reg[2]/C
src50_reg[3]/C
src50_reg[4]/C
src50_reg[5]/C
src50_reg[6]/C
src50_reg[7]/C
src50_reg[8]/C
src50_reg[9]/C
src51_reg[0]/C
src51_reg[10]/C
src51_reg[11]/C
src51_reg[1]/C
src51_reg[2]/C
src51_reg[3]/C
src51_reg[4]/C
src51_reg[5]/C
src51_reg[6]/C
src51_reg[7]/C
src51_reg[8]/C
src51_reg[9]/C
src52_reg[0]/C
src52_reg[10]/C
src52_reg[11]/C
src52_reg[1]/C
src52_reg[2]/C
src52_reg[3]/C
src52_reg[4]/C
src52_reg[5]/C
src52_reg[6]/C
src52_reg[7]/C
src52_reg[8]/C
src52_reg[9]/C
src53_reg[0]/C
src53_reg[10]/C
src53_reg[11]/C
src53_reg[1]/C
src53_reg[2]/C
src53_reg[3]/C
src53_reg[4]/C
src53_reg[5]/C
src53_reg[6]/C
src53_reg[7]/C
src53_reg[8]/C
src53_reg[9]/C
src54_reg[0]/C
src54_reg[10]/C
src54_reg[11]/C
src54_reg[1]/C
src54_reg[2]/C
src54_reg[3]/C
src54_reg[4]/C
src54_reg[5]/C
src54_reg[6]/C
src54_reg[7]/C
src54_reg[8]/C
src54_reg[9]/C
src55_reg[0]/C
src55_reg[10]/C
src55_reg[11]/C
src55_reg[1]/C
src55_reg[2]/C
src55_reg[3]/C
src55_reg[4]/C
src55_reg[5]/C
src55_reg[6]/C
src55_reg[7]/C
src55_reg[8]/C
src55_reg[9]/C
src56_reg[0]/C
src56_reg[10]/C
src56_reg[11]/C
src56_reg[1]/C
src56_reg[2]/C
src56_reg[3]/C
src56_reg[4]/C
src56_reg[5]/C
src56_reg[6]/C
src56_reg[7]/C
src56_reg[8]/C
src56_reg[9]/C
src57_reg[0]/C
src57_reg[10]/C
src57_reg[11]/C
src57_reg[1]/C
src57_reg[2]/C
src57_reg[3]/C
src57_reg[4]/C
src57_reg[5]/C
src57_reg[6]/C
src57_reg[7]/C
src57_reg[8]/C
src57_reg[9]/C
src58_reg[0]/C
src58_reg[10]/C
src58_reg[11]/C
src58_reg[1]/C
src58_reg[2]/C
src58_reg[3]/C
src58_reg[4]/C
src58_reg[5]/C
src58_reg[6]/C
src58_reg[7]/C
src58_reg[8]/C
src58_reg[9]/C
src59_reg[0]/C
src59_reg[10]/C
src59_reg[11]/C
src59_reg[1]/C
src59_reg[2]/C
src59_reg[3]/C
src59_reg[4]/C
src59_reg[5]/C
src59_reg[6]/C
src59_reg[7]/C
src59_reg[8]/C
src59_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src60_reg[0]/C
src60_reg[10]/C
src60_reg[11]/C
src60_reg[1]/C
src60_reg[2]/C
src60_reg[3]/C
src60_reg[4]/C
src60_reg[5]/C
src60_reg[6]/C
src60_reg[7]/C
src60_reg[8]/C
src60_reg[9]/C
src61_reg[0]/C
src61_reg[10]/C
src61_reg[11]/C
src61_reg[1]/C
src61_reg[2]/C
src61_reg[3]/C
src61_reg[4]/C
src61_reg[5]/C
src61_reg[6]/C
src61_reg[7]/C
src61_reg[8]/C
src61_reg[9]/C
src62_reg[0]/C
src62_reg[10]/C
src62_reg[11]/C
src62_reg[1]/C
src62_reg[2]/C
src62_reg[3]/C
src62_reg[4]/C
src62_reg[5]/C
src62_reg[6]/C
src62_reg[7]/C
src62_reg[8]/C
src62_reg[9]/C
src63_reg[0]/C
src63_reg[10]/C
src63_reg[11]/C
src63_reg[1]/C
src63_reg[2]/C
src63_reg[3]/C
src63_reg[4]/C
src63_reg[5]/C
src63_reg[6]/C
src63_reg[7]/C
src63_reg[8]/C
src63_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (768)
--------------------------------------------------
 There are 768 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src12_reg[0]/D
src12_reg[10]/D
src12_reg[11]/D
src12_reg[1]/D
src12_reg[2]/D
src12_reg[3]/D
src12_reg[4]/D
src12_reg[5]/D
src12_reg[6]/D
src12_reg[7]/D
src12_reg[8]/D
src12_reg[9]/D
src13_reg[0]/D
src13_reg[10]/D
src13_reg[11]/D
src13_reg[1]/D
src13_reg[2]/D
src13_reg[3]/D
src13_reg[4]/D
src13_reg[5]/D
src13_reg[6]/D
src13_reg[7]/D
src13_reg[8]/D
src13_reg[9]/D
src14_reg[0]/D
src14_reg[10]/D
src14_reg[11]/D
src14_reg[1]/D
src14_reg[2]/D
src14_reg[3]/D
src14_reg[4]/D
src14_reg[5]/D
src14_reg[6]/D
src14_reg[7]/D
src14_reg[8]/D
src14_reg[9]/D
src15_reg[0]/D
src15_reg[10]/D
src15_reg[11]/D
src15_reg[1]/D
src15_reg[2]/D
src15_reg[3]/D
src15_reg[4]/D
src15_reg[5]/D
src15_reg[6]/D
src15_reg[7]/D
src15_reg[8]/D
src15_reg[9]/D
src16_reg[0]/D
src16_reg[10]/D
src16_reg[11]/D
src16_reg[1]/D
src16_reg[2]/D
src16_reg[3]/D
src16_reg[4]/D
src16_reg[5]/D
src16_reg[6]/D
src16_reg[7]/D
src16_reg[8]/D
src16_reg[9]/D
src17_reg[0]/D
src17_reg[10]/D
src17_reg[11]/D
src17_reg[1]/D
src17_reg[2]/D
src17_reg[3]/D
src17_reg[4]/D
src17_reg[5]/D
src17_reg[6]/D
src17_reg[7]/D
src17_reg[8]/D
src17_reg[9]/D
src18_reg[0]/D
src18_reg[10]/D
src18_reg[11]/D
src18_reg[1]/D
src18_reg[2]/D
src18_reg[3]/D
src18_reg[4]/D
src18_reg[5]/D
src18_reg[6]/D
src18_reg[7]/D
src18_reg[8]/D
src18_reg[9]/D
src19_reg[0]/D
src19_reg[10]/D
src19_reg[11]/D
src19_reg[1]/D
src19_reg[2]/D
src19_reg[3]/D
src19_reg[4]/D
src19_reg[5]/D
src19_reg[6]/D
src19_reg[7]/D
src19_reg[8]/D
src19_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src20_reg[0]/D
src20_reg[10]/D
src20_reg[11]/D
src20_reg[1]/D
src20_reg[2]/D
src20_reg[3]/D
src20_reg[4]/D
src20_reg[5]/D
src20_reg[6]/D
src20_reg[7]/D
src20_reg[8]/D
src20_reg[9]/D
src21_reg[0]/D
src21_reg[10]/D
src21_reg[11]/D
src21_reg[1]/D
src21_reg[2]/D
src21_reg[3]/D
src21_reg[4]/D
src21_reg[5]/D
src21_reg[6]/D
src21_reg[7]/D
src21_reg[8]/D
src21_reg[9]/D
src22_reg[0]/D
src22_reg[10]/D
src22_reg[11]/D
src22_reg[1]/D
src22_reg[2]/D
src22_reg[3]/D
src22_reg[4]/D
src22_reg[5]/D
src22_reg[6]/D
src22_reg[7]/D
src22_reg[8]/D
src22_reg[9]/D
src23_reg[0]/D
src23_reg[10]/D
src23_reg[11]/D
src23_reg[1]/D
src23_reg[2]/D
src23_reg[3]/D
src23_reg[4]/D
src23_reg[5]/D
src23_reg[6]/D
src23_reg[7]/D
src23_reg[8]/D
src23_reg[9]/D
src24_reg[0]/D
src24_reg[10]/D
src24_reg[11]/D
src24_reg[1]/D
src24_reg[2]/D
src24_reg[3]/D
src24_reg[4]/D
src24_reg[5]/D
src24_reg[6]/D
src24_reg[7]/D
src24_reg[8]/D
src24_reg[9]/D
src25_reg[0]/D
src25_reg[10]/D
src25_reg[11]/D
src25_reg[1]/D
src25_reg[2]/D
src25_reg[3]/D
src25_reg[4]/D
src25_reg[5]/D
src25_reg[6]/D
src25_reg[7]/D
src25_reg[8]/D
src25_reg[9]/D
src26_reg[0]/D
src26_reg[10]/D
src26_reg[11]/D
src26_reg[1]/D
src26_reg[2]/D
src26_reg[3]/D
src26_reg[4]/D
src26_reg[5]/D
src26_reg[6]/D
src26_reg[7]/D
src26_reg[8]/D
src26_reg[9]/D
src27_reg[0]/D
src27_reg[10]/D
src27_reg[11]/D
src27_reg[1]/D
src27_reg[2]/D
src27_reg[3]/D
src27_reg[4]/D
src27_reg[5]/D
src27_reg[6]/D
src27_reg[7]/D
src27_reg[8]/D
src27_reg[9]/D
src28_reg[0]/D
src28_reg[10]/D
src28_reg[11]/D
src28_reg[1]/D
src28_reg[2]/D
src28_reg[3]/D
src28_reg[4]/D
src28_reg[5]/D
src28_reg[6]/D
src28_reg[7]/D
src28_reg[8]/D
src28_reg[9]/D
src29_reg[0]/D
src29_reg[10]/D
src29_reg[11]/D
src29_reg[1]/D
src29_reg[2]/D
src29_reg[3]/D
src29_reg[4]/D
src29_reg[5]/D
src29_reg[6]/D
src29_reg[7]/D
src29_reg[8]/D
src29_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src30_reg[0]/D
src30_reg[10]/D
src30_reg[11]/D
src30_reg[1]/D
src30_reg[2]/D
src30_reg[3]/D
src30_reg[4]/D
src30_reg[5]/D
src30_reg[6]/D
src30_reg[7]/D
src30_reg[8]/D
src30_reg[9]/D
src31_reg[0]/D
src31_reg[10]/D
src31_reg[11]/D
src31_reg[1]/D
src31_reg[2]/D
src31_reg[3]/D
src31_reg[4]/D
src31_reg[5]/D
src31_reg[6]/D
src31_reg[7]/D
src31_reg[8]/D
src31_reg[9]/D
src32_reg[0]/D
src32_reg[10]/D
src32_reg[11]/D
src32_reg[1]/D
src32_reg[2]/D
src32_reg[3]/D
src32_reg[4]/D
src32_reg[5]/D
src32_reg[6]/D
src32_reg[7]/D
src32_reg[8]/D
src32_reg[9]/D
src33_reg[0]/D
src33_reg[10]/D
src33_reg[11]/D
src33_reg[1]/D
src33_reg[2]/D
src33_reg[3]/D
src33_reg[4]/D
src33_reg[5]/D
src33_reg[6]/D
src33_reg[7]/D
src33_reg[8]/D
src33_reg[9]/D
src34_reg[0]/D
src34_reg[10]/D
src34_reg[11]/D
src34_reg[1]/D
src34_reg[2]/D
src34_reg[3]/D
src34_reg[4]/D
src34_reg[5]/D
src34_reg[6]/D
src34_reg[7]/D
src34_reg[8]/D
src34_reg[9]/D
src35_reg[0]/D
src35_reg[10]/D
src35_reg[11]/D
src35_reg[1]/D
src35_reg[2]/D
src35_reg[3]/D
src35_reg[4]/D
src35_reg[5]/D
src35_reg[6]/D
src35_reg[7]/D
src35_reg[8]/D
src35_reg[9]/D
src36_reg[0]/D
src36_reg[10]/D
src36_reg[11]/D
src36_reg[1]/D
src36_reg[2]/D
src36_reg[3]/D
src36_reg[4]/D
src36_reg[5]/D
src36_reg[6]/D
src36_reg[7]/D
src36_reg[8]/D
src36_reg[9]/D
src37_reg[0]/D
src37_reg[10]/D
src37_reg[11]/D
src37_reg[1]/D
src37_reg[2]/D
src37_reg[3]/D
src37_reg[4]/D
src37_reg[5]/D
src37_reg[6]/D
src37_reg[7]/D
src37_reg[8]/D
src37_reg[9]/D
src38_reg[0]/D
src38_reg[10]/D
src38_reg[11]/D
src38_reg[1]/D
src38_reg[2]/D
src38_reg[3]/D
src38_reg[4]/D
src38_reg[5]/D
src38_reg[6]/D
src38_reg[7]/D
src38_reg[8]/D
src38_reg[9]/D
src39_reg[0]/D
src39_reg[10]/D
src39_reg[11]/D
src39_reg[1]/D
src39_reg[2]/D
src39_reg[3]/D
src39_reg[4]/D
src39_reg[5]/D
src39_reg[6]/D
src39_reg[7]/D
src39_reg[8]/D
src39_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src40_reg[0]/D
src40_reg[10]/D
src40_reg[11]/D
src40_reg[1]/D
src40_reg[2]/D
src40_reg[3]/D
src40_reg[4]/D
src40_reg[5]/D
src40_reg[6]/D
src40_reg[7]/D
src40_reg[8]/D
src40_reg[9]/D
src41_reg[0]/D
src41_reg[10]/D
src41_reg[11]/D
src41_reg[1]/D
src41_reg[2]/D
src41_reg[3]/D
src41_reg[4]/D
src41_reg[5]/D
src41_reg[6]/D
src41_reg[7]/D
src41_reg[8]/D
src41_reg[9]/D
src42_reg[0]/D
src42_reg[10]/D
src42_reg[11]/D
src42_reg[1]/D
src42_reg[2]/D
src42_reg[3]/D
src42_reg[4]/D
src42_reg[5]/D
src42_reg[6]/D
src42_reg[7]/D
src42_reg[8]/D
src42_reg[9]/D
src43_reg[0]/D
src43_reg[10]/D
src43_reg[11]/D
src43_reg[1]/D
src43_reg[2]/D
src43_reg[3]/D
src43_reg[4]/D
src43_reg[5]/D
src43_reg[6]/D
src43_reg[7]/D
src43_reg[8]/D
src43_reg[9]/D
src44_reg[0]/D
src44_reg[10]/D
src44_reg[11]/D
src44_reg[1]/D
src44_reg[2]/D
src44_reg[3]/D
src44_reg[4]/D
src44_reg[5]/D
src44_reg[6]/D
src44_reg[7]/D
src44_reg[8]/D
src44_reg[9]/D
src45_reg[0]/D
src45_reg[10]/D
src45_reg[11]/D
src45_reg[1]/D
src45_reg[2]/D
src45_reg[3]/D
src45_reg[4]/D
src45_reg[5]/D
src45_reg[6]/D
src45_reg[7]/D
src45_reg[8]/D
src45_reg[9]/D
src46_reg[0]/D
src46_reg[10]/D
src46_reg[11]/D
src46_reg[1]/D
src46_reg[2]/D
src46_reg[3]/D
src46_reg[4]/D
src46_reg[5]/D
src46_reg[6]/D
src46_reg[7]/D
src46_reg[8]/D
src46_reg[9]/D
src47_reg[0]/D
src47_reg[10]/D
src47_reg[11]/D
src47_reg[1]/D
src47_reg[2]/D
src47_reg[3]/D
src47_reg[4]/D
src47_reg[5]/D
src47_reg[6]/D
src47_reg[7]/D
src47_reg[8]/D
src47_reg[9]/D
src48_reg[0]/D
src48_reg[10]/D
src48_reg[11]/D
src48_reg[1]/D
src48_reg[2]/D
src48_reg[3]/D
src48_reg[4]/D
src48_reg[5]/D
src48_reg[6]/D
src48_reg[7]/D
src48_reg[8]/D
src48_reg[9]/D
src49_reg[0]/D
src49_reg[10]/D
src49_reg[11]/D
src49_reg[1]/D
src49_reg[2]/D
src49_reg[3]/D
src49_reg[4]/D
src49_reg[5]/D
src49_reg[6]/D
src49_reg[7]/D
src49_reg[8]/D
src49_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src50_reg[0]/D
src50_reg[10]/D
src50_reg[11]/D
src50_reg[1]/D
src50_reg[2]/D
src50_reg[3]/D
src50_reg[4]/D
src50_reg[5]/D
src50_reg[6]/D
src50_reg[7]/D
src50_reg[8]/D
src50_reg[9]/D
src51_reg[0]/D
src51_reg[10]/D
src51_reg[11]/D
src51_reg[1]/D
src51_reg[2]/D
src51_reg[3]/D
src51_reg[4]/D
src51_reg[5]/D
src51_reg[6]/D
src51_reg[7]/D
src51_reg[8]/D
src51_reg[9]/D
src52_reg[0]/D
src52_reg[10]/D
src52_reg[11]/D
src52_reg[1]/D
src52_reg[2]/D
src52_reg[3]/D
src52_reg[4]/D
src52_reg[5]/D
src52_reg[6]/D
src52_reg[7]/D
src52_reg[8]/D
src52_reg[9]/D
src53_reg[0]/D
src53_reg[10]/D
src53_reg[11]/D
src53_reg[1]/D
src53_reg[2]/D
src53_reg[3]/D
src53_reg[4]/D
src53_reg[5]/D
src53_reg[6]/D
src53_reg[7]/D
src53_reg[8]/D
src53_reg[9]/D
src54_reg[0]/D
src54_reg[10]/D
src54_reg[11]/D
src54_reg[1]/D
src54_reg[2]/D
src54_reg[3]/D
src54_reg[4]/D
src54_reg[5]/D
src54_reg[6]/D
src54_reg[7]/D
src54_reg[8]/D
src54_reg[9]/D
src55_reg[0]/D
src55_reg[10]/D
src55_reg[11]/D
src55_reg[1]/D
src55_reg[2]/D
src55_reg[3]/D
src55_reg[4]/D
src55_reg[5]/D
src55_reg[6]/D
src55_reg[7]/D
src55_reg[8]/D
src55_reg[9]/D
src56_reg[0]/D
src56_reg[10]/D
src56_reg[11]/D
src56_reg[1]/D
src56_reg[2]/D
src56_reg[3]/D
src56_reg[4]/D
src56_reg[5]/D
src56_reg[6]/D
src56_reg[7]/D
src56_reg[8]/D
src56_reg[9]/D
src57_reg[0]/D
src57_reg[10]/D
src57_reg[11]/D
src57_reg[1]/D
src57_reg[2]/D
src57_reg[3]/D
src57_reg[4]/D
src57_reg[5]/D
src57_reg[6]/D
src57_reg[7]/D
src57_reg[8]/D
src57_reg[9]/D
src58_reg[0]/D
src58_reg[10]/D
src58_reg[11]/D
src58_reg[1]/D
src58_reg[2]/D
src58_reg[3]/D
src58_reg[4]/D
src58_reg[5]/D
src58_reg[6]/D
src58_reg[7]/D
src58_reg[8]/D
src58_reg[9]/D
src59_reg[0]/D
src59_reg[10]/D
src59_reg[11]/D
src59_reg[1]/D
src59_reg[2]/D
src59_reg[3]/D
src59_reg[4]/D
src59_reg[5]/D
src59_reg[6]/D
src59_reg[7]/D
src59_reg[8]/D
src59_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src60_reg[0]/D
src60_reg[10]/D
src60_reg[11]/D
src60_reg[1]/D
src60_reg[2]/D
src60_reg[3]/D
src60_reg[4]/D
src60_reg[5]/D
src60_reg[6]/D
src60_reg[7]/D
src60_reg[8]/D
src60_reg[9]/D
src61_reg[0]/D
src61_reg[10]/D
src61_reg[11]/D
src61_reg[1]/D
src61_reg[2]/D
src61_reg[3]/D
src61_reg[4]/D
src61_reg[5]/D
src61_reg[6]/D
src61_reg[7]/D
src61_reg[8]/D
src61_reg[9]/D
src62_reg[0]/D
src62_reg[10]/D
src62_reg[11]/D
src62_reg[1]/D
src62_reg[2]/D
src62_reg[3]/D
src62_reg[4]/D
src62_reg[5]/D
src62_reg[6]/D
src62_reg[7]/D
src62_reg[8]/D
src62_reg[9]/D
src63_reg[0]/D
src63_reg[10]/D
src63_reg[11]/D
src63_reg[1]/D
src63_reg[2]/D
src63_reg[3]/D
src63_reg[4]/D
src63_reg[5]/D
src63_reg[6]/D
src63_reg[7]/D
src63_reg[8]/D
src63_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (64)
-------------------------------
 There are 64 input ports with no input delay specified. (HIGH)

in_data0
in_data1
in_data10
in_data11
in_data12
in_data13
in_data14
in_data15
in_data16
in_data17
in_data18
in_data19
in_data2
in_data20
in_data21
in_data22
in_data23
in_data24
in_data25
in_data26
in_data27
in_data28
in_data29
in_data3
in_data30
in_data31
in_data32
in_data33
in_data34
in_data35
in_data36
in_data37
in_data38
in_data39
in_data4
in_data40
in_data41
in_data42
in_data43
in_data44
in_data45
in_data46
in_data47
in_data48
in_data49
in_data5
in_data50
in_data51
in_data52
in_data53
in_data54
in_data55
in_data56
in_data57
in_data58
in_data59
in_data6
in_data60
in_data61
in_data62
in_data63
in_data7
in_data8
in_data9

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

dst[0]
dst[10]
dst[11]
dst[12]
dst[13]
dst[14]
dst[15]
dst[16]
dst[17]
dst[1]
dst[2]
dst[3]
dst[4]
dst[5]
dst[6]
dst[7]
dst[8]
dst[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  786          inf        0.000                      0                  786           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           786 Endpoints
Min Delay           786 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.819ns  (logic 5.667ns (44.211%)  route 7.151ns (55.789%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.461 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/O[1]
                         net (fo=1, routed)           1.962    10.422    dst_OBUF[13]
    V17                                                               r  dst_OBUF[13]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.396    12.819 r  dst_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.819    dst[13]
    V17                                                               r  dst[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.790ns  (logic 5.752ns (44.972%)  route 7.038ns (55.028%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.320 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.320    compressor2_1_64_12/rowadder2_1inst/carryout[15]
    SLICE_X5Y89                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     8.550 r  compressor2_1_64_12/rowadder2_1inst/carry4_19_16/O[1]
                         net (fo=1, routed)           1.849    10.398    dst_OBUF[17]
    V16                                                               r  dst_OBUF[17]_inst/I
    V16                  OBUF (Prop_obuf_I_O)         2.392    12.790 r  dst_OBUF[17]_inst/O
                         net (fo=0)                   0.000    12.790    dst[17]
    V16                                                               r  dst[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.740ns  (logic 5.677ns (44.562%)  route 7.063ns (55.438%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     8.465 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/O[3]
                         net (fo=1, routed)           1.873    10.338    dst_OBUF[15]
    U18                                                               r  dst_OBUF[15]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.402    12.740 r  dst_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.740    dst[15]
    U18                                                               r  dst[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.734ns  (logic 5.687ns (44.662%)  route 7.047ns (55.338%))
  Logic Levels:           14  (CARRY4=7 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.320 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CO[3]
                         net (fo=1, routed)           0.000     8.320    compressor2_1_64_12/rowadder2_1inst/carryout[15]
    SLICE_X5Y89                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_19_16/CI
    SLICE_X5Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.479 r  compressor2_1_64_12/rowadder2_1inst/carry4_19_16/O[0]
                         net (fo=1, routed)           1.857    10.336    dst_OBUF[16]
    U17                                                               r  dst_OBUF[16]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.398    12.734 r  dst_OBUF[16]_inst/O
                         net (fo=0)                   0.000    12.734    dst[16]
    U17                                                               r  dst[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.697ns  (logic 5.516ns (43.446%)  route 7.180ns (56.554%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     8.288 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/O[3]
                         net (fo=1, routed)           1.991    10.278    dst_OBUF[11]
    U11                                                               r  dst_OBUF[11]_inst/I
    U11                  OBUF (Prop_obuf_I_O)         2.418    12.697 r  dst_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.697    dst[11]
    U11                                                               r  dst[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.682ns  (logic 5.604ns (44.189%)  route 7.078ns (55.811%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.390 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/O[0]
                         net (fo=1, routed)           1.888    10.278    dst_OBUF[12]
    T11                                                               r  dst_OBUF[12]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.404    12.682 r  dst_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.682    dst[12]
    T11                                                               r  dst[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 5.627ns (44.375%)  route 7.053ns (55.625%))
  Logic Levels:           13  (CARRY4=6 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     8.231 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/CO[3]
                         net (fo=1, routed)           0.000     8.231    compressor2_1_64_12/rowadder2_1inst/carryout[11]
    SLICE_X5Y88                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/CI
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     8.412 r  compressor2_1_64_12/rowadder2_1inst/carry4_15_12/O[2]
                         net (fo=1, routed)           1.863    10.275    dst_OBUF[14]
    U16                                                               r  dst_OBUF[14]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.405    12.680 r  dst_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.680    dst[14]
    U16                                                               r  dst[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.562ns  (logic 5.364ns (42.698%)  route 7.198ns (57.302%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     8.139 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/O[1]
                         net (fo=1, routed)           2.009    10.147    dst_OBUF[9]
    V12                                                               r  dst_OBUF[9]_inst/I
    V12                  OBUF (Prop_obuf_I_O)         2.415    12.562 r  dst_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.562    dst[9]
    V12                                                               r  dst[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.462ns  (logic 5.255ns (42.169%)  route 7.207ns (57.831%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     8.023 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/O[0]
                         net (fo=1, routed)           2.017    10.040    dst_OBUF[8]
    V10                                                               r  dst_OBUF[8]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.422    12.462 r  dst_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.462    dst[8]
    V10                                                               r  dst[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src8_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.446ns  (logic 5.481ns (44.034%)  route 6.966ns (55.966%))
  Logic Levels:           12  (CARRY4=5 FDRE=1 LUT2=2 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y116         FDRE                         0.000     0.000 r  src8_reg[0]/C
    SLICE_X0Y116         FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src8_reg[0]/Q
                         net (fo=7, routed)           1.836     2.177    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/I1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/I1
    SLICE_X0Y94          LUT6 (Prop_lut6_I1_O)        0.097     2.274 r  compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1/LUT6/O
                         net (fo=1, routed)           0.000     2.274    compressor2_1_64_12/compressor_inst/gpc1/lut6_2_inst1_n_1
    SLICE_X0Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/S[2]
    SLICE_X0Y94          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     2.575 r  compressor2_1_64_12/compressor_inst/gpc1/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.684     3.259    compressor2_1_64_12/compressor_inst/gpc69/src3[0]
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/I0
    SLICE_X0Y93          LUT2 (Prop_lut2_I0_O)        0.097     3.356 r  compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3/O
                         net (fo=1, routed)           0.000     3.356    compressor2_1_64_12/compressor_inst/gpc69/lut2_prop3_n_0
    SLICE_X0Y93                                                       r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/S[3]
    SLICE_X0Y93          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     3.655 r  compressor2_1_64_12/compressor_inst/gpc69/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.854     4.509    compressor2_1_64_12/compressor_inst/gpc102/dst[0]
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/I3
    SLICE_X4Y96          LUT4 (Prop_lut4_I3_O)        0.097     4.606 r  compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.606    compressor2_1_64_12/compressor_inst/gpc102/lut4_prop1_n_0
    SLICE_X4Y96                                                       r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/S[1]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     5.083 r  compressor2_1_64_12/compressor_inst/gpc102/carry4_inst0/O[3]
                         net (fo=2, routed)           0.886     5.969    compressor2_1_64_12/compressor_inst/gpc135/lut6_2_inst3_2[0]
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/I3
    SLICE_X6Y94          LUT4 (Prop_lut4_I3_O)        0.234     6.203 r  compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1/O
                         net (fo=1, routed)           0.000     6.203    compressor2_1_64_12/compressor_inst/gpc135/lut4_prop1_n_0
    SLICE_X6Y94                                                       r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/S[1]
    SLICE_X6Y94          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.481     6.684 r  compressor2_1_64_12/compressor_inst/gpc135/carry4_inst0/O[3]
                         net (fo=2, routed)           0.930     7.614    compressor2_1_64_12/rowadder2_1inst/src0[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/I0
    SLICE_X5Y87          LUT2 (Prop_lut2_I0_O)        0.222     7.836 r  compressor2_1_64_12/rowadder2_1inst/lut_8_prop/O
                         net (fo=1, routed)           0.000     7.836    compressor2_1_64_12/rowadder2_1inst/prop[8]
    SLICE_X5Y87                                                       r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/S[0]
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.407     8.243 r  compressor2_1_64_12/rowadder2_1inst/carry4_11_8/O[2]
                         net (fo=1, routed)           1.776    10.019    dst_OBUF[10]
    U12                                                               r  dst_OBUF[10]_inst/I
    U12                  OBUF (Prop_obuf_I_O)         2.428    12.446 r  dst_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.446    dst[10]
    U12                                                               r  dst[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src48_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src48_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.225ns  (logic 0.164ns (72.819%)  route 0.061ns (27.181%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE                         0.000     0.000 r  src48_reg[10]/C
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src48_reg[10]/Q
                         net (fo=3, routed)           0.061     0.225    src48[10]
    SLICE_X13Y81         FDRE                                         r  src48_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src43_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src43_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.148ns (65.174%)  route 0.079ns (34.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  src43_reg[10]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src43_reg[10]/Q
                         net (fo=5, routed)           0.079     0.227    src43[10]
    SLICE_X11Y82         FDRE                                         r  src43_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src15_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src15_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.964%)  route 0.105ns (45.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  src15_reg[9]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src15_reg[9]/Q
                         net (fo=5, routed)           0.105     0.233    src15[9]
    SLICE_X7Y85          FDRE                                         r  src15_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src50_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src50_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.881%)  route 0.105ns (45.119%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE                         0.000     0.000 r  src50_reg[10]/C
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src50_reg[10]/Q
                         net (fo=3, routed)           0.105     0.233    src50[10]
    SLICE_X15Y81         FDRE                                         r  src50_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.128ns (53.506%)  route 0.111ns (46.494%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  src3_reg[2]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[2]/Q
                         net (fo=2, routed)           0.111     0.239    src3[2]
    SLICE_X3Y95          FDRE                                         r  src3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.850%)  route 0.114ns (47.150%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  src9_reg[9]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src9_reg[9]/Q
                         net (fo=5, routed)           0.114     0.242    src9[9]
    SLICE_X7Y85          FDRE                                         r  src9_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src61_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src61_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.128ns (52.330%)  route 0.117ns (47.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDRE                         0.000     0.000 r  src61_reg[3]/C
    SLICE_X11Y93         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src61_reg[3]/Q
                         net (fo=5, routed)           0.117     0.245    src61[3]
    SLICE_X11Y92         FDRE                                         r  src61_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src58_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src58_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.128ns (51.964%)  route 0.118ns (48.036%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y81         FDRE                         0.000     0.000 r  src58_reg[9]/C
    SLICE_X15Y81         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src58_reg[9]/Q
                         net (fo=2, routed)           0.118     0.246    src58[9]
    SLICE_X15Y82         FDRE                                         r  src58_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.584%)  route 0.120ns (48.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  src4_reg[10]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src4_reg[10]/Q
                         net (fo=5, routed)           0.120     0.248    src4[10]
    SLICE_X5Y86          FDRE                                         r  src4_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src22_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src22_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.128ns (51.453%)  route 0.121ns (48.547%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y90         FDRE                         0.000     0.000 r  src22_reg[7]/C
    SLICE_X13Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src22_reg[7]/Q
                         net (fo=5, routed)           0.121     0.249    src22[7]
    SLICE_X12Y89         FDRE                                         r  src22_reg[8]/D
  -------------------------------------------------------------------    -------------------





