
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.16

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     2    2.16    0.01    0.07    0.07 ^ rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X2)
                                         _0004_ (net)
                  0.01    0.00    0.07 ^ _0854_/B (MUX2_X1)
     1    1.48    0.01    0.04    0.11 ^ _0854_/Z (MUX2_X1)
                                         _0149_ (net)
                  0.01    0.00    0.11 ^ rd_ptr[0]$_DFFE_PP_/D (DFF_X2)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X2)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.60    0.01    0.11    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.12 ^ _1100_/A (HA_X1)
     1    2.21    0.01    0.03    0.15 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.15 ^ _0633_/A (INV_X1)
     2    4.77    0.01    0.01    0.16 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.16 v _1091_/CI (FA_X1)
     2   20.64    0.03    0.12    0.28 v _1091_/S (FA_X1)
                                         net4 (net)
                  0.03    0.00    0.28 v _0649_/A (CLKBUF_X2)
     5   11.08    0.02    0.05    0.33 v _0649_/Z (CLKBUF_X2)
                                         _0174_ (net)
                  0.02    0.00    0.33 v _0652_/A3 (OR4_X1)
     1    1.91    0.02    0.11    0.45 v _0652_/ZN (OR4_X1)
                                         _0177_ (net)
                  0.02    0.00    0.45 v _0653_/B (MUX2_X2)
     2   13.62    0.02    0.07    0.52 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.02    0.00    0.52 v _0654_/A (BUF_X8)
    10   56.21    0.01    0.04    0.55 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.56 v _0655_/A2 (NOR2_X4)
     1   22.93    0.03    0.05    0.60 ^ _0655_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.01    0.61 ^ output9/A (BUF_X1)
     1    0.16    0.01    0.02    0.64 ^ output9/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.64 ^ full (out)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.60    0.01    0.11    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.12 ^ _1100_/A (HA_X1)
     1    2.21    0.01    0.03    0.15 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.15 ^ _0633_/A (INV_X1)
     2    4.77    0.01    0.01    0.16 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.16 v _1091_/CI (FA_X1)
     2   20.64    0.03    0.12    0.28 v _1091_/S (FA_X1)
                                         net4 (net)
                  0.03    0.00    0.28 v _0649_/A (CLKBUF_X2)
     5   11.08    0.02    0.05    0.33 v _0649_/Z (CLKBUF_X2)
                                         _0174_ (net)
                  0.02    0.00    0.33 v _0652_/A3 (OR4_X1)
     1    1.91    0.02    0.11    0.45 v _0652_/ZN (OR4_X1)
                                         _0177_ (net)
                  0.02    0.00    0.45 v _0653_/B (MUX2_X2)
     2   13.62    0.02    0.07    0.52 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.02    0.00    0.52 v _0654_/A (BUF_X8)
    10   56.21    0.01    0.04    0.55 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.56 v _0655_/A2 (NOR2_X4)
     1   22.93    0.03    0.05    0.60 ^ _0655_/ZN (NOR2_X4)
                                         net9 (net)
                  0.03    0.01    0.61 ^ output9/A (BUF_X1)
     1    0.16    0.01    0.02    0.64 ^ output9/Z (BUF_X1)
                                         full (net)
                  0.01    0.00    0.64 ^ full (out)
                                  0.64   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.64   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.13168583810329437

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6633

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
8.553488731384277

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8169

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[7][3]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.11    0.11 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.03    0.15 ^ _1100_/CO (HA_X1)
   0.01    0.16 v _0633_/ZN (INV_X1)
   0.12    0.28 v _1091_/S (FA_X1)
   0.05    0.33 v _0649_/Z (CLKBUF_X2)
   0.11    0.45 v _0652_/ZN (OR4_X1)
   0.07    0.52 v _0653_/Z (MUX2_X2)
   0.04    0.55 v _0654_/Z (BUF_X8)
   0.05    0.60 ^ _0817_/ZN (OAI21_X4)
   0.07    0.67 v _0821_/Z (MUX2_X1)
   0.00    0.67 v mem[7][3]$_DFFE_PP_/D (DFF_X1)
           0.67   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ mem[7][3]$_DFFE_PP_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.67   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.07    0.07 ^ rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X2)
   0.04    0.11 ^ _0854_/Z (MUX2_X1)
   0.00    0.11 ^ rd_ptr[0]$_DFFE_PP_/D (DFF_X2)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X2)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.6369

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.1631

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
25.608416

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.60e-03   2.50e-04   1.27e-05   1.86e-03  44.6%
Combinational          1.10e-03   1.19e-03   1.78e-05   2.30e-03  55.4%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.69e-03   1.44e-03   3.05e-05   4.16e-03 100.0%
                          64.6%      34.6%       0.7%
