Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 20 13:26:30 2023
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7k325t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   791 |
|    Minimum number of control sets                        |   791 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2060 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   791 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |    39 |
| >= 8 to < 10       |   101 |
| >= 10 to < 12      |    16 |
| >= 12 to < 14      |    42 |
| >= 14 to < 16      |    17 |
| >= 16              |   349 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           51731 |        12964 |
| No           | No                    | Yes                    |            4047 |         1342 |
| No           | Yes                   | No                     |            4393 |         1273 |
| Yes          | No                    | No                     |            2776 |          595 |
| Yes          | No                    | Yes                    |           13981 |         2973 |
| Yes          | Yes                   | No                     |            7308 |         2011 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                                           Clock Signal                                                                           |                                                                                                                  Enable Signal                                                                                                                  |                                                                                                                                  Set/Reset Signal                                                                                                                                  | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_4/I66                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_3/I65                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_sync_chain_0                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[40][11]_i_1_n_0                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[24][11]_i_1_n_0                                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_2/I64                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_0/I62                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/o_SPI_MOSI_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/CS_n_reg                                                                                                                                                           | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/CS_n_reg                                                                                                                                                           | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_5/I67                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/o_SPI_MOSI_i_1__0_n_0                                                                                                                                              | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_1/I63                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                         |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/comparator_inst_6/I68                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn_oos_count                                                                                                                                                                          |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              1 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                    |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                    |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                    |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                    |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_core_preset                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                2 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/up_core_preset                                                                                                                                                                                                              |                1 |              3 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              3 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                   | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/TX_DV_reg_reg_n_0                                                                                                                                                                  | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_3[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/TX_DV_reg_reg[0]                                                                                                                                                   | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_sync0                                                                                                                                                                                         | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                2 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/TX_DV_reg_reg_n_0                                                                                                                                                                  | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                                     | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                2 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id                                                                                                                                                                    | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/sync_reset_out_reg[0]                                                                                                                               |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/CLK_AXI/AXI_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                    |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0          |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/E[0]                                                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/reset_in                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0              |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_sync0                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_8[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_8[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[1][3]_i_1_n_0                                                                                                | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                        | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                        | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[3][3]_i_1_n_0                                                                                                | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_sync0                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9364/divclk_64_rst1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/id0                                                                                                                                                    | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[2][3]_i_1_n_0                                                                                                | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_8[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_wr                                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                2 |              4 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_sync_src_request_id/E[0]                                                                                                                                                      | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_dac_par_type0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_pat_count                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                2 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[3]_1[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/mem[0][3]_i_1_n_0                                                                                                | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_sync0                                                                                                                                                                         | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/id0                                                                                                                                            | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/TX_DV_reg_reg[0]                                                                                                                                                   | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              4 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0               |                2 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              4 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                             | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                                    | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/m_axis_raddr_reg[0]                                                                                                                             |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/p_0_in0                                                                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[4]_i_1_n_0                                                                                                                                                                         |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                4 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_ready                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                         | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]                                                                                                                                                  | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0__8                                                                                                                                                                          |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wcount[4]_i_1_n_0                                                                                                                                                                   | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                   | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[28]_i_1_n_0                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_2__1_n_0                                                                                                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/state[0]_i_1__2_n_0                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_2_n_0                                                                                                                    | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/state[0]_i_1__0_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[4]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[3]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_valid_int_reg_0                                                                                                                                                                                                     |                3 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[2]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[1]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[5]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_0[6]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/p_1_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/p_1_in                                                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              5 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                       |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/p_1_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr[4]_i_1_n_0                                                                                                                                                                                   | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_load                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/reset_gen[1].reset_sync_reg[0][0]                                                                                                                                                      |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_raddr_sync/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[1]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_2__0_n_0                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/state[0]_i_1__1_n_0                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[2]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[4]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/dac_valid_i0                                                                                                                                                                                                  | design_1_i/AD9364/dac_fifo_ad9364_0/inst/dout_raddr[4]_i_1_n_0                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/SR[0]                                                                                                                  |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.delay_tap[4]_i_1_n_0                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                2 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count[4]_i_1_n_0                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                3 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.min_value_0[4]_i_1_n_0                                                                       | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_0                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_min_value_1                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_max_value_1                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[5]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[2][4]_i_1_n_0                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[3][4]_i_1_n_0                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[0][4]_i_1_n_0                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/mem[1][4]_i_1_n_0                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/p_1_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_0[3]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_0[6]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rcount[4]_i_1_n_0                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/mqc_t_0/inst/addr[4]_i_1_n_0                                                                                                                                                                                                         | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/r_SPI_Clk_Edges[4]_i_1_n_0                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/r_SPI_Clk_Edges[4]_i_1__0_n_0                                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[28][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[26][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[34][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                                                                                                                          |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      |                                                                                                                                                                                                                                                 | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/max_addr_0                                                                                                                                                     | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                3 |              6 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/id0                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9364/divclk_64_rst1/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | design_1_i/AD9364/divclk_64_rst1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/CLK_AXI/AXI_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                  | design_1_i/CLK_AXI/AXI_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/state[5]_i_1__0_n_0                                                                                                     | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                1 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/dac_sync_count[5]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/seq_cnt_en                                                                                                                                                                                    | design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/r_SPI_Clk_Count[5]_i_1__0_n_0                                                                                                                                      | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              6 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/din_enable[0]_i_1_n_0                                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/r_SPI_Clk_Count[5]_i_1_n_0                                                                                                                                         | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              6 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_2_n_0                                                                                                                             | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/measured_burst_length[6]_i_1_n_0                                                                                                                                                                |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_dfmt_se0_5                                                                                                                                                                                    | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                             |                                                                                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                             |                                                                                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                                   |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_9                                                                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                         | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_11                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                3 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                 |                1 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_adc_dfmt_se0_10                                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                4 |              7 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_adc_dfmt_se0                                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              7 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/next_state                                                                                                                     | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                                                  | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                3 |              8 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/do_reset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                       | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                       | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                           | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                          | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_4[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/RESET_FLOPS[15].RST_FLOPS                                                                                          |                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                      | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                  | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                  | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                  | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                  | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                   | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                  |                                                                                                                                                                                                                                                                                    |                3 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                 | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                        | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[16]                                                                                                                                                                | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                      | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_0/cnt_peak[7]_i_1_n_0                                                                                                                            | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_0/time_over_carry__0_n_0                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/cnt_peak[7]_i_1__0_n_0                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/time_over_carry__0_n_0                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                1 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |              8 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                         |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[4]_i_1_n_0                                                                                                                               |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/i_sync_status_src/E[0]                                                                                                                                                        | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                           |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_response_handler/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/sync_cell_master.axi_chip2chip_sync_cell_inst/sync_flop_2_reg[2]_0                                                                                                |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_1_in[2]                                                                                                                                                                                   | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |              9 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                    |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/p_1_in                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                             | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/i_dest_response_fifo/E[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                4 |              9 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                3 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk                                                                                                                    |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                  |                3 |             10 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rdata_d[29]_i_1_n_0                                                                                                                                                                                                                  |                2 |             10 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/E[0]                                                                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/SR[0]                                                                                                                                                                                  |                2 |             11 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/w_addr_axi[10]_i_1_n_0                                                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                4 |             11 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/mqc_t_0/inst/datac_i                                                                                                                                                                                                                 | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |                4 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                2 |             11 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.state[11]_i_1_n_0                                                                            | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                6 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                6 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                7 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_2[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/up_xfer_data[75]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |             12 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                4 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/spi_master_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                           |                                                                                                                                                                                                                                                                                    |                2 |             12 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/max_lvl[11]_i_1_n_0                                                                                                                                            | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_0/E[0]                                                                                                                                           | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                6 |             12 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                3 |             12 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/SR[0]                                                                                                                                                                                          |                4 |             12 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[1].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                4 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                          | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                 |                7 |             12 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/Q[0]                                                                                                                                                                                                             |                5 |             13 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_0[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                8 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_2[0]                                                                                                                                                                                                |                6 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/p_1_in_0                                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[5]_0[0]                                                                                                                                                                                                |                8 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_1[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/SR[0]                                                                                                                                                                                                                   |                3 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[5]_0[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                                |                6 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                                    |                2 |             15 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_reset_manager/reset_gen[2].reset_sync_reg[0]_0[0]                                                                                                                                                                              |                4 |             15 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[1]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[28]_i_1_n_0                                                                                             | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/calib_intr_gen.tx_ch0_data[19]_i_1_n_0                                                                                                                                |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                           | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                5 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/p_1_in[8]                                                                                                                                                                 | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |                7 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[36]_0                                                                                                                                                                                                  |                4 |             16 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                  |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_info_write                                                                                                                                       |                                                                                                                                                                                                                                                                                    |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_count0                                                                                                                                                                                       |                4 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                               |                6 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0[0]                                                                                                                           | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |                6 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                  | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                5 |             16 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[12]_0                                                                                                                                                                                                                  |                2 |             16 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                   | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |                7 |             17 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/burst_count[16]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                3 |             17 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                           |                6 |             17 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/ocorr_mlvl[11]_i_1_n_0                                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                6 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[31]                                                                                                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                3 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                |                4 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/next_ch0_data_out[17]                                                                                                   | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                3 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                5 |             18 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/p_1_in_0                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                4 |             19 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             19 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/cnt_time_sop[18]_i_1_n_0                                                                                                                                       | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                3 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             19 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             19 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/p_1_in_0                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             19 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             19 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                            |                5 |             19 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/p_1_in_0                                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                4 |             19 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                4 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                   |                                                                                                                                                                                                                                                                                    |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                   |                                                                                                                                                                                                                                                                                    |                4 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en          | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/ctrl_enable_reg                                                                                                                                                            |                5 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__8_n_0                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                3 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_xfer_toggle_i_1__6_n_0                                                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                4 |             20 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                 |               10 |             21 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                6 |             22 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_tx_tdm_inst/state[3]_i_1__1_n_0                                                                                                      | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.reset_sync_lite_slv/lite_sync_reset                                                                                                                                                                                      |                6 |             23 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                                                                                                                              |                7 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_i1                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_0/sel                                                                                                                                            | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                6 |             24 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry     | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                     |                7 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/cnt_time[0]_i_1__0_n_0                                                                                                                         | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/val_sop_reg_1                                                                                                                                                  | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |                6 |             24 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                9 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/SR[0]                                                                                                                                                       |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_i1                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_response_manager/p_7_in                                                                                                                                                       | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length[23]_i_1_n_0                                                                                                                                                                           |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/p_0_in[1]                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/rx_frame_reg[0]                                                                                                                                                                                              |                6 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/p_0_in[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                6 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                                | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pn_seq                                                                                                                                                                                | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                4 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i0                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i1                                                                                                                                                                                  | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                3 |             24 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/dac_pn_seq                                                                                                                                                                | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                5 |             24 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/dac_valid_i0                                                                                                                                                                                                  | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             25 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_dev_if/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                7 |             26 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/E[0]                                                                                                                                                                                                     | design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_data_sync                                                                                                                                                                                                                               |                4 |             26 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/m_mem_read                                                                                                                              |                                                                                                                                                                                                                                                                                    |                5 |             26 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                6 |             27 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry      | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                      |                7 |             27 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                6 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                6 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |               10 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                6 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/cdc_sync_stage2_reg[0]_0[0]                                                                                                                        |                                                                                                                                                                                                                                                                                    |               10 |             28 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/E[0]                                                                                                                                               |                                                                                                                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                7 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wreq_int_reg_0[0]                                                                                                                                                                   | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                8 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                4 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/address[27]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                                    |                8 |             28 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_s                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |                5 |             28 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                                    | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                7 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                 |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__0_n_0                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                7 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__1_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1__2_n_0                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/up_xfer_data[35]_i_1_n_0                                                                                                                    | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                5 |             29 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[8]_2[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               11 |             31 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                            |               10 |             31 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_4[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[5]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[0]_6[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[9]_1[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                              |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/awch_reg_slice_inst/storage_data1                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/arch_reg_slice_inst/storage_data1                                                                                                                       |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_rack_d                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_rack_d                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/p_0_in__0                                                                                                                                                                                                                      |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/E[0]                                                                                                                    |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch1_valid_out_reg_0[0]                                                                                                  |                                                                                                                                                                                                                                                                                    |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                           | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_3[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_4[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               13 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                     | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               16 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               16 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               19 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               21 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               20 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               23 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               21 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               20 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               12 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               17 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               16 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               24 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               16 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               19 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               22 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                  | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               20 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               17 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               19 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               22 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                                                                | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                             |               18 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                           | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                       |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                   | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_rack_d                                                                                                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                     | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |               20 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                    | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[1]                                                                                                                                                                            |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_7[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                9 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_3[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[2]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rack_d                                                                                                                                                                              | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                              |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_5[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_rreq                                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[1]_2[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[0]_1[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_waddr_int_reg[3]_0[0]                                                                                                                                                             | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/up_wreq_int_reg_2[0]                                                                                                                                                                   | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_count_capture_s                                                                                                                                                           | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/up_d_count[31]_i_1_n_0                                                                                                                                                                                          |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                                      | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_count_capture_s                                                                                                                                                           | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/up_d_count[31]_i_1__0_n_0                                                                                                                                                                                       |                6 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/up_timer[0]_i_1__0_n_0                                                                                                                                                                   | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                8 |             32 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]          |                                                                                                                                                                                                                                                                                    |                4 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               11 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               12 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_rack_d                                                                                                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_axi_rdata_int[31]_i_1_n_0                                                                                                                                                                                                            |                5 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[4]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                7 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_raddr_int_reg[9]_0[0]                                                                                                                                                                                                                |               10 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/up_timer[0]_i_1_n_0                                                                                                                                                      | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/up_waddr_int_reg[2]_0[0]                                                                                                                                                                             | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                6 |             32 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/mqc_t_0/inst/dt[31]_i_1_n_0                                                                                                                                                                                                          | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |               15 |             32 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                      | design_1_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                 |               13 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_3/SR[0]                                                                                                                                                                                                                            |               10 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s__0                                                                                                                                                                              |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_4/SR[0]                                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_6/SR[0]                                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                       |               10 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/CLK_AXI/FPGA_reset/inst/p_0_in                                                                                                                                                                                                                                          |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s__0                                                                                                                                                                              |                9 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_clock_mon/d_count_reset_s__0                                                                                                                                                                              |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_2/SR[0]                                                                                                                                                                                                                            |                9 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_0/SR[0]                                                                                                                                                                                                                            |               15 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_1/SR[0]                                                                                                                                                                                                                            |               11 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/sync_inst_5/SR[0]                                                                                                                                                                                                                            |               15 |             33 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                 |               12 |             33 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_reset_s                                                                                                                                                                                 |                9 |             33 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel0                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |               17 |             34 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.next_data_stage_sel1                                                                         | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |               14 |             34 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                          |                                                                                                                                                                                                                                                                                    |                7 |             35 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/wch_reg_slice_inst/storage_data1                                                                                                                        |                                                                                                                                                                                                                                                                                    |               11 |             36 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_decoder_inst/ch2_valid_out_reg_0[0]                                                                                                  |                                                                                                                                                                                                                                                                                    |               11 |             36 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/i_address_sync/s_mem_write                                                                                                                             |                                                                                                                                                                                                                                                                                    |                5 |             40 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/p_5_in                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |                8 |             41 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Control_from_SOM_0/inst/Control_from_SOM_v1_0_S00_AXI_inst/SR[0]                                                                                                                                                                                                        |               13 |             43 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |                9 |             45 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_up_axi/p_5_in                                                                                                                                                                                               | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |                7 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_up_axi/p_5_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |               10 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_up_axi/p_5_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                9 |             46 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_up_axi/p_5_in                                                                                                                                                                               | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |                8 |             46 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               11 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0[0]                                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               11 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                7 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                6 |             48 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                        |               17 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                8 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               12 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               10 |             48 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                                |                                                                                                                                                                                                                                                                                    |               11 |             48 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_valid_s                                                                                                                                                |                                                                                                                                                                                                                                                                                    |                9 |             48 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_up_axi/SR[0]                                                                                                                                                                                                                     |               18 |             50 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               14 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/E[0]                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |               10 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/E[0]                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                9 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |                9 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               17 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/E[0]                                                                                                                                                                                     | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_data_sync                                                                                                                                                                                                               |                8 |             52 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               12 |             53 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               12 |             53 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               11 |             53 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_valid_i0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                    |               14 |             64 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                                    |               15 |             72 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            | design_1_i/AD9364/axi_ad9364/inst/i_tx/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               13 |             72 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/Current_turning_off_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                    |               29 |             73 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.tx_reset_sync_inst/reset_in                                                                                                                                                    |               30 |             84 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/SPI_MOD/axi_spi/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                               |               23 |             86 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               14 |             96 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               16 |             96 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_valid_reg_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                    |               22 |             96 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               25 |            105 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               25 |            108 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               20 |            108 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_0                                                                                                                                                                                    |               27 |            111 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      |                                                                                                                                                                                                                                                 | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_detect_sub/sync_stat_sub_1/slv_reg0_reg[0]                                                                                                                                                                   |               30 |            128 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 | design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/AR[0]                                                                                                                                                       |               38 |            142 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               30 |            144 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               32 |            144 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                    |               20 |            144 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                    |               34 |            153 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch1_reg_reg[0]_0[0]                                                                                                                                                      | design_1_i/Current_turning_off_0/inst/delay_ms_inst_5/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               30 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch2_reg_reg[0]_0[0]                                                                                                                                                      | design_1_i/Current_turning_off_0/inst/delay_ms_inst_4/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               28 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/E[0]                                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               35 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_valid_ch0_reg_reg[0]_0[0]                                                                                                                                                      | design_1_i/Current_turning_off_0/inst/delay_ms_inst_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               32 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/adc_valid_ch2_reg_reg[0]_0[0]                                                                                                                                                      | design_1_i/Current_turning_off_0/inst/delay_ms_inst_3/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               37 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_1/adc_valid_ch3_reg_reg[0]_0[0]                                                                                                                                                      | design_1_i/Current_turning_off_0/inst/delay_ms_inst_6/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               34 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               | design_1_i/Current_turning_off_0/inst/adc_reading_fsm_inst_0/E[0]                                                                                                                                                                               | design_1_i/Current_turning_off_0/inst/delay_ms_inst_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               37 |            192 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_2/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_3/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_4/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_5/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_6/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/Current_turning_off_0/inst/delay_ms_inst_0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                       |               59 |            202 |
|  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk                                                                                                            |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               61 |            208 |
|  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/CLK |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               99 |            332 |
|  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               99 |            341 |
|  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |               69 |            341 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                            |               87 |            387 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/mqc_t_0/inst/datac[17]_i_1_n_0                                                                                                                                                                                                       | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |              159 |            423 |
|  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72                                                                                                | design_1_i/mqc_t_0/inst/buff_r_addr[0]_i_1_n_0                                                                                                                                                                                                  | design_1_i/mqc_t_0/inst/isync_cpack_rg_i_1_n_0                                                                                                                                                                                                                                     |              127 |            444 |
|  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk                                                                                            |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |              109 |            445 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |              115 |            534 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |              146 |            534 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 | design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                            |              141 |            538 |
|  design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk                                                                                                               |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |              225 |            852 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/pss_init_reg_n_0                                                                                                                                                               | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                   |              518 |           2048 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      |                                                                                                                                                                                                                                                 | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                   |              852 |           2068 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ena_corr                                                                                                                                                           | design_1_i/IP_sync_0/inst/IP_sync_v1_0_S00_AXI_inst/sync_pss_sub/sync_sign_1/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                   |             1730 |           9210 |
|  design_1_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1                                                                                                      |                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                    |            12277 |          49108 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


