This is for the result of the virtual link simulation example in paper Formal 
Timing Analysis of Full Duplex Switched Based Ethernet Network Architectures.

