# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do q_5_25_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/q_5_25 {C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:20 on Oct 18,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/q_5_25" C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25.v 
# -- Compiling module q_5_25
# 
# Top level modules:
# 	q_5_25
# End time: 14:29:20 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:29:31 on Oct 18,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v 
# -- Compiling module q_5_25_tb
# 
# Top level modules:
# 	q_5_25_tb
# End time: 14:29:31 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:00 on Oct 18,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v 
# -- Compiling module q_5_25_tb
# 
# Top level modules:
# 	q_5_25_tb
# End time: 14:30:00 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.q_5_25_tb
# vsim work.q_5_25_tb 
# Start time: 14:30:03 on Oct 18,2019
# Loading work.q_5_25_tb
# Loading work.q_5_25
add wave -position insertpoint  \
sim:/q_5_25_tb/rstn \
sim:/q_5_25_tb/clk \
sim:/q_5_25_tb/sel \
sim:/q_5_25_tb/D \
sim:/q_5_25_tb/Q
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v(33)
#    Time: 0 ps  Iteration: 0  Instance: /q_5_25_tb
# 1
# Break in Module q_5_25_tb at C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v line 33
vlog -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:30:53 on Oct 18,2019
# vlog -reportprogress 300 -O0 -work work C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v 
# -- Compiling module q_5_25_tb
# 
# Top level modules:
# 	q_5_25_tb
# End time: 14:30:53 on Oct 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.q_5_25_tb
run
# ** Note: $finish    : C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v(36)
#    Time: 200 ps  Iteration: 0  Instance: /q_5_25_tb
# 1
# Break in Module q_5_25_tb at C:/Users/home/Documents/Fpga_proj/q_5_25/q_5_25_tb.v line 36
# End time: 14:31:59 on Oct 18,2019, Elapsed time: 0:01:56
# Errors: 0, Warnings: 0
