
VESC_Drive_System.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060b8  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000050  08006290  08006290  00007290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062e0  080062e0  0000800c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080062e0  080062e0  000072e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062e8  080062e8  0000800c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062e8  080062e8  000072e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062ec  080062ec  000072ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080062f0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000057c  2000000c  080062fc  0000800c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000588  080062fc  00008588  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000800c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016a6b  00000000  00000000  0000803c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a7a  00000000  00000000  0001eaa7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001338  00000000  00000000  00021528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f04  00000000  00000000  00022860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f3e4  00000000  00000000  00023764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015b96  00000000  00000000  00042b48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cf1b6  00000000  00000000  000586de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00127894  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005258  00000000  00000000  001278d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0012cb30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08006278 	.word	0x08006278

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08006278 	.word	0x08006278

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <GNSS_PVTmsgSync>:


extern UART_HandleTypeDef huart5;

uint8_t GNSS_PVTmsgSync(uint8_t *gnss_rxBuff)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	static uint8_t sync_status = 0;
	if (sync_status == 0) {
 800054c:	4b27      	ldr	r3, [pc, #156]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d115      	bne.n	8000580 <GNSS_PVTmsgSync+0x3c>
		if (gnss_rxBuff[0] == 181) {
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	2bb5      	cmp	r3, #181	@ 0xb5
 800055a:	d10b      	bne.n	8000574 <GNSS_PVTmsgSync+0x30>
			sync_status = 1;
 800055c:	4b23      	ldr	r3, [pc, #140]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 800055e:	2201      	movs	r2, #1
 8000560:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart5, gnss_rxBuff + 1, 1);
 8000562:	687b      	ldr	r3, [r7, #4]
 8000564:	3301      	adds	r3, #1
 8000566:	2201      	movs	r2, #1
 8000568:	4619      	mov	r1, r3
 800056a:	4821      	ldr	r0, [pc, #132]	@ (80005f0 <GNSS_PVTmsgSync+0xac>)
 800056c:	f004 fde2 	bl	8005134 <HAL_UART_Receive_DMA>
			return 0;
 8000570:	2300      	movs	r3, #0
 8000572:	e037      	b.n	80005e4 <GNSS_PVTmsgSync+0xa0>
		}
		HAL_UART_Receive_DMA(&huart5, gnss_rxBuff, 1);
 8000574:	2201      	movs	r2, #1
 8000576:	6879      	ldr	r1, [r7, #4]
 8000578:	481d      	ldr	r0, [pc, #116]	@ (80005f0 <GNSS_PVTmsgSync+0xac>)
 800057a:	f004 fddb 	bl	8005134 <HAL_UART_Receive_DMA>
 800057e:	e030      	b.n	80005e2 <GNSS_PVTmsgSync+0x9e>
	} else if (sync_status == 1) {
 8000580:	4b1a      	ldr	r3, [pc, #104]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b01      	cmp	r3, #1
 8000586:	d119      	bne.n	80005bc <GNSS_PVTmsgSync+0x78>
		if (gnss_rxBuff[1] == 98) {
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	3301      	adds	r3, #1
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b62      	cmp	r3, #98	@ 0x62
 8000590:	d10b      	bne.n	80005aa <GNSS_PVTmsgSync+0x66>
			sync_status = 2;
 8000592:	4b16      	ldr	r3, [pc, #88]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 8000594:	2202      	movs	r2, #2
 8000596:	701a      	strb	r2, [r3, #0]
			HAL_UART_Receive_DMA(&huart5, gnss_rxBuff + 2, 98);
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	3302      	adds	r3, #2
 800059c:	2262      	movs	r2, #98	@ 0x62
 800059e:	4619      	mov	r1, r3
 80005a0:	4813      	ldr	r0, [pc, #76]	@ (80005f0 <GNSS_PVTmsgSync+0xac>)
 80005a2:	f004 fdc7 	bl	8005134 <HAL_UART_Receive_DMA>
			return 0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	e01c      	b.n	80005e4 <GNSS_PVTmsgSync+0xa0>
		}
		sync_status = 0;
 80005aa:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 80005ac:	2200      	movs	r2, #0
 80005ae:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5, gnss_rxBuff, 1);
 80005b0:	2201      	movs	r2, #1
 80005b2:	6879      	ldr	r1, [r7, #4]
 80005b4:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <GNSS_PVTmsgSync+0xac>)
 80005b6:	f004 fdbd 	bl	8005134 <HAL_UART_Receive_DMA>
 80005ba:	e012      	b.n	80005e2 <GNSS_PVTmsgSync+0x9e>
	} else {
		if (gnss_rxBuff[0] == 181 && gnss_rxBuff[1] == 98)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	2bb5      	cmp	r3, #181	@ 0xb5
 80005c2:	d106      	bne.n	80005d2 <GNSS_PVTmsgSync+0x8e>
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	3301      	adds	r3, #1
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	2b62      	cmp	r3, #98	@ 0x62
 80005cc:	d101      	bne.n	80005d2 <GNSS_PVTmsgSync+0x8e>
			return 1;
 80005ce:	2301      	movs	r3, #1
 80005d0:	e008      	b.n	80005e4 <GNSS_PVTmsgSync+0xa0>
		sync_status = 0;
 80005d2:	4b06      	ldr	r3, [pc, #24]	@ (80005ec <GNSS_PVTmsgSync+0xa8>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_DMA(&huart5, gnss_rxBuff, 1);
 80005d8:	2201      	movs	r2, #1
 80005da:	6879      	ldr	r1, [r7, #4]
 80005dc:	4804      	ldr	r0, [pc, #16]	@ (80005f0 <GNSS_PVTmsgSync+0xac>)
 80005de:	f004 fda9 	bl	8005134 <HAL_UART_Receive_DMA>
	}
	return 0;
 80005e2:	2300      	movs	r3, #0
}
 80005e4:	4618      	mov	r0, r3
 80005e6:	3708      	adds	r7, #8
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	20000028 	.word	0x20000028
 80005f0:	20000124 	.word	0x20000124

080005f4 <GNSS_PVTmsgParse>:



void GNSS_PVTmsgParse(uint8_t* gnss_rxBuff, uint8_t* gnss_parsedRxData)
{
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]
 80005fc:	6039      	str	r1, [r7, #0]
	uint8_t offSet;

	// Latitude
	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_LAT_OFFSET;
 80005fe:	2322      	movs	r3, #34	@ 0x22
 8000600:	73fb      	strb	r3, [r7, #15]
	gnss_parsedRxData[0] = gnss_rxBuff[offSet];
 8000602:	7bfb      	ldrb	r3, [r7, #15]
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	4413      	add	r3, r2
 8000608:	781a      	ldrb	r2, [r3, #0]
 800060a:	683b      	ldr	r3, [r7, #0]
 800060c:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[1] = gnss_rxBuff[offSet + 1];
 800060e:	7bfb      	ldrb	r3, [r7, #15]
 8000610:	3301      	adds	r3, #1
 8000612:	687a      	ldr	r2, [r7, #4]
 8000614:	441a      	add	r2, r3
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	3301      	adds	r3, #1
 800061a:	7812      	ldrb	r2, [r2, #0]
 800061c:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[2] = gnss_rxBuff[offSet + 2];
 800061e:	7bfb      	ldrb	r3, [r7, #15]
 8000620:	3302      	adds	r3, #2
 8000622:	687a      	ldr	r2, [r7, #4]
 8000624:	441a      	add	r2, r3
 8000626:	683b      	ldr	r3, [r7, #0]
 8000628:	3302      	adds	r3, #2
 800062a:	7812      	ldrb	r2, [r2, #0]
 800062c:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[3] = gnss_rxBuff[offSet + 3];
 800062e:	7bfb      	ldrb	r3, [r7, #15]
 8000630:	3303      	adds	r3, #3
 8000632:	687a      	ldr	r2, [r7, #4]
 8000634:	441a      	add	r2, r3
 8000636:	683b      	ldr	r3, [r7, #0]
 8000638:	3303      	adds	r3, #3
 800063a:	7812      	ldrb	r2, [r2, #0]
 800063c:	701a      	strb	r2, [r3, #0]

	// Longitude
	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_LON_OFFSET;
 800063e:	231e      	movs	r3, #30
 8000640:	73fb      	strb	r3, [r7, #15]
	gnss_parsedRxData[4] = gnss_rxBuff[offSet];
 8000642:	7bfb      	ldrb	r3, [r7, #15]
 8000644:	687a      	ldr	r2, [r7, #4]
 8000646:	441a      	add	r2, r3
 8000648:	683b      	ldr	r3, [r7, #0]
 800064a:	3304      	adds	r3, #4
 800064c:	7812      	ldrb	r2, [r2, #0]
 800064e:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[5] = gnss_rxBuff[offSet + 1];
 8000650:	7bfb      	ldrb	r3, [r7, #15]
 8000652:	3301      	adds	r3, #1
 8000654:	687a      	ldr	r2, [r7, #4]
 8000656:	441a      	add	r2, r3
 8000658:	683b      	ldr	r3, [r7, #0]
 800065a:	3305      	adds	r3, #5
 800065c:	7812      	ldrb	r2, [r2, #0]
 800065e:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[6] = gnss_rxBuff[offSet + 2];
 8000660:	7bfb      	ldrb	r3, [r7, #15]
 8000662:	3302      	adds	r3, #2
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	441a      	add	r2, r3
 8000668:	683b      	ldr	r3, [r7, #0]
 800066a:	3306      	adds	r3, #6
 800066c:	7812      	ldrb	r2, [r2, #0]
 800066e:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[7] = gnss_rxBuff[offSet + 3];
 8000670:	7bfb      	ldrb	r3, [r7, #15]
 8000672:	3303      	adds	r3, #3
 8000674:	687a      	ldr	r2, [r7, #4]
 8000676:	441a      	add	r2, r3
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	3307      	adds	r3, #7
 800067c:	7812      	ldrb	r2, [r2, #0]
 800067e:	701a      	strb	r2, [r3, #0]

	// COG
	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_COG_OFFSET;
 8000680:	2346      	movs	r3, #70	@ 0x46
 8000682:	73fb      	strb	r3, [r7, #15]
	gnss_parsedRxData[8] = gnss_rxBuff[offSet];
 8000684:	7bfb      	ldrb	r3, [r7, #15]
 8000686:	687a      	ldr	r2, [r7, #4]
 8000688:	441a      	add	r2, r3
 800068a:	683b      	ldr	r3, [r7, #0]
 800068c:	3308      	adds	r3, #8
 800068e:	7812      	ldrb	r2, [r2, #0]
 8000690:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[9] = gnss_rxBuff[offSet+1];
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	3301      	adds	r3, #1
 8000696:	687a      	ldr	r2, [r7, #4]
 8000698:	441a      	add	r2, r3
 800069a:	683b      	ldr	r3, [r7, #0]
 800069c:	3309      	adds	r3, #9
 800069e:	7812      	ldrb	r2, [r2, #0]
 80006a0:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[10] = gnss_rxBuff[offSet+2];
 80006a2:	7bfb      	ldrb	r3, [r7, #15]
 80006a4:	3302      	adds	r3, #2
 80006a6:	687a      	ldr	r2, [r7, #4]
 80006a8:	441a      	add	r2, r3
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	330a      	adds	r3, #10
 80006ae:	7812      	ldrb	r2, [r2, #0]
 80006b0:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[11] = gnss_rxBuff[offSet+3];
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
 80006b4:	3303      	adds	r3, #3
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	441a      	add	r2, r3
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	330b      	adds	r3, #11
 80006be:	7812      	ldrb	r2, [r2, #0]
 80006c0:	701a      	strb	r2, [r3, #0]

	// SOG
	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_SOG_OFFSET;
 80006c2:	2342      	movs	r3, #66	@ 0x42
 80006c4:	73fb      	strb	r3, [r7, #15]
	gnss_parsedRxData[12] = gnss_rxBuff[offSet];
 80006c6:	7bfb      	ldrb	r3, [r7, #15]
 80006c8:	687a      	ldr	r2, [r7, #4]
 80006ca:	441a      	add	r2, r3
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	330c      	adds	r3, #12
 80006d0:	7812      	ldrb	r2, [r2, #0]
 80006d2:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[13] = gnss_rxBuff[offSet + 1];
 80006d4:	7bfb      	ldrb	r3, [r7, #15]
 80006d6:	3301      	adds	r3, #1
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	441a      	add	r2, r3
 80006dc:	683b      	ldr	r3, [r7, #0]
 80006de:	330d      	adds	r3, #13
 80006e0:	7812      	ldrb	r2, [r2, #0]
 80006e2:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[14] = gnss_rxBuff[offSet + 2];
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	3302      	adds	r3, #2
 80006e8:	687a      	ldr	r2, [r7, #4]
 80006ea:	441a      	add	r2, r3
 80006ec:	683b      	ldr	r3, [r7, #0]
 80006ee:	330e      	adds	r3, #14
 80006f0:	7812      	ldrb	r2, [r2, #0]
 80006f2:	701a      	strb	r2, [r3, #0]
	gnss_parsedRxData[15] = gnss_rxBuff[offSet + 3];
 80006f4:	7bfb      	ldrb	r3, [r7, #15]
 80006f6:	3303      	adds	r3, #3
 80006f8:	687a      	ldr	r2, [r7, #4]
 80006fa:	441a      	add	r2, r3
 80006fc:	683b      	ldr	r3, [r7, #0]
 80006fe:	330f      	adds	r3, #15
 8000700:	7812      	ldrb	r2, [r2, #0]
 8000702:	701a      	strb	r2, [r3, #0]


}
 8000704:	bf00      	nop
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <GNSS_PVTmsgDisplay>:
void GNSS_PVTmsgDisplay(uint8_t* gnss_rxBuff, GNSS_Data_t* GNSS_Data)
{
 8000710:	b480      	push	{r7}
 8000712:	b085      	sub	sp, #20
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
	uint8_t offSet;
	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_LON_OFFSET;
 800071a:	231e      	movs	r3, #30
 800071c:	73fb      	strb	r3, [r7, #15]
	GNSS_Data->lon = (int8_t)gnss_rxBuff[offSet] + ((int16_t)gnss_rxBuff[offSet+1]<<8) + ((int32_t)gnss_rxBuff[offSet+2]<<16) + ((int32_t)gnss_rxBuff[offSet+3]<<24);
 800071e:	7bfb      	ldrb	r3, [r7, #15]
 8000720:	687a      	ldr	r2, [r7, #4]
 8000722:	4413      	add	r3, r2
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	b25b      	sxtb	r3, r3
 8000728:	4619      	mov	r1, r3
 800072a:	7bfb      	ldrb	r3, [r7, #15]
 800072c:	3301      	adds	r3, #1
 800072e:	687a      	ldr	r2, [r7, #4]
 8000730:	4413      	add	r3, r2
 8000732:	781b      	ldrb	r3, [r3, #0]
 8000734:	021b      	lsls	r3, r3, #8
 8000736:	18ca      	adds	r2, r1, r3
 8000738:	7bfb      	ldrb	r3, [r7, #15]
 800073a:	3302      	adds	r3, #2
 800073c:	6879      	ldr	r1, [r7, #4]
 800073e:	440b      	add	r3, r1
 8000740:	781b      	ldrb	r3, [r3, #0]
 8000742:	041b      	lsls	r3, r3, #16
 8000744:	441a      	add	r2, r3
 8000746:	7bfb      	ldrb	r3, [r7, #15]
 8000748:	3303      	adds	r3, #3
 800074a:	6879      	ldr	r1, [r7, #4]
 800074c:	440b      	add	r3, r1
 800074e:	781b      	ldrb	r3, [r3, #0]
 8000750:	061b      	lsls	r3, r3, #24
 8000752:	441a      	add	r2, r3
 8000754:	683b      	ldr	r3, [r7, #0]
 8000756:	601a      	str	r2, [r3, #0]

	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_LAT_OFFSET;
 8000758:	2322      	movs	r3, #34	@ 0x22
 800075a:	73fb      	strb	r3, [r7, #15]
	GNSS_Data->lat = (int8_t)gnss_rxBuff[offSet] + ((int16_t)gnss_rxBuff[offSet+1]<<8) + ((int32_t)gnss_rxBuff[offSet+2]<<16) + ((int32_t)gnss_rxBuff[offSet+3]<<24);
 800075c:	7bfb      	ldrb	r3, [r7, #15]
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	4413      	add	r3, r2
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b25b      	sxtb	r3, r3
 8000766:	4619      	mov	r1, r3
 8000768:	7bfb      	ldrb	r3, [r7, #15]
 800076a:	3301      	adds	r3, #1
 800076c:	687a      	ldr	r2, [r7, #4]
 800076e:	4413      	add	r3, r2
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	021b      	lsls	r3, r3, #8
 8000774:	18ca      	adds	r2, r1, r3
 8000776:	7bfb      	ldrb	r3, [r7, #15]
 8000778:	3302      	adds	r3, #2
 800077a:	6879      	ldr	r1, [r7, #4]
 800077c:	440b      	add	r3, r1
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	041b      	lsls	r3, r3, #16
 8000782:	441a      	add	r2, r3
 8000784:	7bfb      	ldrb	r3, [r7, #15]
 8000786:	3303      	adds	r3, #3
 8000788:	6879      	ldr	r1, [r7, #4]
 800078a:	440b      	add	r3, r1
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	061b      	lsls	r3, r3, #24
 8000790:	441a      	add	r2, r3
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	605a      	str	r2, [r3, #4]

	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_SOG_OFFSET;
 8000796:	2342      	movs	r3, #66	@ 0x42
 8000798:	73fb      	strb	r3, [r7, #15]
	GNSS_Data->sog = (int8_t)gnss_rxBuff[offSet] + ((int16_t)gnss_rxBuff[offSet+1]<<8) + ((int32_t)gnss_rxBuff[offSet+2]<<16) + ((int32_t)gnss_rxBuff[offSet+3]<<24);
 800079a:	7bfb      	ldrb	r3, [r7, #15]
 800079c:	687a      	ldr	r2, [r7, #4]
 800079e:	4413      	add	r3, r2
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b25b      	sxtb	r3, r3
 80007a4:	4619      	mov	r1, r3
 80007a6:	7bfb      	ldrb	r3, [r7, #15]
 80007a8:	3301      	adds	r3, #1
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	4413      	add	r3, r2
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	021b      	lsls	r3, r3, #8
 80007b2:	18ca      	adds	r2, r1, r3
 80007b4:	7bfb      	ldrb	r3, [r7, #15]
 80007b6:	3302      	adds	r3, #2
 80007b8:	6879      	ldr	r1, [r7, #4]
 80007ba:	440b      	add	r3, r1
 80007bc:	781b      	ldrb	r3, [r3, #0]
 80007be:	041b      	lsls	r3, r3, #16
 80007c0:	441a      	add	r2, r3
 80007c2:	7bfb      	ldrb	r3, [r7, #15]
 80007c4:	3303      	adds	r3, #3
 80007c6:	6879      	ldr	r1, [r7, #4]
 80007c8:	440b      	add	r3, r1
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	061b      	lsls	r3, r3, #24
 80007ce:	441a      	add	r2, r3
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	609a      	str	r2, [r3, #8]

	offSet = UBX_FRAME_HEADER_SIZE + UBX_PAYLOAD_COG_OFFSET;
 80007d4:	2346      	movs	r3, #70	@ 0x46
 80007d6:	73fb      	strb	r3, [r7, #15]
	GNSS_Data->cog = (int8_t)gnss_rxBuff[offSet] + ((int16_t)gnss_rxBuff[offSet+1]<<8) + ((int32_t)gnss_rxBuff[offSet+2]<<16) + ((int32_t)gnss_rxBuff[offSet+3]<<24);
 80007d8:	7bfb      	ldrb	r3, [r7, #15]
 80007da:	687a      	ldr	r2, [r7, #4]
 80007dc:	4413      	add	r3, r2
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	b25b      	sxtb	r3, r3
 80007e2:	4619      	mov	r1, r3
 80007e4:	7bfb      	ldrb	r3, [r7, #15]
 80007e6:	3301      	adds	r3, #1
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	4413      	add	r3, r2
 80007ec:	781b      	ldrb	r3, [r3, #0]
 80007ee:	021b      	lsls	r3, r3, #8
 80007f0:	18ca      	adds	r2, r1, r3
 80007f2:	7bfb      	ldrb	r3, [r7, #15]
 80007f4:	3302      	adds	r3, #2
 80007f6:	6879      	ldr	r1, [r7, #4]
 80007f8:	440b      	add	r3, r1
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	041b      	lsls	r3, r3, #16
 80007fe:	441a      	add	r2, r3
 8000800:	7bfb      	ldrb	r3, [r7, #15]
 8000802:	3303      	adds	r3, #3
 8000804:	6879      	ldr	r1, [r7, #4]
 8000806:	440b      	add	r3, r1
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	061b      	lsls	r3, r3, #24
 800080c:	441a      	add	r2, r3
 800080e:	683b      	ldr	r3, [r7, #0]
 8000810:	60da      	str	r2, [r3, #12]
}
 8000812:	bf00      	nop
 8000814:	3714      	adds	r7, #20
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr
	...

08000820 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000820:	b480      	push	{r7}
 8000822:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000824:	f3bf 8f4f 	dsb	sy
}
 8000828:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800082a:	4b06      	ldr	r3, [pc, #24]	@ (8000844 <__NVIC_SystemReset+0x24>)
 800082c:	68db      	ldr	r3, [r3, #12]
 800082e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8000832:	4904      	ldr	r1, [pc, #16]	@ (8000844 <__NVIC_SystemReset+0x24>)
 8000834:	4b04      	ldr	r3, [pc, #16]	@ (8000848 <__NVIC_SystemReset+0x28>)
 8000836:	4313      	orrs	r3, r2
 8000838:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800083a:	f3bf 8f4f 	dsb	sy
}
 800083e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000840:	bf00      	nop
 8000842:	e7fd      	b.n	8000840 <__NVIC_SystemReset+0x20>
 8000844:	e000ed00 	.word	0xe000ed00
 8000848:	05fa0004 	.word	0x05fa0004

0800084c <bin2hex>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t bin2hex(uint32_t num) {
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
	uint8_t hex_value = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	73fb      	strb	r3, [r7, #15]
	if (num >= 0 && num <= 9) {
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	2b09      	cmp	r3, #9
 800085c:	d804      	bhi.n	8000868 <bin2hex+0x1c>
		hex_value = '0' + num;
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	b2db      	uxtb	r3, r3
 8000862:	3330      	adds	r3, #48	@ 0x30
 8000864:	73fb      	strb	r3, [r7, #15]
 8000866:	e009      	b.n	800087c <bin2hex+0x30>
	}
	else if (num >= 10 && num < 16) {
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2b09      	cmp	r3, #9
 800086c:	d906      	bls.n	800087c <bin2hex+0x30>
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	2b0f      	cmp	r3, #15
 8000872:	d803      	bhi.n	800087c <bin2hex+0x30>
		hex_value = 'A' + num - 10;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	b2db      	uxtb	r3, r3
 8000878:	3337      	adds	r3, #55	@ 0x37
 800087a:	73fb      	strb	r3, [r7, #15]
	}
	return hex_value;
 800087c:	7bfb      	ldrb	r3, [r7, #15]
}
 800087e:	4618      	mov	r0, r3
 8000880:	3714      	adds	r7, #20
 8000882:	46bd      	mov	sp, r7
 8000884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000888:	4770      	bx	lr
	...

0800088c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000890:	f001 f9f5 	bl	8001c7e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000894:	f000 f8c4 	bl	8000a20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000898:	f000 fb58 	bl	8000f4c <MX_GPIO_Init>
  MX_DMA_Init();
 800089c:	f000 fb24 	bl	8000ee8 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80008a0:	f000 f950 	bl	8000b44 <MX_LPUART1_UART_Init>
  MX_FDCAN1_Init();
 80008a4:	f000 f908 	bl	8000ab8 <MX_FDCAN1_Init>
  MX_TIM2_Init();
 80008a8:	f000 fa2e 	bl	8000d08 <MX_TIM2_Init>
  MX_TIM3_Init();
 80008ac:	f000 fa7c 	bl	8000da8 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80008b0:	f000 f9de 	bl	8000c70 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80008b4:	f000 fac8 	bl	8000e48 <MX_TIM4_Init>
  MX_UART5_Init();
 80008b8:	f000 f98e 	bl	8000bd8 <MX_UART5_Init>
  /* USER CODE BEGIN 2 */

  TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 80008bc:	4b4d      	ldr	r3, [pc, #308]	@ (80009f4 <main+0x168>)
 80008be:	2208      	movs	r2, #8
 80008c0:	60da      	str	r2, [r3, #12]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 80008c2:	4b4c      	ldr	r3, [pc, #304]	@ (80009f4 <main+0x168>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  TxHeader.Identifier = 0x0233;
 80008c8:	4b4a      	ldr	r3, [pc, #296]	@ (80009f4 <main+0x168>)
 80008ca:	f240 2233 	movw	r2, #563	@ 0x233
 80008ce:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_EXTENDED_ID;
 80008d0:	4b48      	ldr	r3, [pc, #288]	@ (80009f4 <main+0x168>)
 80008d2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008d6:	605a      	str	r2, [r3, #4]
  TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 80008d8:	4b46      	ldr	r3, [pc, #280]	@ (80009f4 <main+0x168>)
 80008da:	2200      	movs	r2, #0
 80008dc:	615a      	str	r2, [r3, #20]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80008de:	4b45      	ldr	r3, [pc, #276]	@ (80009f4 <main+0x168>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0;
 80008e4:	4b43      	ldr	r3, [pc, #268]	@ (80009f4 <main+0x168>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	621a      	str	r2, [r3, #32]
  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 80008ea:	4b42      	ldr	r3, [pc, #264]	@ (80009f4 <main+0x168>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_PASSIVE;
 80008f0:	4b40      	ldr	r3, [pc, #256]	@ (80009f4 <main+0x168>)
 80008f2:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80008f6:	611a      	str	r2, [r3, #16]
  {
    Error_Handler();
  }
*/

  HAL_Delay(500);
 80008f8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80008fc:	f001 fa30 	bl	8001d60 <HAL_Delay>
  HAL_FDCAN_Start(&hfdcan1);
 8000900:	483d      	ldr	r0, [pc, #244]	@ (80009f8 <main+0x16c>)
 8000902:	f001 ff2b 	bl	800275c <HAL_FDCAN_Start>
  HAL_UART_Receive_DMA(&hlpuart1, rx_data, 12);
 8000906:	220c      	movs	r2, #12
 8000908:	493c      	ldr	r1, [pc, #240]	@ (80009fc <main+0x170>)
 800090a:	483d      	ldr	r0, [pc, #244]	@ (8000a00 <main+0x174>)
 800090c:	f004 fc12 	bl	8005134 <HAL_UART_Receive_DMA>

  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 8000910:	2200      	movs	r2, #0
 8000912:	2101      	movs	r1, #1
 8000914:	4838      	ldr	r0, [pc, #224]	@ (80009f8 <main+0x16c>)
 8000916:	f002 f895 	bl	8002a44 <HAL_FDCAN_ActivateNotification>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <main+0x98>
  	Error_Handler();
 8000920:	f000 fe4a 	bl	80015b8 <Error_Handler>
  }
  HAL_TIM_Base_Start_IT(&htim3);
 8000924:	4837      	ldr	r0, [pc, #220]	@ (8000a04 <main+0x178>)
 8000926:	f003 fe21 	bl	800456c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800092a:	4837      	ldr	r0, [pc, #220]	@ (8000a08 <main+0x17c>)
 800092c:	f003 fe1e 	bl	800456c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8000930:	4836      	ldr	r0, [pc, #216]	@ (8000a0c <main+0x180>)
 8000932:	f003 fe1b 	bl	800456c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_UART_Receive_DMA(&huart5, gnss_rxBuff,1);
 8000936:	2201      	movs	r2, #1
 8000938:	4935      	ldr	r1, [pc, #212]	@ (8000a10 <main+0x184>)
 800093a:	4836      	ldr	r0, [pc, #216]	@ (8000a14 <main+0x188>)
 800093c:	f004 fbfa 	bl	8005134 <HAL_UART_Receive_DMA>
  while (1)
  {

	  if((speed_r > 1400) || (speed_r < -1400)){
 8000940:	4b35      	ldr	r3, [pc, #212]	@ (8000a18 <main+0x18c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 8000948:	dc04      	bgt.n	8000954 <main+0xc8>
 800094a:	4b33      	ldr	r3, [pc, #204]	@ (8000a18 <main+0x18c>)
 800094c:	681b      	ldr	r3, [r3, #0]
 800094e:	f513 6faf 	cmn.w	r3, #1400	@ 0x578
 8000952:	da11      	bge.n	8000978 <main+0xec>
	  			  VESC_RUN_RPM(speed_r, 0x29, &TxHeader, &hfdcan1);
 8000954:	4b30      	ldr	r3, [pc, #192]	@ (8000a18 <main+0x18c>)
 8000956:	6818      	ldr	r0, [r3, #0]
 8000958:	4b27      	ldr	r3, [pc, #156]	@ (80009f8 <main+0x16c>)
 800095a:	4a26      	ldr	r2, [pc, #152]	@ (80009f4 <main+0x168>)
 800095c:	2129      	movs	r1, #41	@ 0x29
 800095e:	f001 f918 	bl	8001b92 <VESC_RUN_RPM>
	  			  HAL_Delay(20);
 8000962:	2014      	movs	r0, #20
 8000964:	f001 f9fc 	bl	8001d60 <HAL_Delay>
	  			  VESC_RUN_RPM(speed_r, 0x2C, &TxHeader, &hfdcan1);
 8000968:	4b2b      	ldr	r3, [pc, #172]	@ (8000a18 <main+0x18c>)
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <main+0x16c>)
 800096e:	4a21      	ldr	r2, [pc, #132]	@ (80009f4 <main+0x168>)
 8000970:	212c      	movs	r1, #44	@ 0x2c
 8000972:	f001 f90e 	bl	8001b92 <VESC_RUN_RPM>
 8000976:	e00c      	b.n	8000992 <main+0x106>
	  		  }
	  		  else{
	  			  VESC_RUN_HANDBRAKE(0x29, &TxHeader, &hfdcan1);
 8000978:	4a1f      	ldr	r2, [pc, #124]	@ (80009f8 <main+0x16c>)
 800097a:	491e      	ldr	r1, [pc, #120]	@ (80009f4 <main+0x168>)
 800097c:	2029      	movs	r0, #41	@ 0x29
 800097e:	f001 f931 	bl	8001be4 <VESC_RUN_HANDBRAKE>
	  			  HAL_Delay(20);
 8000982:	2014      	movs	r0, #20
 8000984:	f001 f9ec 	bl	8001d60 <HAL_Delay>
	  			  VESC_RUN_HANDBRAKE(0x2C, &TxHeader, &hfdcan1);
 8000988:	4a1b      	ldr	r2, [pc, #108]	@ (80009f8 <main+0x16c>)
 800098a:	491a      	ldr	r1, [pc, #104]	@ (80009f4 <main+0x168>)
 800098c:	202c      	movs	r0, #44	@ 0x2c
 800098e:	f001 f929 	bl	8001be4 <VESC_RUN_HANDBRAKE>
	  		  }
	  		  HAL_Delay(20);
 8000992:	2014      	movs	r0, #20
 8000994:	f001 f9e4 	bl	8001d60 <HAL_Delay>
	  		  if((speed_l > 1400) || (speed_l < -1400)){
 8000998:	4b20      	ldr	r3, [pc, #128]	@ (8000a1c <main+0x190>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	f5b3 6faf 	cmp.w	r3, #1400	@ 0x578
 80009a0:	dc04      	bgt.n	80009ac <main+0x120>
 80009a2:	4b1e      	ldr	r3, [pc, #120]	@ (8000a1c <main+0x190>)
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	f513 6faf 	cmn.w	r3, #1400	@ 0x578
 80009aa:	da11      	bge.n	80009d0 <main+0x144>
	  			  VESC_RUN_RPM(speed_l, 0x23, &TxHeader, &hfdcan1);
 80009ac:	4b1b      	ldr	r3, [pc, #108]	@ (8000a1c <main+0x190>)
 80009ae:	6818      	ldr	r0, [r3, #0]
 80009b0:	4b11      	ldr	r3, [pc, #68]	@ (80009f8 <main+0x16c>)
 80009b2:	4a10      	ldr	r2, [pc, #64]	@ (80009f4 <main+0x168>)
 80009b4:	2123      	movs	r1, #35	@ 0x23
 80009b6:	f001 f8ec 	bl	8001b92 <VESC_RUN_RPM>
	  			  HAL_Delay(20);
 80009ba:	2014      	movs	r0, #20
 80009bc:	f001 f9d0 	bl	8001d60 <HAL_Delay>
	  			  VESC_RUN_RPM(speed_l, 0x24, &TxHeader, &hfdcan1);
 80009c0:	4b16      	ldr	r3, [pc, #88]	@ (8000a1c <main+0x190>)
 80009c2:	6818      	ldr	r0, [r3, #0]
 80009c4:	4b0c      	ldr	r3, [pc, #48]	@ (80009f8 <main+0x16c>)
 80009c6:	4a0b      	ldr	r2, [pc, #44]	@ (80009f4 <main+0x168>)
 80009c8:	2124      	movs	r1, #36	@ 0x24
 80009ca:	f001 f8e2 	bl	8001b92 <VESC_RUN_RPM>
 80009ce:	e00c      	b.n	80009ea <main+0x15e>
	  		  }
	  		  else{
	  			  VESC_RUN_HANDBRAKE(0x23, &TxHeader, &hfdcan1);
 80009d0:	4a09      	ldr	r2, [pc, #36]	@ (80009f8 <main+0x16c>)
 80009d2:	4908      	ldr	r1, [pc, #32]	@ (80009f4 <main+0x168>)
 80009d4:	2023      	movs	r0, #35	@ 0x23
 80009d6:	f001 f905 	bl	8001be4 <VESC_RUN_HANDBRAKE>
	  			  HAL_Delay(20);
 80009da:	2014      	movs	r0, #20
 80009dc:	f001 f9c0 	bl	8001d60 <HAL_Delay>
	  			  VESC_RUN_HANDBRAKE(0x24, &TxHeader, &hfdcan1);
 80009e0:	4a05      	ldr	r2, [pc, #20]	@ (80009f8 <main+0x16c>)
 80009e2:	4904      	ldr	r1, [pc, #16]	@ (80009f4 <main+0x168>)
 80009e4:	2024      	movs	r0, #36	@ 0x24
 80009e6:	f001 f8fd 	bl	8001be4 <VESC_RUN_HANDBRAKE>
	  		  }

	  HAL_Delay(20);
 80009ea:	2014      	movs	r0, #20
 80009ec:	f001 f9b8 	bl	8001d60 <HAL_Delay>
	  if((speed_r > 1400) || (speed_r < -1400)){
 80009f0:	e7a6      	b.n	8000940 <main+0xb4>
 80009f2:	bf00      	nop
 80009f4:	200003f0 	.word	0x200003f0
 80009f8:	2000002c 	.word	0x2000002c
 80009fc:	2000046c 	.word	0x2000046c
 8000a00:	20000090 	.word	0x20000090
 8000a04:	20000358 	.word	0x20000358
 8000a08:	2000030c 	.word	0x2000030c
 8000a0c:	200003a4 	.word	0x200003a4
 8000a10:	200004fc 	.word	0x200004fc
 8000a14:	20000124 	.word	0x20000124
 8000a18:	200004ec 	.word	0x200004ec
 8000a1c:	200004f0 	.word	0x200004f0

08000a20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b094      	sub	sp, #80	@ 0x50
 8000a24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a26:	f107 0318 	add.w	r3, r7, #24
 8000a2a:	2238      	movs	r2, #56	@ 0x38
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f005 fbe8 	bl	8006204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000a42:	2000      	movs	r0, #0
 8000a44:	f002 fd1c 	bl	8003480 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a48:	2302      	movs	r3, #2
 8000a4a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a50:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a52:	2340      	movs	r3, #64	@ 0x40
 8000a54:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a56:	2302      	movs	r3, #2
 8000a58:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000a5a:	2302      	movs	r3, #2
 8000a5c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000a5e:	2304      	movs	r3, #4
 8000a60:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a62:	2355      	movs	r3, #85	@ 0x55
 8000a64:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a66:	2302      	movs	r3, #2
 8000a68:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a6a:	2302      	movs	r3, #2
 8000a6c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a6e:	2302      	movs	r3, #2
 8000a70:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a72:	f107 0318 	add.w	r3, r7, #24
 8000a76:	4618      	mov	r0, r3
 8000a78:	f002 fdb6 	bl	80035e8 <HAL_RCC_OscConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a82:	f000 fd99 	bl	80015b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a86:	230f      	movs	r3, #15
 8000a88:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a8a:	2303      	movs	r3, #3
 8000a8c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a92:	2300      	movs	r3, #0
 8000a94:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a9a:	1d3b      	adds	r3, r7, #4
 8000a9c:	2104      	movs	r1, #4
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f003 f8b4 	bl	8003c0c <HAL_RCC_ClockConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000aaa:	f000 fd85 	bl	80015b8 <Error_Handler>
  }
}
 8000aae:	bf00      	nop
 8000ab0:	3750      	adds	r7, #80	@ 0x50
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	bd80      	pop	{r7, pc}
	...

08000ab8 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000abc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000abe:	4a20      	ldr	r2, [pc, #128]	@ (8000b40 <MX_FDCAN1_Init+0x88>)
 8000ac0:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000ace:	4b1b      	ldr	r3, [pc, #108]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8000ad4:	4b19      	ldr	r3, [pc, #100]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000ad6:	2201      	movs	r2, #1
 8000ad8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000ada:	4b18      	ldr	r3, [pc, #96]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000adc:	2200      	movs	r2, #0
 8000ade:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000ae0:	4b16      	ldr	r3, [pc, #88]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 8000ae6:	4b15      	ldr	r3, [pc, #84]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000ae8:	2204      	movs	r2, #4
 8000aea:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000aec:	4b13      	ldr	r3, [pc, #76]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000aee:	2201      	movs	r2, #1
 8000af0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 56;
 8000af2:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000af4:	2238      	movs	r2, #56	@ 0x38
 8000af6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 28;
 8000af8:	4b10      	ldr	r3, [pc, #64]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000afa:	221c      	movs	r2, #28
 8000afc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000afe:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b00:	2201      	movs	r2, #1
 8000b02:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b04:	4b0d      	ldr	r3, [pc, #52]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000b10:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000b16:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000b1c:	4b07      	ldr	r3, [pc, #28]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b22:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b28:	4804      	ldr	r0, [pc, #16]	@ (8000b3c <MX_FDCAN1_Init+0x84>)
 8000b2a:	f001 fcbd 	bl	80024a8 <HAL_FDCAN_Init>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d001      	beq.n	8000b38 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000b34:	f000 fd40 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b38:	bf00      	nop
 8000b3a:	bd80      	pop	{r7, pc}
 8000b3c:	2000002c 	.word	0x2000002c
 8000b40:	40006400 	.word	0x40006400

08000b44 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000b48:	4b21      	ldr	r3, [pc, #132]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b4a:	4a22      	ldr	r2, [pc, #136]	@ (8000bd4 <MX_LPUART1_UART_Init+0x90>)
 8000b4c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000b4e:	4b20      	ldr	r3, [pc, #128]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b50:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b54:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b56:	4b1e      	ldr	r3, [pc, #120]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000b5c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000b62:	4b1b      	ldr	r3, [pc, #108]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000b68:	4b19      	ldr	r3, [pc, #100]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b6e:	4b18      	ldr	r3, [pc, #96]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b74:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000b7a:	4b15      	ldr	r3, [pc, #84]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b80:	4b13      	ldr	r3, [pc, #76]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000b86:	4812      	ldr	r0, [pc, #72]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b88:	f004 f9f6 	bl	8004f78 <HAL_UART_Init>
 8000b8c:	4603      	mov	r3, r0
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	d001      	beq.n	8000b96 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000b92:	f000 fd11 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000b96:	2100      	movs	r1, #0
 8000b98:	480d      	ldr	r0, [pc, #52]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000b9a:	f005 fa68 	bl	800606e <HAL_UARTEx_SetTxFifoThreshold>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000ba4:	f000 fd08 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ba8:	2100      	movs	r1, #0
 8000baa:	4809      	ldr	r0, [pc, #36]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000bac:	f005 fa9d 	bl	80060ea <HAL_UARTEx_SetRxFifoThreshold>
 8000bb0:	4603      	mov	r3, r0
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000bb6:	f000 fcff 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000bba:	4805      	ldr	r0, [pc, #20]	@ (8000bd0 <MX_LPUART1_UART_Init+0x8c>)
 8000bbc:	f005 fa1e 	bl	8005ffc <HAL_UARTEx_DisableFifoMode>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000bc6:	f000 fcf7 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000bca:	bf00      	nop
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	20000090 	.word	0x20000090
 8000bd4:	40008000 	.word	0x40008000

08000bd8 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8000bdc:	4b22      	ldr	r3, [pc, #136]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000bde:	4a23      	ldr	r2, [pc, #140]	@ (8000c6c <MX_UART5_Init+0x94>)
 8000be0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 460800;
 8000be2:	4b21      	ldr	r3, [pc, #132]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000be4:	f44f 22e1 	mov.w	r2, #460800	@ 0x70800
 8000be8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8000bea:	4b1f      	ldr	r3, [pc, #124]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8000bf0:	4b1d      	ldr	r3, [pc, #116]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8000bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000bfe:	220c      	movs	r2, #12
 8000c00:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c02:	4b19      	ldr	r3, [pc, #100]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c08:	4b17      	ldr	r3, [pc, #92]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c0e:	4b16      	ldr	r3, [pc, #88]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c10:	2200      	movs	r2, #0
 8000c12:	621a      	str	r2, [r3, #32]
  huart5.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c14:	4b14      	ldr	r3, [pc, #80]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c1a:	4b13      	ldr	r3, [pc, #76]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8000c20:	4811      	ldr	r0, [pc, #68]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c22:	f004 f9a9 	bl	8004f78 <HAL_UART_Init>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d001      	beq.n	8000c30 <MX_UART5_Init+0x58>
  {
    Error_Handler();
 8000c2c:	f000 fcc4 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart5, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c30:	2100      	movs	r1, #0
 8000c32:	480d      	ldr	r0, [pc, #52]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c34:	f005 fa1b 	bl	800606e <HAL_UARTEx_SetTxFifoThreshold>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d001      	beq.n	8000c42 <MX_UART5_Init+0x6a>
  {
    Error_Handler();
 8000c3e:	f000 fcbb 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart5, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c42:	2100      	movs	r1, #0
 8000c44:	4808      	ldr	r0, [pc, #32]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c46:	f005 fa50 	bl	80060ea <HAL_UARTEx_SetRxFifoThreshold>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d001      	beq.n	8000c54 <MX_UART5_Init+0x7c>
  {
    Error_Handler();
 8000c50:	f000 fcb2 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart5) != HAL_OK)
 8000c54:	4804      	ldr	r0, [pc, #16]	@ (8000c68 <MX_UART5_Init+0x90>)
 8000c56:	f005 f9d1 	bl	8005ffc <HAL_UARTEx_DisableFifoMode>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <MX_UART5_Init+0x8c>
  {
    Error_Handler();
 8000c60:	f000 fcaa 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8000c64:	bf00      	nop
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	20000124 	.word	0x20000124
 8000c6c:	40005000 	.word	0x40005000

08000c70 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000c74:	4b22      	ldr	r3, [pc, #136]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c76:	4a23      	ldr	r2, [pc, #140]	@ (8000d04 <MX_USART3_UART_Init+0x94>)
 8000c78:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000c7a:	4b21      	ldr	r3, [pc, #132]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c7c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c80:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000c82:	4b1f      	ldr	r3, [pc, #124]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000c88:	4b1d      	ldr	r3, [pc, #116]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c9a:	4b19      	ldr	r3, [pc, #100]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ca0:	4b17      	ldr	r3, [pc, #92]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ca6:	4b16      	ldr	r3, [pc, #88]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000cac:	4b14      	ldr	r3, [pc, #80]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000cb2:	4b13      	ldr	r3, [pc, #76]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000cb8:	4811      	ldr	r0, [pc, #68]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000cba:	f004 f95d 	bl	8004f78 <HAL_UART_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000cc4:	f000 fc78 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cc8:	2100      	movs	r1, #0
 8000cca:	480d      	ldr	r0, [pc, #52]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000ccc:	f005 f9cf 	bl	800606e <HAL_UARTEx_SetTxFifoThreshold>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d001      	beq.n	8000cda <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000cd6:	f000 fc6f 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000cda:	2100      	movs	r1, #0
 8000cdc:	4808      	ldr	r0, [pc, #32]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000cde:	f005 fa04 	bl	80060ea <HAL_UARTEx_SetRxFifoThreshold>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000ce8:	f000 fc66 	bl	80015b8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000cec:	4804      	ldr	r0, [pc, #16]	@ (8000d00 <MX_USART3_UART_Init+0x90>)
 8000cee:	f005 f985 	bl	8005ffc <HAL_UARTEx_DisableFifoMode>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000cf8:	f000 fc5e 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000cfc:	bf00      	nop
 8000cfe:	bd80      	pop	{r7, pc}
 8000d00:	200001b8 	.word	0x200001b8
 8000d04:	40004800 	.word	0x40004800

08000d08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d1c:	1d3b      	adds	r3, r7, #4
 8000d1e:	2200      	movs	r2, #0
 8000d20:	601a      	str	r2, [r3, #0]
 8000d22:	605a      	str	r2, [r3, #4]
 8000d24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000d26:	4b1e      	ldr	r3, [pc, #120]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000d2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 339;
 8000d2e:	4b1c      	ldr	r3, [pc, #112]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d30:	f240 1253 	movw	r2, #339	@ 0x153
 8000d34:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d36:	4b1a      	ldr	r3, [pc, #104]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 499999;
 8000d3c:	4b18      	ldr	r3, [pc, #96]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d3e:	4a19      	ldr	r2, [pc, #100]	@ (8000da4 <MX_TIM2_Init+0x9c>)
 8000d40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d42:	4b17      	ldr	r3, [pc, #92]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d48:	4b15      	ldr	r3, [pc, #84]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000d4e:	4814      	ldr	r0, [pc, #80]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d50:	f003 fbb4 	bl	80044bc <HAL_TIM_Base_Init>
 8000d54:	4603      	mov	r3, r0
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d001      	beq.n	8000d5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000d5a:	f000 fc2d 	bl	80015b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d5e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d62:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d64:	f107 0310 	add.w	r3, r7, #16
 8000d68:	4619      	mov	r1, r3
 8000d6a:	480d      	ldr	r0, [pc, #52]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d6c:	f003 fdbe 	bl	80048ec <HAL_TIM_ConfigClockSource>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000d76:	f000 fc1f 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d82:	1d3b      	adds	r3, r7, #4
 8000d84:	4619      	mov	r1, r3
 8000d86:	4806      	ldr	r0, [pc, #24]	@ (8000da0 <MX_TIM2_Init+0x98>)
 8000d88:	f004 f822 	bl	8004dd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000d92:	f000 fc11 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	3720      	adds	r7, #32
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	2000030c 	.word	0x2000030c
 8000da4:	0007a11f 	.word	0x0007a11f

08000da8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b088      	sub	sp, #32
 8000dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dae:	f107 0310 	add.w	r3, r7, #16
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	605a      	str	r2, [r3, #4]
 8000db8:	609a      	str	r2, [r3, #8]
 8000dba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dbc:	1d3b      	adds	r3, r7, #4
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	605a      	str	r2, [r3, #4]
 8000dc4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8000e44 <MX_TIM3_Init+0x9c>)
 8000dca:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 680;
 8000dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000dce:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8000dd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000dda:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000ddc:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000de0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000de2:	4b17      	ldr	r3, [pc, #92]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000de8:	4b15      	ldr	r3, [pc, #84]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000dee:	4814      	ldr	r0, [pc, #80]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000df0:	f003 fb64 	bl	80044bc <HAL_TIM_Base_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8000dfa:	f000 fbdd 	bl	80015b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dfe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e02:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e04:	f107 0310 	add.w	r3, r7, #16
 8000e08:	4619      	mov	r1, r3
 8000e0a:	480d      	ldr	r0, [pc, #52]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000e0c:	f003 fd6e 	bl	80048ec <HAL_TIM_ConfigClockSource>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_TIM3_Init+0x72>
  {
    Error_Handler();
 8000e16:	f000 fbcf 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e22:	1d3b      	adds	r3, r7, #4
 8000e24:	4619      	mov	r1, r3
 8000e26:	4806      	ldr	r0, [pc, #24]	@ (8000e40 <MX_TIM3_Init+0x98>)
 8000e28:	f003 ffd2 	bl	8004dd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM3_Init+0x8e>
  {
    Error_Handler();
 8000e32:	f000 fbc1 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	3720      	adds	r7, #32
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	20000358 	.word	0x20000358
 8000e44:	40000400 	.word	0x40000400

08000e48 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e4e:	f107 0310 	add.w	r3, r7, #16
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
 8000e5a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e5c:	1d3b      	adds	r3, r7, #4
 8000e5e:	2200      	movs	r2, #0
 8000e60:	601a      	str	r2, [r3, #0]
 8000e62:	605a      	str	r2, [r3, #4]
 8000e64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e66:	4b1e      	ldr	r3, [pc, #120]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e68:	4a1e      	ldr	r2, [pc, #120]	@ (8000ee4 <MX_TIM4_Init+0x9c>)
 8000e6a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 6800;
 8000e6c:	4b1c      	ldr	r3, [pc, #112]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e6e:	f641 2290 	movw	r2, #6800	@ 0x1a90
 8000e72:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e74:	4b1a      	ldr	r3, [pc, #104]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e76:	2200      	movs	r2, #0
 8000e78:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 50000;
 8000e7a:	4b19      	ldr	r3, [pc, #100]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e7c:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8000e80:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e82:	4b17      	ldr	r3, [pc, #92]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e84:	2200      	movs	r2, #0
 8000e86:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e88:	4b15      	ldr	r3, [pc, #84]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e8e:	4814      	ldr	r0, [pc, #80]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000e90:	f003 fb14 	bl	80044bc <HAL_TIM_Base_Init>
 8000e94:	4603      	mov	r3, r0
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d001      	beq.n	8000e9e <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8000e9a:	f000 fb8d 	bl	80015b8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ea2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000ea4:	f107 0310 	add.w	r3, r7, #16
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	480d      	ldr	r0, [pc, #52]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000eac:	f003 fd1e 	bl	80048ec <HAL_TIM_ConfigClockSource>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8000eb6:	f000 fb7f 	bl	80015b8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	4806      	ldr	r0, [pc, #24]	@ (8000ee0 <MX_TIM4_Init+0x98>)
 8000ec8:	f003 ff82 	bl	8004dd0 <HAL_TIMEx_MasterConfigSynchronization>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8000ed2:	f000 fb71 	bl	80015b8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000ed6:	bf00      	nop
 8000ed8:	3720      	adds	r7, #32
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	200003a4 	.word	0x200003a4
 8000ee4:	40000800 	.word	0x40000800

08000ee8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b082      	sub	sp, #8
 8000eec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000eee:	4b16      	ldr	r3, [pc, #88]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000ef0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ef2:	4a15      	ldr	r2, [pc, #84]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	6493      	str	r3, [r2, #72]	@ 0x48
 8000efa:	4b13      	ldr	r3, [pc, #76]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000efe:	f003 0304 	and.w	r3, r3, #4
 8000f02:	607b      	str	r3, [r7, #4]
 8000f04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f06:	4b10      	ldr	r3, [pc, #64]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000f08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000f0c:	f043 0301 	orr.w	r3, r3, #1
 8000f10:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f12:	4b0d      	ldr	r3, [pc, #52]	@ (8000f48 <MX_DMA_Init+0x60>)
 8000f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f16:	f003 0301 	and.w	r3, r3, #1
 8000f1a:	603b      	str	r3, [r7, #0]
 8000f1c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000f1e:	2200      	movs	r2, #0
 8000f20:	2100      	movs	r1, #0
 8000f22:	200b      	movs	r0, #11
 8000f24:	f001 f819 	bl	8001f5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000f28:	200b      	movs	r0, #11
 8000f2a:	f001 f830 	bl	8001f8e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2100      	movs	r1, #0
 8000f32:	200c      	movs	r0, #12
 8000f34:	f001 f811 	bl	8001f5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000f38:	200c      	movs	r0, #12
 8000f3a:	f001 f828 	bl	8001f8e <HAL_NVIC_EnableIRQ>

}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b08a      	sub	sp, #40	@ 0x28
 8000f50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f52:	f107 0314 	add.w	r3, r7, #20
 8000f56:	2200      	movs	r2, #0
 8000f58:	601a      	str	r2, [r3, #0]
 8000f5a:	605a      	str	r2, [r3, #4]
 8000f5c:	609a      	str	r2, [r3, #8]
 8000f5e:	60da      	str	r2, [r3, #12]
 8000f60:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f62:	4b35      	ldr	r3, [pc, #212]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f66:	4a34      	ldr	r2, [pc, #208]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f68:	f043 0304 	orr.w	r3, r3, #4
 8000f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6e:	4b32      	ldr	r3, [pc, #200]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f72:	f003 0304 	and.w	r3, r3, #4
 8000f76:	613b      	str	r3, [r7, #16]
 8000f78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f7a:	4b2f      	ldr	r3, [pc, #188]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7e:	4a2e      	ldr	r2, [pc, #184]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f80:	f043 0320 	orr.w	r3, r3, #32
 8000f84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f86:	4b2c      	ldr	r3, [pc, #176]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8a:	f003 0320 	and.w	r3, r3, #32
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b29      	ldr	r3, [pc, #164]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f96:	4a28      	ldr	r2, [pc, #160]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9e:	4b26      	ldr	r3, [pc, #152]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60bb      	str	r3, [r7, #8]
 8000fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	4a22      	ldr	r2, [pc, #136]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb6:	4b20      	ldr	r3, [pc, #128]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	607b      	str	r3, [r7, #4]
 8000fc0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fc2:	4b1d      	ldr	r3, [pc, #116]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fc6:	4a1c      	ldr	r2, [pc, #112]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fc8:	f043 0308 	orr.w	r3, r3, #8
 8000fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fce:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <MX_GPIO_Init+0xec>)
 8000fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd2:	f003 0308 	and.w	r3, r3, #8
 8000fd6:	603b      	str	r3, [r7, #0]
 8000fd8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000fda:	2200      	movs	r2, #0
 8000fdc:	2120      	movs	r1, #32
 8000fde:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe2:	f002 fa11 	bl	8003408 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000fe6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000fea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000fec:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ff0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000ff6:	f107 0314 	add.w	r3, r7, #20
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	480f      	ldr	r0, [pc, #60]	@ (800103c <MX_GPIO_Init+0xf0>)
 8000ffe:	f002 f881 	bl	8003104 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001002:	2320      	movs	r3, #32
 8001004:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001006:	2301      	movs	r3, #1
 8001008:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800100e:	2300      	movs	r3, #0
 8001010:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001012:	f107 0314 	add.w	r3, r7, #20
 8001016:	4619      	mov	r1, r3
 8001018:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800101c:	f002 f872 	bl	8003104 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001020:	2200      	movs	r2, #0
 8001022:	2100      	movs	r1, #0
 8001024:	2028      	movs	r0, #40	@ 0x28
 8001026:	f000 ff98 	bl	8001f5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800102a:	2028      	movs	r0, #40	@ 0x28
 800102c:	f000 ffaf 	bl	8001f8e <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001030:	bf00      	nop
 8001032:	3728      	adds	r7, #40	@ 0x28
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40021000 	.word	0x40021000
 800103c:	48000800 	.word	0x48000800

08001040 <HAL_FDCAN_RxFifo0Callback>:

/* USER CODE BEGIN 4 */


void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs){
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
 8001048:	6039      	str	r1, [r7, #0]
	if((RxFifo0ITs && FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != RESET){
 800104a:	683b      	ldr	r3, [r7, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	f000 808f 	beq.w	8001170 <HAL_FDCAN_RxFifo0Callback+0x130>
				if(HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK){
 8001052:	4b49      	ldr	r3, [pc, #292]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001054:	4a49      	ldr	r2, [pc, #292]	@ (800117c <HAL_FDCAN_RxFifo0Callback+0x13c>)
 8001056:	2140      	movs	r1, #64	@ 0x40
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f001 fbeb 	bl	8002834 <HAL_FDCAN_GetRxMessage>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_FDCAN_RxFifo0Callback+0x28>
					Error_Handler();
 8001064:	f000 faa8 	bl	80015b8 <Error_Handler>
				}
				if ((RxHeader.Identifier >> 8) == 0x9){
 8001068:	4b44      	ldr	r3, [pc, #272]	@ (800117c <HAL_FDCAN_RxFifo0Callback+0x13c>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	2b09      	cmp	r3, #9
 8001070:	d174      	bne.n	800115c <HAL_FDCAN_RxFifo0Callback+0x11c>
					ID = RxHeader.Identifier & 0xFF;
 8001072:	4b42      	ldr	r3, [pc, #264]	@ (800117c <HAL_FDCAN_RxFifo0Callback+0x13c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	4a41      	ldr	r2, [pc, #260]	@ (8001180 <HAL_FDCAN_RxFifo0Callback+0x140>)
 800107a:	6013      	str	r3, [r2, #0]
					switch (ID){
 800107c:	4b40      	ldr	r3, [pc, #256]	@ (8001180 <HAL_FDCAN_RxFifo0Callback+0x140>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	3b23      	subs	r3, #35	@ 0x23
 8001082:	2b09      	cmp	r3, #9
 8001084:	d86a      	bhi.n	800115c <HAL_FDCAN_RxFifo0Callback+0x11c>
 8001086:	a201      	add	r2, pc, #4	@ (adr r2, 800108c <HAL_FDCAN_RxFifo0Callback+0x4c>)
 8001088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800108c:	08001109 	.word	0x08001109
 8001090:	08001133 	.word	0x08001133
 8001094:	0800115d 	.word	0x0800115d
 8001098:	0800115d 	.word	0x0800115d
 800109c:	0800115d 	.word	0x0800115d
 80010a0:	0800115d 	.word	0x0800115d
 80010a4:	080010df 	.word	0x080010df
 80010a8:	0800115d 	.word	0x0800115d
 80010ac:	0800115d 	.word	0x0800115d
 80010b0:	080010b5 	.word	0x080010b5
					case 0x2C:
						speed_data[0] = (RxData[0] << 24) | (RxData[1] << 16) | (RxData[2] << 8) | RxData[3];
 80010b4:	4b30      	ldr	r3, [pc, #192]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	b2db      	uxtb	r3, r3
 80010ba:	061a      	lsls	r2, r3, #24
 80010bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010be:	785b      	ldrb	r3, [r3, #1]
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	041b      	lsls	r3, r3, #16
 80010c4:	431a      	orrs	r2, r3
 80010c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010c8:	789b      	ldrb	r3, [r3, #2]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	021b      	lsls	r3, r3, #8
 80010ce:	4313      	orrs	r3, r2
 80010d0:	4a29      	ldr	r2, [pc, #164]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010d2:	78d2      	ldrb	r2, [r2, #3]
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	4313      	orrs	r3, r2
 80010d8:	4a2a      	ldr	r2, [pc, #168]	@ (8001184 <HAL_FDCAN_RxFifo0Callback+0x144>)
 80010da:	6013      	str	r3, [r2, #0]
						break;
 80010dc:	e03e      	b.n	800115c <HAL_FDCAN_RxFifo0Callback+0x11c>
					case 0x29:
						speed_data[1] = (RxData[0] << 24) | (RxData[1] << 16) | (RxData[2] << 8) | RxData[3];
 80010de:	4b26      	ldr	r3, [pc, #152]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010e0:	781b      	ldrb	r3, [r3, #0]
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	061a      	lsls	r2, r3, #24
 80010e6:	4b24      	ldr	r3, [pc, #144]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010e8:	785b      	ldrb	r3, [r3, #1]
 80010ea:	b2db      	uxtb	r3, r3
 80010ec:	041b      	lsls	r3, r3, #16
 80010ee:	431a      	orrs	r2, r3
 80010f0:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010f2:	789b      	ldrb	r3, [r3, #2]
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	021b      	lsls	r3, r3, #8
 80010f8:	4313      	orrs	r3, r2
 80010fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 80010fc:	78d2      	ldrb	r2, [r2, #3]
 80010fe:	b2d2      	uxtb	r2, r2
 8001100:	4313      	orrs	r3, r2
 8001102:	4a20      	ldr	r2, [pc, #128]	@ (8001184 <HAL_FDCAN_RxFifo0Callback+0x144>)
 8001104:	6053      	str	r3, [r2, #4]
						break;
 8001106:	e029      	b.n	800115c <HAL_FDCAN_RxFifo0Callback+0x11c>
					case 0x23:
						speed_data[2] = (RxData[0] << 24) | (RxData[1] << 16) | (RxData[2] << 8) | RxData[3];
 8001108:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	b2db      	uxtb	r3, r3
 800110e:	061a      	lsls	r2, r3, #24
 8001110:	4b19      	ldr	r3, [pc, #100]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001112:	785b      	ldrb	r3, [r3, #1]
 8001114:	b2db      	uxtb	r3, r3
 8001116:	041b      	lsls	r3, r3, #16
 8001118:	431a      	orrs	r2, r3
 800111a:	4b17      	ldr	r3, [pc, #92]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 800111c:	789b      	ldrb	r3, [r3, #2]
 800111e:	b2db      	uxtb	r3, r3
 8001120:	021b      	lsls	r3, r3, #8
 8001122:	4313      	orrs	r3, r2
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001126:	78d2      	ldrb	r2, [r2, #3]
 8001128:	b2d2      	uxtb	r2, r2
 800112a:	4313      	orrs	r3, r2
 800112c:	4a15      	ldr	r2, [pc, #84]	@ (8001184 <HAL_FDCAN_RxFifo0Callback+0x144>)
 800112e:	6093      	str	r3, [r2, #8]
						break;
 8001130:	e014      	b.n	800115c <HAL_FDCAN_RxFifo0Callback+0x11c>
					case 0x24:
						speed_data[3] = (RxData[0] << 24) | (RxData[1] << 16) | (RxData[2] << 8) | RxData[3];
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	b2db      	uxtb	r3, r3
 8001138:	061a      	lsls	r2, r3, #24
 800113a:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 800113c:	785b      	ldrb	r3, [r3, #1]
 800113e:	b2db      	uxtb	r3, r3
 8001140:	041b      	lsls	r3, r3, #16
 8001142:	431a      	orrs	r2, r3
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001146:	789b      	ldrb	r3, [r3, #2]
 8001148:	b2db      	uxtb	r3, r3
 800114a:	021b      	lsls	r3, r3, #8
 800114c:	4313      	orrs	r3, r2
 800114e:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <HAL_FDCAN_RxFifo0Callback+0x138>)
 8001150:	78d2      	ldrb	r2, [r2, #3]
 8001152:	b2d2      	uxtb	r2, r2
 8001154:	4313      	orrs	r3, r2
 8001156:	4a0b      	ldr	r2, [pc, #44]	@ (8001184 <HAL_FDCAN_RxFifo0Callback+0x144>)
 8001158:	60d3      	str	r3, [r2, #12]
						break;
 800115a:	bf00      	nop
					}

				}
				if (HAL_FDCAN_ActivateNotification(hfdcan, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK){
 800115c:	2200      	movs	r2, #0
 800115e:	2101      	movs	r1, #1
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f001 fc6f 	bl	8002a44 <HAL_FDCAN_ActivateNotification>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <HAL_FDCAN_RxFifo0Callback+0x130>
					Error_Handler();
 800116c:	f000 fa24 	bl	80015b8 <Error_Handler>
				}
			}

}
 8001170:	bf00      	nop
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	2000043c 	.word	0x2000043c
 800117c:	20000414 	.word	0x20000414
 8001180:	200004e8 	.word	0x200004e8
 8001184:	2000044c 	.word	0x2000044c

08001188 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b098      	sub	sp, #96	@ 0x60
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
	    TIM2->CNT = 0;
 8001190:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	@ 0x24
	    int s_pos = -1;
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
 800119c:	65fb      	str	r3, [r7, #92]	@ 0x5c
	    int f_pos = -1;
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	65bb      	str	r3, [r7, #88]	@ 0x58
	    int rx_data_len = sizeof(rx_data);
 80011a4:	2340      	movs	r3, #64	@ 0x40
 80011a6:	643b      	str	r3, [r7, #64]	@ 0x40
	    char temp_data[50];
	    int temp_idx = 0;
 80011a8:	2300      	movs	r3, #0
 80011aa:	657b      	str	r3, [r7, #84]	@ 0x54
	    for (int i = 0; i < rx_data_len; i++) {
 80011ac:	2300      	movs	r3, #0
 80011ae:	653b      	str	r3, [r7, #80]	@ 0x50
 80011b0:	e012      	b.n	80011d8 <HAL_UART_RxCpltCallback+0x50>
	        if (rx_data[i] == 'S') {
 80011b2:	4a76      	ldr	r2, [pc, #472]	@ (800138c <HAL_UART_RxCpltCallback+0x204>)
 80011b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011b6:	4413      	add	r3, r2
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	2b53      	cmp	r3, #83	@ 0x53
 80011bc:	d101      	bne.n	80011c2 <HAL_UART_RxCpltCallback+0x3a>
	            s_pos = i;
 80011be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
	        }
	        if (rx_data[i] == 'F') {
 80011c2:	4a72      	ldr	r2, [pc, #456]	@ (800138c <HAL_UART_RxCpltCallback+0x204>)
 80011c4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011c6:	4413      	add	r3, r2
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	2b46      	cmp	r3, #70	@ 0x46
 80011cc:	d101      	bne.n	80011d2 <HAL_UART_RxCpltCallback+0x4a>
	            f_pos = i;
 80011ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011d0:	65bb      	str	r3, [r7, #88]	@ 0x58
	    for (int i = 0; i < rx_data_len; i++) {
 80011d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011d4:	3301      	adds	r3, #1
 80011d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80011d8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80011da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80011dc:	429a      	cmp	r2, r3
 80011de:	dbe8      	blt.n	80011b2 <HAL_UART_RxCpltCallback+0x2a>
	        }
	    }
	    if (s_pos == -1 || f_pos == -1) {
 80011e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011e6:	f000 80cb 	beq.w	8001380 <HAL_UART_RxCpltCallback+0x1f8>
 80011ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80011f0:	f000 80c6 	beq.w	8001380 <HAL_UART_RxCpltCallback+0x1f8>
	        return;  //S veya F bulunamad
	    }
	    if (f_pos > s_pos) {
 80011f4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80011f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011f8:	429a      	cmp	r2, r3
 80011fa:	dd16      	ble.n	800122a <HAL_UART_RxCpltCallback+0xa2>

	        for (int i = s_pos + 1; i < f_pos; i++) {
 80011fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80011fe:	3301      	adds	r3, #1
 8001200:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001202:	e00d      	b.n	8001220 <HAL_UART_RxCpltCallback+0x98>
	            temp_data[temp_idx++] = rx_data[i];
 8001204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001206:	1c5a      	adds	r2, r3, #1
 8001208:	657a      	str	r2, [r7, #84]	@ 0x54
 800120a:	4960      	ldr	r1, [pc, #384]	@ (800138c <HAL_UART_RxCpltCallback+0x204>)
 800120c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800120e:	440a      	add	r2, r1
 8001210:	7812      	ldrb	r2, [r2, #0]
 8001212:	3360      	adds	r3, #96	@ 0x60
 8001214:	443b      	add	r3, r7
 8001216:	f803 2c54 	strb.w	r2, [r3, #-84]
	        for (int i = s_pos + 1; i < f_pos; i++) {
 800121a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800121c:	3301      	adds	r3, #1
 800121e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001220:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001222:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001224:	429a      	cmp	r2, r3
 8001226:	dbed      	blt.n	8001204 <HAL_UART_RxCpltCallback+0x7c>
 8001228:	e02a      	b.n	8001280 <HAL_UART_RxCpltCallback+0xf8>
	        }
	    } else {
	        for (int i = s_pos + 1; i < rx_data_len; i++) {
 800122a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800122c:	3301      	adds	r3, #1
 800122e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001230:	e00d      	b.n	800124e <HAL_UART_RxCpltCallback+0xc6>
	            temp_data[temp_idx++] = rx_data[i];
 8001232:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001234:	1c5a      	adds	r2, r3, #1
 8001236:	657a      	str	r2, [r7, #84]	@ 0x54
 8001238:	4954      	ldr	r1, [pc, #336]	@ (800138c <HAL_UART_RxCpltCallback+0x204>)
 800123a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800123c:	440a      	add	r2, r1
 800123e:	7812      	ldrb	r2, [r2, #0]
 8001240:	3360      	adds	r3, #96	@ 0x60
 8001242:	443b      	add	r3, r7
 8001244:	f803 2c54 	strb.w	r2, [r3, #-84]
	        for (int i = s_pos + 1; i < rx_data_len; i++) {
 8001248:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800124a:	3301      	adds	r3, #1
 800124c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800124e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8001250:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001252:	429a      	cmp	r2, r3
 8001254:	dbed      	blt.n	8001232 <HAL_UART_RxCpltCallback+0xaa>
	        }
	        for (int i = 0; i < f_pos; i++) {
 8001256:	2300      	movs	r3, #0
 8001258:	647b      	str	r3, [r7, #68]	@ 0x44
 800125a:	e00d      	b.n	8001278 <HAL_UART_RxCpltCallback+0xf0>
	            temp_data[temp_idx++] = rx_data[i];
 800125c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800125e:	1c5a      	adds	r2, r3, #1
 8001260:	657a      	str	r2, [r7, #84]	@ 0x54
 8001262:	494a      	ldr	r1, [pc, #296]	@ (800138c <HAL_UART_RxCpltCallback+0x204>)
 8001264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001266:	440a      	add	r2, r1
 8001268:	7812      	ldrb	r2, [r2, #0]
 800126a:	3360      	adds	r3, #96	@ 0x60
 800126c:	443b      	add	r3, r7
 800126e:	f803 2c54 	strb.w	r2, [r3, #-84]
	        for (int i = 0; i < f_pos; i++) {
 8001272:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001274:	3301      	adds	r3, #1
 8001276:	647b      	str	r3, [r7, #68]	@ 0x44
 8001278:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800127a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800127c:	429a      	cmp	r2, r3
 800127e:	dbed      	blt.n	800125c <HAL_UART_RxCpltCallback+0xd4>
	        }
	    }


	    if (temp_idx >= 10) {
 8001280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001282:	2b09      	cmp	r3, #9
 8001284:	dd64      	ble.n	8001350 <HAL_UART_RxCpltCallback+0x1c8>
	        angular_speed = 10 * ((temp_data[1] - 48) * 100 + (temp_data[2] - 48) * 10 + (temp_data[3] - 48));
 8001286:	7b7b      	ldrb	r3, [r7, #13]
 8001288:	3b30      	subs	r3, #48	@ 0x30
 800128a:	2264      	movs	r2, #100	@ 0x64
 800128c:	fb02 f103 	mul.w	r1, r2, r3
 8001290:	7bbb      	ldrb	r3, [r7, #14]
 8001292:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 8001296:	4613      	mov	r3, r2
 8001298:	009b      	lsls	r3, r3, #2
 800129a:	4413      	add	r3, r2
 800129c:	005b      	lsls	r3, r3, #1
 800129e:	18ca      	adds	r2, r1, r3
 80012a0:	7bfb      	ldrb	r3, [r7, #15]
 80012a2:	3b30      	subs	r3, #48	@ 0x30
 80012a4:	441a      	add	r2, r3
 80012a6:	4613      	mov	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	005b      	lsls	r3, r3, #1
 80012ae:	461a      	mov	r2, r3
 80012b0:	4b37      	ldr	r3, [pc, #220]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 80012b2:	601a      	str	r2, [r3, #0]
	        angular_speed = (temp_data[0] - 48) ? angular_speed : -angular_speed;
 80012b4:	7b3b      	ldrb	r3, [r7, #12]
 80012b6:	2b30      	cmp	r3, #48	@ 0x30
 80012b8:	d103      	bne.n	80012c2 <HAL_UART_RxCpltCallback+0x13a>
 80012ba:	4b35      	ldr	r3, [pc, #212]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	425b      	negs	r3, r3
 80012c0:	e001      	b.n	80012c6 <HAL_UART_RxCpltCallback+0x13e>
 80012c2:	4b33      	ldr	r3, [pc, #204]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4a32      	ldr	r2, [pc, #200]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 80012c8:	6013      	str	r3, [r2, #0]
	        speed = 10 * ((temp_data[5] - 48) * 1000 + (temp_data[6] - 48) * 100 + (temp_data[7] - 48) * 10 + (temp_data[8] - 48));
 80012ca:	7c7b      	ldrb	r3, [r7, #17]
 80012cc:	3b30      	subs	r3, #48	@ 0x30
 80012ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012d2:	fb03 f202 	mul.w	r2, r3, r2
 80012d6:	7cbb      	ldrb	r3, [r7, #18]
 80012d8:	3b30      	subs	r3, #48	@ 0x30
 80012da:	2164      	movs	r1, #100	@ 0x64
 80012dc:	fb01 f303 	mul.w	r3, r1, r3
 80012e0:	18d1      	adds	r1, r2, r3
 80012e2:	7cfb      	ldrb	r3, [r7, #19]
 80012e4:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 80012e8:	4613      	mov	r3, r2
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	4413      	add	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	18ca      	adds	r2, r1, r3
 80012f2:	7d3b      	ldrb	r3, [r7, #20]
 80012f4:	3b30      	subs	r3, #48	@ 0x30
 80012f6:	441a      	add	r2, r3
 80012f8:	4613      	mov	r3, r2
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	4413      	add	r3, r2
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	461a      	mov	r2, r3
 8001302:	4b24      	ldr	r3, [pc, #144]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 8001304:	601a      	str	r2, [r3, #0]
	        speed = (temp_data[4] - 48) ? speed : (-1 * speed);
 8001306:	7c3b      	ldrb	r3, [r7, #16]
 8001308:	2b30      	cmp	r3, #48	@ 0x30
 800130a:	d103      	bne.n	8001314 <HAL_UART_RxCpltCallback+0x18c>
 800130c:	4b21      	ldr	r3, [pc, #132]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	425b      	negs	r3, r3
 8001312:	e001      	b.n	8001318 <HAL_UART_RxCpltCallback+0x190>
 8001314:	4b1f      	ldr	r3, [pc, #124]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a1e      	ldr	r2, [pc, #120]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 800131a:	6013      	str	r3, [r2, #0]
	        speed_r = speed + angular_speed * 10;
 800131c:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4613      	mov	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4413      	add	r3, r2
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	461a      	mov	r2, r3
 800132a:	4b1a      	ldr	r3, [pc, #104]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	4413      	add	r3, r2
 8001330:	4a19      	ldr	r2, [pc, #100]	@ (8001398 <HAL_UART_RxCpltCallback+0x210>)
 8001332:	6013      	str	r3, [r2, #0]
	        speed_l = speed - angular_speed * 10;
 8001334:	4b16      	ldr	r3, [pc, #88]	@ (8001390 <HAL_UART_RxCpltCallback+0x208>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f06f 0209 	mvn.w	r2, #9
 800133c:	fb03 f202 	mul.w	r2, r3, r2
 8001340:	4b14      	ldr	r3, [pc, #80]	@ (8001394 <HAL_UART_RxCpltCallback+0x20c>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4413      	add	r3, r2
 8001346:	4a15      	ldr	r2, [pc, #84]	@ (800139c <HAL_UART_RxCpltCallback+0x214>)
 8001348:	6013      	str	r3, [r2, #0]

	        led_state = temp_data[9];
 800134a:	7d7a      	ldrb	r2, [r7, #21]
 800134c:	4b14      	ldr	r3, [pc, #80]	@ (80013a0 <HAL_UART_RxCpltCallback+0x218>)
 800134e:	701a      	strb	r2, [r3, #0]
	    }


if(huart==&huart5){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	4a14      	ldr	r2, [pc, #80]	@ (80013a4 <HAL_UART_RxCpltCallback+0x21c>)
 8001354:	4293      	cmp	r3, r2
 8001356:	d116      	bne.n	8001386 <HAL_UART_RxCpltCallback+0x1fe>

	if (GNSS_PVTmsgSync(gnss_rxBuff) == 0)
 8001358:	4813      	ldr	r0, [pc, #76]	@ (80013a8 <HAL_UART_RxCpltCallback+0x220>)
 800135a:	f7ff f8f3 	bl	8000544 <GNSS_PVTmsgSync>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d00f      	beq.n	8001384 <HAL_UART_RxCpltCallback+0x1fc>
			return;
		GNSS_PVTmsgParse(gnss_rxBuff, gnss_parsedRxData);
 8001364:	4911      	ldr	r1, [pc, #68]	@ (80013ac <HAL_UART_RxCpltCallback+0x224>)
 8001366:	4810      	ldr	r0, [pc, #64]	@ (80013a8 <HAL_UART_RxCpltCallback+0x220>)
 8001368:	f7ff f944 	bl	80005f4 <GNSS_PVTmsgParse>
		GNSS_PVTmsgDisplay(gnss_rxBuff,&GNSS_data);
 800136c:	4910      	ldr	r1, [pc, #64]	@ (80013b0 <HAL_UART_RxCpltCallback+0x228>)
 800136e:	480e      	ldr	r0, [pc, #56]	@ (80013a8 <HAL_UART_RxCpltCallback+0x220>)
 8001370:	f7ff f9ce 	bl	8000710 <GNSS_PVTmsgDisplay>
		HAL_UART_Receive_DMA(&huart3, gnss_rxBuff, 100);
 8001374:	2264      	movs	r2, #100	@ 0x64
 8001376:	490c      	ldr	r1, [pc, #48]	@ (80013a8 <HAL_UART_RxCpltCallback+0x220>)
 8001378:	480e      	ldr	r0, [pc, #56]	@ (80013b4 <HAL_UART_RxCpltCallback+0x22c>)
 800137a:	f003 fedb 	bl	8005134 <HAL_UART_Receive_DMA>
 800137e:	e002      	b.n	8001386 <HAL_UART_RxCpltCallback+0x1fe>
	        return;  //S veya F bulunamad
 8001380:	bf00      	nop
 8001382:	e000      	b.n	8001386 <HAL_UART_RxCpltCallback+0x1fe>
			return;
 8001384:	bf00      	nop



}

	}
 8001386:	3760      	adds	r7, #96	@ 0x60
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	2000046c 	.word	0x2000046c
 8001390:	20000448 	.word	0x20000448
 8001394:	20000444 	.word	0x20000444
 8001398:	200004ec 	.word	0x200004ec
 800139c:	200004f0 	.word	0x200004f0
 80013a0:	200004f8 	.word	0x200004f8
 80013a4:	20000124 	.word	0x20000124
 80013a8:	200004fc 	.word	0x200004fc
 80013ac:	20000560 	.word	0x20000560
 80013b0:	20000574 	.word	0x20000574
 80013b4:	200001b8 	.word	0x200001b8

080013b8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b083      	sub	sp, #12
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
	if (htim == &htim2){
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001580 <HAL_TIM_PeriodElapsedCallback+0x1c8>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d105      	bne.n	80013d4 <HAL_TIM_PeriodElapsedCallback+0x1c>
		speed_l = 0;
 80013c8:	4b6e      	ldr	r3, [pc, #440]	@ (8001584 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
		speed_r = 0;
 80013ce:	4b6e      	ldr	r3, [pc, #440]	@ (8001588 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	}
	if (htim == &htim4){
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	4a6d      	ldr	r2, [pc, #436]	@ (800158c <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80013d8:	4293      	cmp	r3, r2
 80013da:	d105      	bne.n	80013e8 <HAL_TIM_PeriodElapsedCallback+0x30>
		HAL_UART_Transmit(&huart3, &led_state, 1, 10);
 80013dc:	230a      	movs	r3, #10
 80013de:	2201      	movs	r2, #1
 80013e0:	496b      	ldr	r1, [pc, #428]	@ (8001590 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 80013e2:	486c      	ldr	r0, [pc, #432]	@ (8001594 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 80013e4:	f003 fe18 	bl	8005018 <HAL_UART_Transmit>
	}
	if (htim == &htim3){
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	4a6b      	ldr	r2, [pc, #428]	@ (8001598 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 80013ec:	4293      	cmp	r3, r2
 80013ee:	f040 80c2 	bne.w	8001576 <HAL_TIM_PeriodElapsedCallback+0x1be>


		  for(i = 0;i<4;i++){
 80013f2:	4b6a      	ldr	r3, [pc, #424]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	e00e      	b.n	8001418 <HAL_TIM_PeriodElapsedCallback+0x60>
			  speed_data_tmp[i] = speed_data[i];
 80013fa:	4b68      	ldr	r3, [pc, #416]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	4b67      	ldr	r3, [pc, #412]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4967      	ldr	r1, [pc, #412]	@ (80015a0 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8001404:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001408:	4966      	ldr	r1, [pc, #408]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800140a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		  for(i = 0;i<4;i++){
 800140e:	4b63      	ldr	r3, [pc, #396]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	3301      	adds	r3, #1
 8001414:	4a61      	ldr	r2, [pc, #388]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001416:	6013      	str	r3, [r2, #0]
 8001418:	4b60      	ldr	r3, [pc, #384]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b03      	cmp	r3, #3
 800141e:	ddec      	ble.n	80013fa <HAL_TIM_PeriodElapsedCallback+0x42>
		  }

		  tx_data[41] = 'X';
 8001420:	4b61      	ldr	r3, [pc, #388]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001422:	2258      	movs	r2, #88	@ 0x58
 8001424:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
		  for (i = 0; i < 8; i++){
 8001428:	4b5c      	ldr	r3, [pc, #368]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800142a:	2200      	movs	r2, #0
 800142c:	601a      	str	r2, [r3, #0]
 800142e:	e018      	b.n	8001462 <HAL_TIM_PeriodElapsedCallback+0xaa>
			  tx_data[8-i] = bin2hex(speed_data_tmp[0] & 0xF);
 8001430:	4b5c      	ldr	r3, [pc, #368]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 020f 	and.w	r2, r3, #15
 8001438:	4b58      	ldr	r3, [pc, #352]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f1c3 0408 	rsb	r4, r3, #8
 8001440:	4610      	mov	r0, r2
 8001442:	f7ff fa03 	bl	800084c <bin2hex>
 8001446:	4603      	mov	r3, r0
 8001448:	461a      	mov	r2, r3
 800144a:	4b57      	ldr	r3, [pc, #348]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800144c:	551a      	strb	r2, [r3, r4]
			  speed_data_tmp[0] = speed_data_tmp[0] >> 4;
 800144e:	4b55      	ldr	r3, [pc, #340]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	111b      	asrs	r3, r3, #4
 8001454:	4a53      	ldr	r2, [pc, #332]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001456:	6013      	str	r3, [r2, #0]
		  for (i = 0; i < 8; i++){
 8001458:	4b50      	ldr	r3, [pc, #320]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	3301      	adds	r3, #1
 800145e:	4a4f      	ldr	r2, [pc, #316]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	4b4e      	ldr	r3, [pc, #312]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2b07      	cmp	r3, #7
 8001468:	dde2      	ble.n	8001430 <HAL_TIM_PeriodElapsedCallback+0x78>
		  }
		  for (i = 0; i < 8; i++){
 800146a:	4b4c      	ldr	r3, [pc, #304]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800146c:	2200      	movs	r2, #0
 800146e:	601a      	str	r2, [r3, #0]
 8001470:	e018      	b.n	80014a4 <HAL_TIM_PeriodElapsedCallback+0xec>
			  tx_data[16-i] = bin2hex(speed_data_tmp[1] & 0xF);
 8001472:	4b4c      	ldr	r3, [pc, #304]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 020f 	and.w	r2, r3, #15
 800147a:	4b48      	ldr	r3, [pc, #288]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f1c3 0410 	rsb	r4, r3, #16
 8001482:	4610      	mov	r0, r2
 8001484:	f7ff f9e2 	bl	800084c <bin2hex>
 8001488:	4603      	mov	r3, r0
 800148a:	461a      	mov	r2, r3
 800148c:	4b46      	ldr	r3, [pc, #280]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800148e:	551a      	strb	r2, [r3, r4]
			  speed_data_tmp[1] = speed_data_tmp[1] >> 4;
 8001490:	4b44      	ldr	r3, [pc, #272]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	111b      	asrs	r3, r3, #4
 8001496:	4a43      	ldr	r2, [pc, #268]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001498:	6053      	str	r3, [r2, #4]
		  for (i = 0; i < 8; i++){
 800149a:	4b40      	ldr	r3, [pc, #256]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	3301      	adds	r3, #1
 80014a0:	4a3e      	ldr	r2, [pc, #248]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014a2:	6013      	str	r3, [r2, #0]
 80014a4:	4b3d      	ldr	r3, [pc, #244]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b07      	cmp	r3, #7
 80014aa:	dde2      	ble.n	8001472 <HAL_TIM_PeriodElapsedCallback+0xba>
		  }
		  for (i = 0; i < 8; i++){
 80014ac:	4b3b      	ldr	r3, [pc, #236]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	e018      	b.n	80014e6 <HAL_TIM_PeriodElapsedCallback+0x12e>
			  tx_data[24-i] = bin2hex(speed_data_tmp[2] & 0xF);
 80014b4:	4b3b      	ldr	r3, [pc, #236]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	f003 020f 	and.w	r2, r3, #15
 80014bc:	4b37      	ldr	r3, [pc, #220]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f1c3 0418 	rsb	r4, r3, #24
 80014c4:	4610      	mov	r0, r2
 80014c6:	f7ff f9c1 	bl	800084c <bin2hex>
 80014ca:	4603      	mov	r3, r0
 80014cc:	461a      	mov	r2, r3
 80014ce:	4b36      	ldr	r3, [pc, #216]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 80014d0:	551a      	strb	r2, [r3, r4]
			  speed_data_tmp[2] = speed_data_tmp[2] >> 4;
 80014d2:	4b34      	ldr	r3, [pc, #208]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	111b      	asrs	r3, r3, #4
 80014d8:	4a32      	ldr	r2, [pc, #200]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014da:	6093      	str	r3, [r2, #8]
		  for (i = 0; i < 8; i++){
 80014dc:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	3301      	adds	r3, #1
 80014e2:	4a2e      	ldr	r2, [pc, #184]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014e4:	6013      	str	r3, [r2, #0]
 80014e6:	4b2d      	ldr	r3, [pc, #180]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b07      	cmp	r3, #7
 80014ec:	dde2      	ble.n	80014b4 <HAL_TIM_PeriodElapsedCallback+0xfc>
		  }
		  for (i = 0; i < 8; i++){
 80014ee:	4b2b      	ldr	r3, [pc, #172]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	601a      	str	r2, [r3, #0]
 80014f4:	e018      	b.n	8001528 <HAL_TIM_PeriodElapsedCallback+0x170>
			  tx_data[32-i] = bin2hex(speed_data_tmp[3] & 0xF);
 80014f6:	4b2b      	ldr	r3, [pc, #172]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 80014f8:	68db      	ldr	r3, [r3, #12]
 80014fa:	f003 020f 	and.w	r2, r3, #15
 80014fe:	4b27      	ldr	r3, [pc, #156]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f1c3 0420 	rsb	r4, r3, #32
 8001506:	4610      	mov	r0, r2
 8001508:	f7ff f9a0 	bl	800084c <bin2hex>
 800150c:	4603      	mov	r3, r0
 800150e:	461a      	mov	r2, r3
 8001510:	4b25      	ldr	r3, [pc, #148]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001512:	551a      	strb	r2, [r3, r4]
			  speed_data_tmp[3] = speed_data_tmp[3] >> 4;
 8001514:	4b23      	ldr	r3, [pc, #140]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	111b      	asrs	r3, r3, #4
 800151a:	4a22      	ldr	r2, [pc, #136]	@ (80015a4 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
 800151c:	60d3      	str	r3, [r2, #12]
		  for (i = 0; i < 8; i++){
 800151e:	4b1f      	ldr	r3, [pc, #124]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	3301      	adds	r3, #1
 8001524:	4a1d      	ldr	r2, [pc, #116]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001526:	6013      	str	r3, [r2, #0]
 8001528:	4b1c      	ldr	r3, [pc, #112]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b07      	cmp	r3, #7
 800152e:	dde2      	ble.n	80014f6 <HAL_TIM_PeriodElapsedCallback+0x13e>
		  }
		  for (i = 0; i < 8; i++){
 8001530:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001532:	2200      	movs	r2, #0
 8001534:	601a      	str	r2, [r3, #0]
 8001536:	e00b      	b.n	8001550 <HAL_TIM_PeriodElapsedCallback+0x198>
			  tx_data[40-i] = '0';
 8001538:	4b18      	ldr	r3, [pc, #96]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f1c3 0328 	rsb	r3, r3, #40	@ 0x28
 8001540:	4a19      	ldr	r2, [pc, #100]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001542:	2130      	movs	r1, #48	@ 0x30
 8001544:	54d1      	strb	r1, [r2, r3]
		  for (i = 0; i < 8; i++){
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	4a13      	ldr	r2, [pc, #76]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	2b07      	cmp	r3, #7
 8001556:	ddef      	ble.n	8001538 <HAL_TIM_PeriodElapsedCallback+0x180>
		  }
		  tx_data[0] = 'S';
 8001558:	4b13      	ldr	r3, [pc, #76]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800155a:	2253      	movs	r2, #83	@ 0x53
 800155c:	701a      	strb	r2, [r3, #0]
		  memcpy((char*) (tx_data+42),(char*) gnss_parsedRxData , 16);
 800155e:	4b13      	ldr	r3, [pc, #76]	@ (80015ac <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8001560:	2210      	movs	r2, #16
 8001562:	4913      	ldr	r1, [pc, #76]	@ (80015b0 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8001564:	4618      	mov	r0, r3
 8001566:	f004 fe79 	bl	800625c <memcpy>
		  HAL_UART_Transmit(&hlpuart1, tx_data, 58, 50);
 800156a:	2332      	movs	r3, #50	@ 0x32
 800156c:	223a      	movs	r2, #58	@ 0x3a
 800156e:	490e      	ldr	r1, [pc, #56]	@ (80015a8 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8001570:	4810      	ldr	r0, [pc, #64]	@ (80015b4 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8001572:	f003 fd51 	bl	8005018 <HAL_UART_Transmit>
	}
}
 8001576:	bf00      	nop
 8001578:	370c      	adds	r7, #12
 800157a:	46bd      	mov	sp, r7
 800157c:	bd90      	pop	{r4, r7, pc}
 800157e:	bf00      	nop
 8001580:	2000030c 	.word	0x2000030c
 8001584:	200004f0 	.word	0x200004f0
 8001588:	200004ec 	.word	0x200004ec
 800158c:	200003a4 	.word	0x200003a4
 8001590:	200004f8 	.word	0x200004f8
 8001594:	200001b8 	.word	0x200001b8
 8001598:	20000358 	.word	0x20000358
 800159c:	200004f4 	.word	0x200004f4
 80015a0:	2000044c 	.word	0x2000044c
 80015a4:	2000045c 	.word	0x2000045c
 80015a8:	200004ac 	.word	0x200004ac
 80015ac:	200004d6 	.word	0x200004d6
 80015b0:	20000560 	.word	0x20000560
 80015b4:	20000090 	.word	0x20000090

080015b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	NVIC_SystemReset();
 80015bc:	f7ff f930 	bl	8000820 <__NVIC_SystemReset>

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <HAL_MspInit+0x44>)
 80015c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001604 <HAL_MspInit+0x44>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <HAL_MspInit+0x44>)
 80015d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_MspInit+0x44>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <HAL_MspInit+0x44>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_MspInit+0x44>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80015f6:	f001 ffe7 	bl	80035c8 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000

08001608 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b09e      	sub	sp, #120	@ 0x78
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001620:	f107 0314 	add.w	r3, r7, #20
 8001624:	2250      	movs	r2, #80	@ 0x50
 8001626:	2100      	movs	r1, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f004 fdeb 	bl	8006204 <memset>
  if(hfdcan->Instance==FDCAN1)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a24      	ldr	r2, [pc, #144]	@ (80016c4 <HAL_FDCAN_MspInit+0xbc>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d141      	bne.n	80016bc <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001638:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800163c:	617b      	str	r3, [r7, #20]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 800163e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001642:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001644:	f107 0314 	add.w	r3, r7, #20
 8001648:	4618      	mov	r0, r3
 800164a:	f002 fcfb 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001654:	f7ff ffb0 	bl	80015b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 800165a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165c:	4a1a      	ldr	r2, [pc, #104]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 800165e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001662:	6593      	str	r3, [r2, #88]	@ 0x58
 8001664:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 8001666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001668:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800166c:	613b      	str	r3, [r7, #16]
 800166e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 8001672:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_FDCAN_MspInit+0xc0>)
 800167e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	60fb      	str	r3, [r7, #12]
 8001686:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001688:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800168c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001696:	2300      	movs	r3, #0
 8001698:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800169a:	2309      	movs	r3, #9
 800169c:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169e:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80016a2:	4619      	mov	r1, r3
 80016a4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a8:	f001 fd2c 	bl	8003104 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	2015      	movs	r0, #21
 80016b2:	f000 fc52 	bl	8001f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 80016b6:	2015      	movs	r0, #21
 80016b8:	f000 fc69 	bl	8001f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 80016bc:	bf00      	nop
 80016be:	3778      	adds	r7, #120	@ 0x78
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40006400 	.word	0x40006400
 80016c8:	40021000 	.word	0x40021000

080016cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b0a2      	sub	sp, #136	@ 0x88
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d4:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80016d8:	2200      	movs	r2, #0
 80016da:	601a      	str	r2, [r3, #0]
 80016dc:	605a      	str	r2, [r3, #4]
 80016de:	609a      	str	r2, [r3, #8]
 80016e0:	60da      	str	r2, [r3, #12]
 80016e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016e8:	2250      	movs	r2, #80	@ 0x50
 80016ea:	2100      	movs	r1, #0
 80016ec:	4618      	mov	r0, r3
 80016ee:	f004 fd89 	bl	8006204 <memset>
  if(huart->Instance==LPUART1)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a98      	ldr	r2, [pc, #608]	@ (8001958 <HAL_UART_MspInit+0x28c>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d163      	bne.n	80017c4 <HAL_UART_MspInit+0xf8>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80016fc:	2320      	movs	r3, #32
 80016fe:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001700:	2300      	movs	r3, #0
 8001702:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001704:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001708:	4618      	mov	r0, r3
 800170a:	f002 fc9b 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 800170e:	4603      	mov	r3, r0
 8001710:	2b00      	cmp	r3, #0
 8001712:	d001      	beq.n	8001718 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001714:	f7ff ff50 	bl	80015b8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001718:	4b90      	ldr	r3, [pc, #576]	@ (800195c <HAL_UART_MspInit+0x290>)
 800171a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800171c:	4a8f      	ldr	r2, [pc, #572]	@ (800195c <HAL_UART_MspInit+0x290>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8001724:	4b8d      	ldr	r3, [pc, #564]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001728:	f003 0301 	and.w	r3, r3, #1
 800172c:	623b      	str	r3, [r7, #32]
 800172e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001730:	4b8a      	ldr	r3, [pc, #552]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001732:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001734:	4a89      	ldr	r2, [pc, #548]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800173c:	4b87      	ldr	r3, [pc, #540]	@ (800195c <HAL_UART_MspInit+0x290>)
 800173e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	61fb      	str	r3, [r7, #28]
 8001746:	69fb      	ldr	r3, [r7, #28]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001748:	230c      	movs	r3, #12
 800174a:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800174c:	2302      	movs	r3, #2
 800174e:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001750:	2300      	movs	r3, #0
 8001752:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001754:	2300      	movs	r3, #0
 8001756:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800175a:	230c      	movs	r3, #12
 800175c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001760:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001764:	4619      	mov	r1, r3
 8001766:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800176a:	f001 fccb 	bl	8003104 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 800176e:	4b7c      	ldr	r3, [pc, #496]	@ (8001960 <HAL_UART_MspInit+0x294>)
 8001770:	4a7c      	ldr	r2, [pc, #496]	@ (8001964 <HAL_UART_MspInit+0x298>)
 8001772:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001774:	4b7a      	ldr	r3, [pc, #488]	@ (8001960 <HAL_UART_MspInit+0x294>)
 8001776:	2222      	movs	r2, #34	@ 0x22
 8001778:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800177a:	4b79      	ldr	r3, [pc, #484]	@ (8001960 <HAL_UART_MspInit+0x294>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001780:	4b77      	ldr	r3, [pc, #476]	@ (8001960 <HAL_UART_MspInit+0x294>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001786:	4b76      	ldr	r3, [pc, #472]	@ (8001960 <HAL_UART_MspInit+0x294>)
 8001788:	2280      	movs	r2, #128	@ 0x80
 800178a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800178c:	4b74      	ldr	r3, [pc, #464]	@ (8001960 <HAL_UART_MspInit+0x294>)
 800178e:	2200      	movs	r2, #0
 8001790:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001792:	4b73      	ldr	r3, [pc, #460]	@ (8001960 <HAL_UART_MspInit+0x294>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8001798:	4b71      	ldr	r3, [pc, #452]	@ (8001960 <HAL_UART_MspInit+0x294>)
 800179a:	2220      	movs	r2, #32
 800179c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800179e:	4b70      	ldr	r3, [pc, #448]	@ (8001960 <HAL_UART_MspInit+0x294>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80017a4:	486e      	ldr	r0, [pc, #440]	@ (8001960 <HAL_UART_MspInit+0x294>)
 80017a6:	f000 fc0d 	bl	8001fc4 <HAL_DMA_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <HAL_UART_MspInit+0xe8>
    {
      Error_Handler();
 80017b0:	f7ff ff02 	bl	80015b8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	4a6a      	ldr	r2, [pc, #424]	@ (8001960 <HAL_UART_MspInit+0x294>)
 80017b8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80017bc:	4a68      	ldr	r2, [pc, #416]	@ (8001960 <HAL_UART_MspInit+0x294>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6293      	str	r3, [r2, #40]	@ 0x28
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80017c2:	e0c5      	b.n	8001950 <HAL_UART_MspInit+0x284>
  else if(huart->Instance==UART5)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a67      	ldr	r2, [pc, #412]	@ (8001968 <HAL_UART_MspInit+0x29c>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	f040 8082 	bne.w	80018d4 <HAL_UART_MspInit+0x208>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART5;
 80017d0:	2310      	movs	r3, #16
 80017d2:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Uart5ClockSelection = RCC_UART5CLKSOURCE_PCLK1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017dc:	4618      	mov	r0, r3
 80017de:	f002 fc31 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d001      	beq.n	80017ec <HAL_UART_MspInit+0x120>
      Error_Handler();
 80017e8:	f7ff fee6 	bl	80015b8 <Error_Handler>
    __HAL_RCC_UART5_CLK_ENABLE();
 80017ec:	4b5b      	ldr	r3, [pc, #364]	@ (800195c <HAL_UART_MspInit+0x290>)
 80017ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017f0:	4a5a      	ldr	r2, [pc, #360]	@ (800195c <HAL_UART_MspInit+0x290>)
 80017f2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80017f6:	6593      	str	r3, [r2, #88]	@ 0x58
 80017f8:	4b58      	ldr	r3, [pc, #352]	@ (800195c <HAL_UART_MspInit+0x290>)
 80017fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001800:	61bb      	str	r3, [r7, #24]
 8001802:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001804:	4b55      	ldr	r3, [pc, #340]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001806:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001808:	4a54      	ldr	r2, [pc, #336]	@ (800195c <HAL_UART_MspInit+0x290>)
 800180a:	f043 0304 	orr.w	r3, r3, #4
 800180e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001810:	4b52      	ldr	r3, [pc, #328]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001812:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001814:	f003 0304 	and.w	r3, r3, #4
 8001818:	617b      	str	r3, [r7, #20]
 800181a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800181c:	4b4f      	ldr	r3, [pc, #316]	@ (800195c <HAL_UART_MspInit+0x290>)
 800181e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001820:	4a4e      	ldr	r2, [pc, #312]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001822:	f043 0308 	orr.w	r3, r3, #8
 8001826:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001828:	4b4c      	ldr	r3, [pc, #304]	@ (800195c <HAL_UART_MspInit+0x290>)
 800182a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800182c:	f003 0308 	and.w	r3, r3, #8
 8001830:	613b      	str	r3, [r7, #16]
 8001832:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001834:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001838:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800183a:	2302      	movs	r3, #2
 800183c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183e:	2300      	movs	r3, #0
 8001840:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001842:	2300      	movs	r3, #0
 8001844:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 8001848:	2305      	movs	r3, #5
 800184a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001852:	4619      	mov	r1, r3
 8001854:	4845      	ldr	r0, [pc, #276]	@ (800196c <HAL_UART_MspInit+0x2a0>)
 8001856:	f001 fc55 	bl	8003104 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800185a:	2304      	movs	r3, #4
 800185c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_UART5;
 800186c:	2305      	movs	r3, #5
 800186e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001872:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001876:	4619      	mov	r1, r3
 8001878:	483d      	ldr	r0, [pc, #244]	@ (8001970 <HAL_UART_MspInit+0x2a4>)
 800187a:	f001 fc43 	bl	8003104 <HAL_GPIO_Init>
    hdma_uart5_rx.Instance = DMA1_Channel2;
 800187e:	4b3d      	ldr	r3, [pc, #244]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 8001880:	4a3d      	ldr	r2, [pc, #244]	@ (8001978 <HAL_UART_MspInit+0x2ac>)
 8001882:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Request = DMA_REQUEST_UART5_RX;
 8001884:	4b3b      	ldr	r3, [pc, #236]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 8001886:	2220      	movs	r2, #32
 8001888:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800188a:	4b3a      	ldr	r3, [pc, #232]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 800188c:	2200      	movs	r2, #0
 800188e:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001890:	4b38      	ldr	r3, [pc, #224]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 8001892:	2200      	movs	r2, #0
 8001894:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001896:	4b37      	ldr	r3, [pc, #220]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 8001898:	2280      	movs	r2, #128	@ 0x80
 800189a:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800189c:	4b35      	ldr	r3, [pc, #212]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 800189e:	2200      	movs	r2, #0
 80018a0:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018a2:	4b34      	ldr	r3, [pc, #208]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 80018a8:	4b32      	ldr	r3, [pc, #200]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018ae:	4b31      	ldr	r3, [pc, #196]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 80018b4:	482f      	ldr	r0, [pc, #188]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018b6:	f000 fb85 	bl	8001fc4 <HAL_DMA_Init>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <HAL_UART_MspInit+0x1f8>
      Error_Handler();
 80018c0:	f7ff fe7a 	bl	80015b8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	4a2b      	ldr	r2, [pc, #172]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018c8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80018cc:	4a29      	ldr	r2, [pc, #164]	@ (8001974 <HAL_UART_MspInit+0x2a8>)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80018d2:	e03d      	b.n	8001950 <HAL_UART_MspInit+0x284>
  else if(huart->Instance==USART3)
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	4a28      	ldr	r2, [pc, #160]	@ (800197c <HAL_UART_MspInit+0x2b0>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d138      	bne.n	8001950 <HAL_UART_MspInit+0x284>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80018de:	2304      	movs	r3, #4
 80018e0:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018ea:	4618      	mov	r0, r3
 80018ec:	f002 fbaa 	bl	8004044 <HAL_RCCEx_PeriphCLKConfig>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <HAL_UART_MspInit+0x22e>
      Error_Handler();
 80018f6:	f7ff fe5f 	bl	80015b8 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80018fa:	4b18      	ldr	r3, [pc, #96]	@ (800195c <HAL_UART_MspInit+0x290>)
 80018fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018fe:	4a17      	ldr	r2, [pc, #92]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001900:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001904:	6593      	str	r3, [r2, #88]	@ 0x58
 8001906:	4b15      	ldr	r3, [pc, #84]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001908:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800190e:	60fb      	str	r3, [r7, #12]
 8001910:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001912:	4b12      	ldr	r3, [pc, #72]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001914:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001916:	4a11      	ldr	r2, [pc, #68]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001918:	f043 0302 	orr.w	r3, r3, #2
 800191c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800191e:	4b0f      	ldr	r3, [pc, #60]	@ (800195c <HAL_UART_MspInit+0x290>)
 8001920:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800192a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800192e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001930:	2302      	movs	r3, #2
 8001932:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001934:	2300      	movs	r3, #0
 8001936:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001938:	2300      	movs	r3, #0
 800193a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800193e:	2307      	movs	r3, #7
 8001940:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001948:	4619      	mov	r1, r3
 800194a:	480d      	ldr	r0, [pc, #52]	@ (8001980 <HAL_UART_MspInit+0x2b4>)
 800194c:	f001 fbda 	bl	8003104 <HAL_GPIO_Init>
}
 8001950:	bf00      	nop
 8001952:	3788      	adds	r7, #136	@ 0x88
 8001954:	46bd      	mov	sp, r7
 8001956:	bd80      	pop	{r7, pc}
 8001958:	40008000 	.word	0x40008000
 800195c:	40021000 	.word	0x40021000
 8001960:	2000024c 	.word	0x2000024c
 8001964:	40020008 	.word	0x40020008
 8001968:	40005000 	.word	0x40005000
 800196c:	48000800 	.word	0x48000800
 8001970:	48000c00 	.word	0x48000c00
 8001974:	200002ac 	.word	0x200002ac
 8001978:	4002001c 	.word	0x4002001c
 800197c:	40004800 	.word	0x40004800
 8001980:	48000400 	.word	0x48000400

08001984 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b086      	sub	sp, #24
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001994:	d114      	bne.n	80019c0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001996:	4b26      	ldr	r3, [pc, #152]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 8001998:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199a:	4a25      	ldr	r2, [pc, #148]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 800199c:	f043 0301 	orr.w	r3, r3, #1
 80019a0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019a2:	4b23      	ldr	r3, [pc, #140]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 80019a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a6:	f003 0301 	and.w	r3, r3, #1
 80019aa:	617b      	str	r3, [r7, #20]
 80019ac:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80019ae:	2200      	movs	r2, #0
 80019b0:	2100      	movs	r1, #0
 80019b2:	201c      	movs	r0, #28
 80019b4:	f000 fad1 	bl	8001f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80019b8:	201c      	movs	r0, #28
 80019ba:	f000 fae8 	bl	8001f8e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80019be:	e032      	b.n	8001a26 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM3)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4a1b      	ldr	r2, [pc, #108]	@ (8001a34 <HAL_TIM_Base_MspInit+0xb0>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d114      	bne.n	80019f4 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80019ca:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 80019cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ce:	4a18      	ldr	r2, [pc, #96]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	6593      	str	r3, [r2, #88]	@ 0x58
 80019d6:	4b16      	ldr	r3, [pc, #88]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 80019d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	613b      	str	r3, [r7, #16]
 80019e0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	201d      	movs	r0, #29
 80019e8:	f000 fab7 	bl	8001f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80019ec:	201d      	movs	r0, #29
 80019ee:	f000 face 	bl	8001f8e <HAL_NVIC_EnableIRQ>
}
 80019f2:	e018      	b.n	8001a26 <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM4)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a0f      	ldr	r2, [pc, #60]	@ (8001a38 <HAL_TIM_Base_MspInit+0xb4>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	d113      	bne.n	8001a26 <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80019fe:	4b0c      	ldr	r3, [pc, #48]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a02:	4a0b      	ldr	r2, [pc, #44]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 8001a04:	f043 0304 	orr.w	r3, r3, #4
 8001a08:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a0a:	4b09      	ldr	r3, [pc, #36]	@ (8001a30 <HAL_TIM_Base_MspInit+0xac>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0e:	f003 0304 	and.w	r3, r3, #4
 8001a12:	60fb      	str	r3, [r7, #12]
 8001a14:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001a16:	2200      	movs	r2, #0
 8001a18:	2100      	movs	r1, #0
 8001a1a:	201e      	movs	r0, #30
 8001a1c:	f000 fa9d 	bl	8001f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a20:	201e      	movs	r0, #30
 8001a22:	f000 fab4 	bl	8001f8e <HAL_NVIC_EnableIRQ>
}
 8001a26:	bf00      	nop
 8001a28:	3718      	adds	r7, #24
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000
 8001a34:	40000400 	.word	0x40000400
 8001a38:	40000800 	.word	0x40000800

08001a3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a40:	bf00      	nop
 8001a42:	e7fd      	b.n	8001a40 <NMI_Handler+0x4>

08001a44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a44:	b480      	push	{r7}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a48:	bf00      	nop
 8001a4a:	e7fd      	b.n	8001a48 <HardFault_Handler+0x4>

08001a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a50:	bf00      	nop
 8001a52:	e7fd      	b.n	8001a50 <MemManage_Handler+0x4>

08001a54 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <BusFault_Handler+0x4>

08001a5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a60:	bf00      	nop
 8001a62:	e7fd      	b.n	8001a60 <UsageFault_Handler+0x4>

08001a64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr

08001a72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a72:	b480      	push	{r7}
 8001a74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	46bd      	mov	sp, r7
 8001a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8c:	4770      	bx	lr

08001a8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a8e:	b580      	push	{r7, lr}
 8001a90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a92:	f000 f947 	bl	8001d24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a96:	bf00      	nop
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8001aa0:	4802      	ldr	r0, [pc, #8]	@ (8001aac <DMA1_Channel1_IRQHandler+0x10>)
 8001aa2:	f000 fbb2 	bl	800220a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001aa6:	bf00      	nop
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	2000024c 	.word	0x2000024c

08001ab0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 8001ab4:	4802      	ldr	r0, [pc, #8]	@ (8001ac0 <DMA1_Channel2_IRQHandler+0x10>)
 8001ab6:	f000 fba8 	bl	800220a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	200002ac 	.word	0x200002ac

08001ac4 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001ac8:	4802      	ldr	r0, [pc, #8]	@ (8001ad4 <FDCAN1_IT0_IRQHandler+0x10>)
 8001aca:	f001 f8a1 	bl	8002c10 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000002c 	.word	0x2000002c

08001ad8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001adc:	4802      	ldr	r0, [pc, #8]	@ (8001ae8 <TIM2_IRQHandler+0x10>)
 8001ade:	f002 fdb5 	bl	800464c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	2000030c 	.word	0x2000030c

08001aec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001af0:	4802      	ldr	r0, [pc, #8]	@ (8001afc <TIM3_IRQHandler+0x10>)
 8001af2:	f002 fdab 	bl	800464c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000358 	.word	0x20000358

08001b00 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001b04:	4802      	ldr	r0, [pc, #8]	@ (8001b10 <TIM4_IRQHandler+0x10>)
 8001b06:	f002 fda1 	bl	800464c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200003a4 	.word	0x200003a4

08001b14 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001b18:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001b1c:	f001 fc8c 	bl	8003438 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001b20:	bf00      	nop
 8001b22:	bd80      	pop	{r7, pc}

08001b24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001b24:	b480      	push	{r7}
 8001b26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001b28:	4b06      	ldr	r3, [pc, #24]	@ (8001b44 <SystemInit+0x20>)
 8001b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001b2e:	4a05      	ldr	r2, [pc, #20]	@ (8001b44 <SystemInit+0x20>)
 8001b30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001b34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b38:	bf00      	nop
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b40:	4770      	bx	lr
 8001b42:	bf00      	nop
 8001b44:	e000ed00 	.word	0xe000ed00

08001b48 <Int2HexArray>:
#include "main.h"
#include "stm32g4xx_hal.h"
#include "stdint.h"

void Int2HexArray(uint8_t TxData[8], int32_t rpm)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b085      	sub	sp, #20
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	6039      	str	r1, [r7, #0]
	int8_t i = 0;
 8001b52:	2300      	movs	r3, #0
 8001b54:	73fb      	strb	r3, [r7, #15]
	for(i = 3; i >= 0; i--){
 8001b56:	2303      	movs	r3, #3
 8001b58:	73fb      	strb	r3, [r7, #15]
 8001b5a:	e00f      	b.n	8001b7c <Int2HexArray+0x34>
		TxData[i] = 0xFF & rpm;
 8001b5c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b60:	687a      	ldr	r2, [r7, #4]
 8001b62:	4413      	add	r3, r2
 8001b64:	683a      	ldr	r2, [r7, #0]
 8001b66:	b2d2      	uxtb	r2, r2
 8001b68:	701a      	strb	r2, [r3, #0]
		rpm = rpm >> 8;
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	121b      	asrs	r3, r3, #8
 8001b6e:	603b      	str	r3, [r7, #0]
	for(i = 3; i >= 0; i--){
 8001b70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b74:	b2db      	uxtb	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	73fb      	strb	r3, [r7, #15]
 8001b7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	daeb      	bge.n	8001b5c <Int2HexArray+0x14>
	}
}
 8001b84:	bf00      	nop
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <VESC_RUN_RPM>:
	    TxData[3 - i] = (pos >> (8 * i)) & 0xFF;
	}
}

void VESC_RUN_RPM(int32_t rpm, uint8_t can_id, FDCAN_TxHeaderTypeDef* TxHeader, FDCAN_HandleTypeDef* hfdcan)
{
 8001b92:	b580      	push	{r7, lr}
 8001b94:	b086      	sub	sp, #24
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	60f8      	str	r0, [r7, #12]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	72fb      	strb	r3, [r7, #11]
	uint8_t TxData[8] = {0, 0, 0, 0, 0, 0, 0, 0};
 8001ba2:	f107 0310 	add.w	r3, r7, #16
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
 8001baa:	605a      	str	r2, [r3, #4]
	Int2HexArray(TxData, rpm);
 8001bac:	f107 0310 	add.w	r3, r7, #16
 8001bb0:	68f9      	ldr	r1, [r7, #12]
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff ffc8 	bl	8001b48 <Int2HexArray>
	TxHeader->Identifier = 0x300 | can_id;
 8001bb8:	7afb      	ldrb	r3, [r7, #11]
 8001bba:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8001bbe:	461a      	mov	r2, r3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	601a      	str	r2, [r3, #0]
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, TxHeader, TxData) != HAL_OK){
 8001bc4:	f107 0310 	add.w	r3, r7, #16
 8001bc8:	461a      	mov	r2, r3
 8001bca:	6879      	ldr	r1, [r7, #4]
 8001bcc:	6838      	ldr	r0, [r7, #0]
 8001bce:	f000 fded 	bl	80027ac <HAL_FDCAN_AddMessageToTxFifoQ>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <VESC_RUN_RPM+0x4a>
		Error_Handler();
 8001bd8:	f7ff fcee 	bl	80015b8 <Error_Handler>
	}
}
 8001bdc:	bf00      	nop
 8001bde:	3718      	adds	r7, #24
 8001be0:	46bd      	mov	sp, r7
 8001be2:	bd80      	pop	{r7, pc}

08001be4 <VESC_RUN_HANDBRAKE>:
	}
}


void VESC_RUN_HANDBRAKE(uint8_t can_id, FDCAN_TxHeaderTypeDef* TxHeader, FDCAN_HandleTypeDef* hfdcan)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
 8001bf0:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData[8] = {0x00, 0x00, 0x13, 0x88, 0x00, 0x00, 0x00, 0x00};
 8001bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8001c28 <VESC_RUN_HANDBRAKE+0x44>)
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	617b      	str	r3, [r7, #20]
	TxHeader->Identifier = 0x200 | can_id;
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001c00:	461a      	mov	r2, r3
 8001c02:	68bb      	ldr	r3, [r7, #8]
 8001c04:	601a      	str	r2, [r3, #0]
	if(HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, TxHeader, TxData) != HAL_OK){
 8001c06:	f107 0310 	add.w	r3, r7, #16
 8001c0a:	461a      	mov	r2, r3
 8001c0c:	68b9      	ldr	r1, [r7, #8]
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 fdcc 	bl	80027ac <HAL_FDCAN_AddMessageToTxFifoQ>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <VESC_RUN_HANDBRAKE+0x3a>
		Error_Handler();
 8001c1a:	f7ff fccd 	bl	80015b8 <Error_Handler>
	}
}
 8001c1e:	bf00      	nop
 8001c20:	3718      	adds	r7, #24
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	88130000 	.word	0x88130000

08001c2c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001c2c:	480d      	ldr	r0, [pc, #52]	@ (8001c64 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001c2e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c30:	f7ff ff78 	bl	8001b24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c34:	480c      	ldr	r0, [pc, #48]	@ (8001c68 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c36:	490d      	ldr	r1, [pc, #52]	@ (8001c6c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c38:	4a0d      	ldr	r2, [pc, #52]	@ (8001c70 <LoopForever+0xe>)
  movs r3, #0
 8001c3a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001c3c:	e002      	b.n	8001c44 <LoopCopyDataInit>

08001c3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c42:	3304      	adds	r3, #4

08001c44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c48:	d3f9      	bcc.n	8001c3e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001c74 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c4c:	4c0a      	ldr	r4, [pc, #40]	@ (8001c78 <LoopForever+0x16>)
  movs r3, #0
 8001c4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c50:	e001      	b.n	8001c56 <LoopFillZerobss>

08001c52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c54:	3204      	adds	r2, #4

08001c56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c58:	d3fb      	bcc.n	8001c52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c5a:	f004 fadb 	bl	8006214 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c5e:	f7fe fe15 	bl	800088c <main>

08001c62 <LoopForever>:

LoopForever:
    b LoopForever
 8001c62:	e7fe      	b.n	8001c62 <LoopForever>
  ldr   r0, =_estack
 8001c64:	2001c000 	.word	0x2001c000
  ldr r0, =_sdata
 8001c68:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c6c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001c70:	080062f0 	.word	0x080062f0
  ldr r2, =_sbss
 8001c74:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001c78:	20000588 	.word	0x20000588

08001c7c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c7c:	e7fe      	b.n	8001c7c <ADC1_2_IRQHandler>

08001c7e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	b082      	sub	sp, #8
 8001c82:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c84:	2300      	movs	r3, #0
 8001c86:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c88:	2003      	movs	r0, #3
 8001c8a:	f000 f95b 	bl	8001f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c8e:	2000      	movs	r0, #0
 8001c90:	f000 f80e 	bl	8001cb0 <HAL_InitTick>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d002      	beq.n	8001ca0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	71fb      	strb	r3, [r7, #7]
 8001c9e:	e001      	b.n	8001ca4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001ca0:	f7ff fc8e 	bl	80015c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001ca4:	79fb      	ldrb	r3, [r7, #7]

}
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	3708      	adds	r7, #8
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
	...

08001cb0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001cb8:	2300      	movs	r3, #0
 8001cba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001cbc:	4b16      	ldr	r3, [pc, #88]	@ (8001d18 <HAL_InitTick+0x68>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d022      	beq.n	8001d0a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001cc4:	4b15      	ldr	r3, [pc, #84]	@ (8001d1c <HAL_InitTick+0x6c>)
 8001cc6:	681a      	ldr	r2, [r3, #0]
 8001cc8:	4b13      	ldr	r3, [pc, #76]	@ (8001d18 <HAL_InitTick+0x68>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001cd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f000 f966 	bl	8001faa <HAL_SYSTICK_Config>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10f      	bne.n	8001d04 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2b0f      	cmp	r3, #15
 8001ce8:	d809      	bhi.n	8001cfe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001cea:	2200      	movs	r2, #0
 8001cec:	6879      	ldr	r1, [r7, #4]
 8001cee:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf2:	f000 f932 	bl	8001f5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001cf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001d20 <HAL_InitTick+0x70>)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6013      	str	r3, [r2, #0]
 8001cfc:	e007      	b.n	8001d0e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	73fb      	strb	r3, [r7, #15]
 8001d02:	e004      	b.n	8001d0e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001d04:	2301      	movs	r3, #1
 8001d06:	73fb      	strb	r3, [r7, #15]
 8001d08:	e001      	b.n	8001d0e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000008 	.word	0x20000008
 8001d1c:	20000000 	.word	0x20000000
 8001d20:	20000004 	.word	0x20000004

08001d24 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001d28:	4b05      	ldr	r3, [pc, #20]	@ (8001d40 <HAL_IncTick+0x1c>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	4b05      	ldr	r3, [pc, #20]	@ (8001d44 <HAL_IncTick+0x20>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4413      	add	r3, r2
 8001d32:	4a03      	ldr	r2, [pc, #12]	@ (8001d40 <HAL_IncTick+0x1c>)
 8001d34:	6013      	str	r3, [r2, #0]
}
 8001d36:	bf00      	nop
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3e:	4770      	bx	lr
 8001d40:	20000584 	.word	0x20000584
 8001d44:	20000008 	.word	0x20000008

08001d48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  return uwTick;
 8001d4c:	4b03      	ldr	r3, [pc, #12]	@ (8001d5c <HAL_GetTick+0x14>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
}
 8001d50:	4618      	mov	r0, r3
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	20000584 	.word	0x20000584

08001d60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b084      	sub	sp, #16
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001d68:	f7ff ffee 	bl	8001d48 <HAL_GetTick>
 8001d6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d78:	d004      	beq.n	8001d84 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001d7a:	4b09      	ldr	r3, [pc, #36]	@ (8001da0 <HAL_Delay+0x40>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68fa      	ldr	r2, [r7, #12]
 8001d80:	4413      	add	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001d84:	bf00      	nop
 8001d86:	f7ff ffdf 	bl	8001d48 <HAL_GetTick>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	1ad3      	subs	r3, r2, r3
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d8f7      	bhi.n	8001d86 <HAL_Delay+0x26>
  {
  }
}
 8001d96:	bf00      	nop
 8001d98:	bf00      	nop
 8001d9a:	3710      	adds	r7, #16
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000008 	.word	0x20000008

08001da4 <__NVIC_SetPriorityGrouping>:
{
 8001da4:	b480      	push	{r7}
 8001da6:	b085      	sub	sp, #20
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	f003 0307 	and.w	r3, r3, #7
 8001db2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db4:	4b0c      	ldr	r3, [pc, #48]	@ (8001de8 <__NVIC_SetPriorityGrouping+0x44>)
 8001db6:	68db      	ldr	r3, [r3, #12]
 8001db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dba:	68ba      	ldr	r2, [r7, #8]
 8001dbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dd6:	4a04      	ldr	r2, [pc, #16]	@ (8001de8 <__NVIC_SetPriorityGrouping+0x44>)
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	60d3      	str	r3, [r2, #12]
}
 8001ddc:	bf00      	nop
 8001dde:	3714      	adds	r7, #20
 8001de0:	46bd      	mov	sp, r7
 8001de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de6:	4770      	bx	lr
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <__NVIC_GetPriorityGrouping>:
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df0:	4b04      	ldr	r3, [pc, #16]	@ (8001e04 <__NVIC_GetPriorityGrouping+0x18>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	0a1b      	lsrs	r3, r3, #8
 8001df6:	f003 0307 	and.w	r3, r3, #7
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e02:	4770      	bx	lr
 8001e04:	e000ed00 	.word	0xe000ed00

08001e08 <__NVIC_EnableIRQ>:
{
 8001e08:	b480      	push	{r7}
 8001e0a:	b083      	sub	sp, #12
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	4603      	mov	r3, r0
 8001e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	db0b      	blt.n	8001e32 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1a:	79fb      	ldrb	r3, [r7, #7]
 8001e1c:	f003 021f 	and.w	r2, r3, #31
 8001e20:	4907      	ldr	r1, [pc, #28]	@ (8001e40 <__NVIC_EnableIRQ+0x38>)
 8001e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e26:	095b      	lsrs	r3, r3, #5
 8001e28:	2001      	movs	r0, #1
 8001e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8001e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e32:	bf00      	nop
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000e100 	.word	0xe000e100

08001e44 <__NVIC_SetPriority>:
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	6039      	str	r1, [r7, #0]
 8001e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	db0a      	blt.n	8001e6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e58:	683b      	ldr	r3, [r7, #0]
 8001e5a:	b2da      	uxtb	r2, r3
 8001e5c:	490c      	ldr	r1, [pc, #48]	@ (8001e90 <__NVIC_SetPriority+0x4c>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	0112      	lsls	r2, r2, #4
 8001e64:	b2d2      	uxtb	r2, r2
 8001e66:	440b      	add	r3, r1
 8001e68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001e6c:	e00a      	b.n	8001e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	b2da      	uxtb	r2, r3
 8001e72:	4908      	ldr	r1, [pc, #32]	@ (8001e94 <__NVIC_SetPriority+0x50>)
 8001e74:	79fb      	ldrb	r3, [r7, #7]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	3b04      	subs	r3, #4
 8001e7c:	0112      	lsls	r2, r2, #4
 8001e7e:	b2d2      	uxtb	r2, r2
 8001e80:	440b      	add	r3, r1
 8001e82:	761a      	strb	r2, [r3, #24]
}
 8001e84:	bf00      	nop
 8001e86:	370c      	adds	r7, #12
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8e:	4770      	bx	lr
 8001e90:	e000e100 	.word	0xe000e100
 8001e94:	e000ed00 	.word	0xe000ed00

08001e98 <NVIC_EncodePriority>:
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b089      	sub	sp, #36	@ 0x24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 0307 	and.w	r3, r3, #7
 8001eaa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	f1c3 0307 	rsb	r3, r3, #7
 8001eb2:	2b04      	cmp	r3, #4
 8001eb4:	bf28      	it	cs
 8001eb6:	2304      	movcs	r3, #4
 8001eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001eba:	69fb      	ldr	r3, [r7, #28]
 8001ebc:	3304      	adds	r3, #4
 8001ebe:	2b06      	cmp	r3, #6
 8001ec0:	d902      	bls.n	8001ec8 <NVIC_EncodePriority+0x30>
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	3b03      	subs	r3, #3
 8001ec6:	e000      	b.n	8001eca <NVIC_EncodePriority+0x32>
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed6:	43da      	mvns	r2, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	401a      	ands	r2, r3
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8001eea:	43d9      	mvns	r1, r3
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef0:	4313      	orrs	r3, r2
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3724      	adds	r7, #36	@ 0x24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
	...

08001f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3b01      	subs	r3, #1
 8001f0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f10:	d301      	bcc.n	8001f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f12:	2301      	movs	r3, #1
 8001f14:	e00f      	b.n	8001f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f16:	4a0a      	ldr	r2, [pc, #40]	@ (8001f40 <SysTick_Config+0x40>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	3b01      	subs	r3, #1
 8001f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f1e:	210f      	movs	r1, #15
 8001f20:	f04f 30ff 	mov.w	r0, #4294967295
 8001f24:	f7ff ff8e 	bl	8001e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f28:	4b05      	ldr	r3, [pc, #20]	@ (8001f40 <SysTick_Config+0x40>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f2e:	4b04      	ldr	r3, [pc, #16]	@ (8001f40 <SysTick_Config+0x40>)
 8001f30:	2207      	movs	r2, #7
 8001f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	e000e010 	.word	0xe000e010

08001f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f4c:	6878      	ldr	r0, [r7, #4]
 8001f4e:	f7ff ff29 	bl	8001da4 <__NVIC_SetPriorityGrouping>
}
 8001f52:	bf00      	nop
 8001f54:	3708      	adds	r7, #8
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001f5a:	b580      	push	{r7, lr}
 8001f5c:	b086      	sub	sp, #24
 8001f5e:	af00      	add	r7, sp, #0
 8001f60:	4603      	mov	r3, r0
 8001f62:	60b9      	str	r1, [r7, #8]
 8001f64:	607a      	str	r2, [r7, #4]
 8001f66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001f68:	f7ff ff40 	bl	8001dec <__NVIC_GetPriorityGrouping>
 8001f6c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	68b9      	ldr	r1, [r7, #8]
 8001f72:	6978      	ldr	r0, [r7, #20]
 8001f74:	f7ff ff90 	bl	8001e98 <NVIC_EncodePriority>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7e:	4611      	mov	r1, r2
 8001f80:	4618      	mov	r0, r3
 8001f82:	f7ff ff5f 	bl	8001e44 <__NVIC_SetPriority>
}
 8001f86:	bf00      	nop
 8001f88:	3718      	adds	r7, #24
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b082      	sub	sp, #8
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	4603      	mov	r3, r0
 8001f96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f9c:	4618      	mov	r0, r3
 8001f9e:	f7ff ff33 	bl	8001e08 <__NVIC_EnableIRQ>
}
 8001fa2:	bf00      	nop
 8001fa4:	3708      	adds	r7, #8
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}

08001faa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001faa:	b580      	push	{r7, lr}
 8001fac:	b082      	sub	sp, #8
 8001fae:	af00      	add	r7, sp, #0
 8001fb0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f7ff ffa4 	bl	8001f00 <SysTick_Config>
 8001fb8:	4603      	mov	r3, r0
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3708      	adds	r7, #8
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
	...

08001fc4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b084      	sub	sp, #16
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d101      	bne.n	8001fd6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e08d      	b.n	80020f2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	4b47      	ldr	r3, [pc, #284]	@ (80020fc <HAL_DMA_Init+0x138>)
 8001fde:	429a      	cmp	r2, r3
 8001fe0:	d80f      	bhi.n	8002002 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	4b45      	ldr	r3, [pc, #276]	@ (8002100 <HAL_DMA_Init+0x13c>)
 8001fea:	4413      	add	r3, r2
 8001fec:	4a45      	ldr	r2, [pc, #276]	@ (8002104 <HAL_DMA_Init+0x140>)
 8001fee:	fba2 2303 	umull	r2, r3, r2, r3
 8001ff2:	091b      	lsrs	r3, r3, #4
 8001ff4:	009a      	lsls	r2, r3, #2
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	4a42      	ldr	r2, [pc, #264]	@ (8002108 <HAL_DMA_Init+0x144>)
 8001ffe:	641a      	str	r2, [r3, #64]	@ 0x40
 8002000:	e00e      	b.n	8002020 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	461a      	mov	r2, r3
 8002008:	4b40      	ldr	r3, [pc, #256]	@ (800210c <HAL_DMA_Init+0x148>)
 800200a:	4413      	add	r3, r2
 800200c:	4a3d      	ldr	r2, [pc, #244]	@ (8002104 <HAL_DMA_Init+0x140>)
 800200e:	fba2 2303 	umull	r2, r3, r2, r3
 8002012:	091b      	lsrs	r3, r3, #4
 8002014:	009a      	lsls	r2, r3, #2
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a3c      	ldr	r2, [pc, #240]	@ (8002110 <HAL_DMA_Init+0x14c>)
 800201e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002036:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800203a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002044:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	691b      	ldr	r3, [r3, #16]
 800204a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002050:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800205c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a1b      	ldr	r3, [r3, #32]
 8002062:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002064:	68fa      	ldr	r2, [r7, #12]
 8002066:	4313      	orrs	r3, r2
 8002068:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	68fa      	ldr	r2, [r7, #12]
 8002070:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f9b6 	bl	80023e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002080:	d102      	bne.n	8002088 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2200      	movs	r2, #0
 8002086:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002090:	b2d2      	uxtb	r2, r2
 8002092:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800209c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d010      	beq.n	80020c8 <HAL_DMA_Init+0x104>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b04      	cmp	r3, #4
 80020ac:	d80c      	bhi.n	80020c8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f000 f9d6 	bl	8002460 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b8:	2200      	movs	r2, #0
 80020ba:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	e008      	b.n	80020da <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2200      	movs	r2, #0
 80020cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2200      	movs	r2, #0
 80020d2:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2201      	movs	r2, #1
 80020e4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80020f0:	2300      	movs	r3, #0
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3710      	adds	r7, #16
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}
 80020fa:	bf00      	nop
 80020fc:	40020407 	.word	0x40020407
 8002100:	bffdfff8 	.word	0xbffdfff8
 8002104:	cccccccd 	.word	0xcccccccd
 8002108:	40020000 	.word	0x40020000
 800210c:	bffdfbf8 	.word	0xbffdfbf8
 8002110:	40020400 	.word	0x40020400

08002114 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b086      	sub	sp, #24
 8002118:	af00      	add	r7, sp, #0
 800211a:	60f8      	str	r0, [r7, #12]
 800211c:	60b9      	str	r1, [r7, #8]
 800211e:	607a      	str	r2, [r7, #4]
 8002120:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002122:	2300      	movs	r3, #0
 8002124:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_DMA_Start_IT+0x20>
 8002130:	2302      	movs	r3, #2
 8002132:	e066      	b.n	8002202 <HAL_DMA_Start_IT+0xee>
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002142:	b2db      	uxtb	r3, r3
 8002144:	2b01      	cmp	r3, #1
 8002146:	d155      	bne.n	80021f4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	2202      	movs	r2, #2
 800214c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	2200      	movs	r2, #0
 8002154:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f022 0201 	bic.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002166:	683b      	ldr	r3, [r7, #0]
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	68b9      	ldr	r1, [r7, #8]
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 f8fb 	bl	8002368 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	2b00      	cmp	r3, #0
 8002178:	d008      	beq.n	800218c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f042 020e 	orr.w	r2, r2, #14
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	e00f      	b.n	80021ac <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	681a      	ldr	r2, [r3, #0]
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f022 0204 	bic.w	r2, r2, #4
 800219a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f042 020a 	orr.w	r2, r2, #10
 80021aa:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d007      	beq.n	80021ca <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021c8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d007      	beq.n	80021e2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021dc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80021e0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0201 	orr.w	r2, r2, #1
 80021f0:	601a      	str	r2, [r3, #0]
 80021f2:	e005      	b.n	8002200 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80021fc:	2302      	movs	r3, #2
 80021fe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002200:	7dfb      	ldrb	r3, [r7, #23]
}
 8002202:	4618      	mov	r0, r3
 8002204:	3718      	adds	r7, #24
 8002206:	46bd      	mov	sp, r7
 8002208:	bd80      	pop	{r7, pc}

0800220a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800220a:	b580      	push	{r7, lr}
 800220c:	b084      	sub	sp, #16
 800220e:	af00      	add	r7, sp, #0
 8002210:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002226:	f003 031f 	and.w	r3, r3, #31
 800222a:	2204      	movs	r2, #4
 800222c:	409a      	lsls	r2, r3
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	4013      	ands	r3, r2
 8002232:	2b00      	cmp	r3, #0
 8002234:	d026      	beq.n	8002284 <HAL_DMA_IRQHandler+0x7a>
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	f003 0304 	and.w	r3, r3, #4
 800223c:	2b00      	cmp	r3, #0
 800223e:	d021      	beq.n	8002284 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	f003 0320 	and.w	r3, r3, #32
 800224a:	2b00      	cmp	r3, #0
 800224c:	d107      	bne.n	800225e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f022 0204 	bic.w	r2, r2, #4
 800225c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002262:	f003 021f 	and.w	r2, r3, #31
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800226a:	2104      	movs	r1, #4
 800226c:	fa01 f202 	lsl.w	r2, r1, r2
 8002270:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	2b00      	cmp	r3, #0
 8002278:	d071      	beq.n	800235e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002282:	e06c      	b.n	800235e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	2202      	movs	r2, #2
 800228e:	409a      	lsls	r2, r3
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4013      	ands	r3, r2
 8002294:	2b00      	cmp	r3, #0
 8002296:	d02e      	beq.n	80022f6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	f003 0302 	and.w	r3, r3, #2
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d029      	beq.n	80022f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0320 	and.w	r3, r3, #32
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d10b      	bne.n	80022c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f022 020a 	bic.w	r2, r2, #10
 80022be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2201      	movs	r2, #1
 80022c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022cc:	f003 021f 	and.w	r2, r3, #31
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022d4:	2102      	movs	r1, #2
 80022d6:	fa01 f202 	lsl.w	r2, r1, r2
 80022da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2200      	movs	r2, #0
 80022e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d038      	beq.n	800235e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022f0:	6878      	ldr	r0, [r7, #4]
 80022f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80022f4:	e033      	b.n	800235e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022fa:	f003 031f 	and.w	r3, r3, #31
 80022fe:	2208      	movs	r2, #8
 8002300:	409a      	lsls	r2, r3
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	4013      	ands	r3, r2
 8002306:	2b00      	cmp	r3, #0
 8002308:	d02a      	beq.n	8002360 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d025      	beq.n	8002360 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f022 020e 	bic.w	r2, r2, #14
 8002322:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002328:	f003 021f 	and.w	r2, r3, #31
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	2101      	movs	r1, #1
 8002332:	fa01 f202 	lsl.w	r2, r1, r2
 8002336:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2201      	movs	r2, #1
 8002342:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2200      	movs	r2, #0
 800234a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002352:	2b00      	cmp	r3, #0
 8002354:	d004      	beq.n	8002360 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800235a:	6878      	ldr	r0, [r7, #4]
 800235c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800235e:	bf00      	nop
 8002360:	bf00      	nop
}
 8002362:	3710      	adds	r7, #16
 8002364:	46bd      	mov	sp, r7
 8002366:	bd80      	pop	{r7, pc}

08002368 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002368:	b480      	push	{r7}
 800236a:	b085      	sub	sp, #20
 800236c:	af00      	add	r7, sp, #0
 800236e:	60f8      	str	r0, [r7, #12]
 8002370:	60b9      	str	r1, [r7, #8]
 8002372:	607a      	str	r2, [r7, #4]
 8002374:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800237e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002384:	2b00      	cmp	r3, #0
 8002386:	d004      	beq.n	8002392 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800238c:	68fa      	ldr	r2, [r7, #12]
 800238e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002390:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002396:	f003 021f 	and.w	r2, r3, #31
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800239e:	2101      	movs	r1, #1
 80023a0:	fa01 f202 	lsl.w	r2, r1, r2
 80023a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	683a      	ldr	r2, [r7, #0]
 80023ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	2b10      	cmp	r3, #16
 80023b4:	d108      	bne.n	80023c8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	687a      	ldr	r2, [r7, #4]
 80023bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	68ba      	ldr	r2, [r7, #8]
 80023c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80023c6:	e007      	b.n	80023d8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68ba      	ldr	r2, [r7, #8]
 80023ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	687a      	ldr	r2, [r7, #4]
 80023d6:	60da      	str	r2, [r3, #12]
}
 80023d8:	bf00      	nop
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	461a      	mov	r2, r3
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d802      	bhi.n	80023fe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80023f8:	4b15      	ldr	r3, [pc, #84]	@ (8002450 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80023fa:	617b      	str	r3, [r7, #20]
 80023fc:	e001      	b.n	8002402 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80023fe:	4b15      	ldr	r3, [pc, #84]	@ (8002454 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002400:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	b2db      	uxtb	r3, r3
 800240c:	3b08      	subs	r3, #8
 800240e:	4a12      	ldr	r2, [pc, #72]	@ (8002458 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002410:	fba2 2303 	umull	r2, r3, r2, r3
 8002414:	091b      	lsrs	r3, r3, #4
 8002416:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800241c:	089b      	lsrs	r3, r3, #2
 800241e:	009a      	lsls	r2, r3, #2
 8002420:	693b      	ldr	r3, [r7, #16]
 8002422:	4413      	add	r3, r2
 8002424:	461a      	mov	r2, r3
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	4a0b      	ldr	r2, [pc, #44]	@ (800245c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800242e:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f003 031f 	and.w	r3, r3, #31
 8002436:	2201      	movs	r2, #1
 8002438:	409a      	lsls	r2, r3
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800243e:	bf00      	nop
 8002440:	371c      	adds	r7, #28
 8002442:	46bd      	mov	sp, r7
 8002444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002448:	4770      	bx	lr
 800244a:	bf00      	nop
 800244c:	40020407 	.word	0x40020407
 8002450:	40020800 	.word	0x40020800
 8002454:	40020820 	.word	0x40020820
 8002458:	cccccccd 	.word	0xcccccccd
 800245c:	40020880 	.word	0x40020880

08002460 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002460:	b480      	push	{r7}
 8002462:	b085      	sub	sp, #20
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	685b      	ldr	r3, [r3, #4]
 800246c:	b2db      	uxtb	r3, r3
 800246e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002470:	68fa      	ldr	r2, [r7, #12]
 8002472:	4b0b      	ldr	r3, [pc, #44]	@ (80024a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002474:	4413      	add	r3, r2
 8002476:	009b      	lsls	r3, r3, #2
 8002478:	461a      	mov	r2, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a08      	ldr	r2, [pc, #32]	@ (80024a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002482:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	3b01      	subs	r3, #1
 8002488:	f003 031f 	and.w	r3, r3, #31
 800248c:	2201      	movs	r2, #1
 800248e:	409a      	lsls	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249e:	4770      	bx	lr
 80024a0:	1000823f 	.word	0x1000823f
 80024a4:	40020940 	.word	0x40020940

080024a8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b084      	sub	sp, #16
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d101      	bne.n	80024ba <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 80024b6:	2301      	movs	r3, #1
 80024b8:	e147      	b.n	800274a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d106      	bne.n	80024d4 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f7ff f89a 	bl	8001608 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699a      	ldr	r2, [r3, #24]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f022 0210 	bic.w	r2, r2, #16
 80024e2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024e4:	f7ff fc30 	bl	8001d48 <HAL_GetTick>
 80024e8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80024ea:	e012      	b.n	8002512 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80024ec:	f7ff fc2c 	bl	8001d48 <HAL_GetTick>
 80024f0:	4602      	mov	r2, r0
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b0a      	cmp	r3, #10
 80024f8:	d90b      	bls.n	8002512 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fe:	f043 0201 	orr.w	r2, r3, #1
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2203      	movs	r2, #3
 800250a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800250e:	2301      	movs	r3, #1
 8002510:	e11b      	b.n	800274a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	699b      	ldr	r3, [r3, #24]
 8002518:	f003 0308 	and.w	r3, r3, #8
 800251c:	2b08      	cmp	r3, #8
 800251e:	d0e5      	beq.n	80024ec <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	699a      	ldr	r2, [r3, #24]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f042 0201 	orr.w	r2, r2, #1
 800252e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002530:	f7ff fc0a 	bl	8001d48 <HAL_GetTick>
 8002534:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8002536:	e012      	b.n	800255e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8002538:	f7ff fc06 	bl	8001d48 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b0a      	cmp	r3, #10
 8002544:	d90b      	bls.n	800255e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800254a:	f043 0201 	orr.w	r2, r3, #1
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2203      	movs	r2, #3
 8002556:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800255a:	2301      	movs	r3, #1
 800255c:	e0f5      	b.n	800274a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	2b00      	cmp	r3, #0
 800256a:	d0e5      	beq.n	8002538 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	699a      	ldr	r2, [r3, #24]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f042 0202 	orr.w	r2, r2, #2
 800257a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a74      	ldr	r2, [pc, #464]	@ (8002754 <HAL_FDCAN_Init+0x2ac>)
 8002582:	4293      	cmp	r3, r2
 8002584:	d103      	bne.n	800258e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8002586:	4a74      	ldr	r2, [pc, #464]	@ (8002758 <HAL_FDCAN_Init+0x2b0>)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	7c1b      	ldrb	r3, [r3, #16]
 8002592:	2b01      	cmp	r3, #1
 8002594:	d108      	bne.n	80025a8 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699a      	ldr	r2, [r3, #24]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80025a4:	619a      	str	r2, [r3, #24]
 80025a6:	e007      	b.n	80025b8 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	699a      	ldr	r2, [r3, #24]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80025b6:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	7c5b      	ldrb	r3, [r3, #17]
 80025bc:	2b01      	cmp	r3, #1
 80025be:	d108      	bne.n	80025d2 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699a      	ldr	r2, [r3, #24]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80025ce:	619a      	str	r2, [r3, #24]
 80025d0:	e007      	b.n	80025e2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	699a      	ldr	r2, [r3, #24]
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80025e0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	7c9b      	ldrb	r3, [r3, #18]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d108      	bne.n	80025fc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	699a      	ldr	r2, [r3, #24]
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80025f8:	619a      	str	r2, [r3, #24]
 80025fa:	e007      	b.n	800260c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	699a      	ldr	r2, [r3, #24]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800260a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	699b      	ldr	r3, [r3, #24]
 8002612:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	689a      	ldr	r2, [r3, #8]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699a      	ldr	r2, [r3, #24]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8002630:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0210 	bic.w	r2, r2, #16
 8002640:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d108      	bne.n	800265c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	699a      	ldr	r2, [r3, #24]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f042 0204 	orr.w	r2, r2, #4
 8002658:	619a      	str	r2, [r3, #24]
 800265a:	e02c      	b.n	80026b6 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	68db      	ldr	r3, [r3, #12]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d028      	beq.n	80026b6 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	68db      	ldr	r3, [r3, #12]
 8002668:	2b02      	cmp	r3, #2
 800266a:	d01c      	beq.n	80026a6 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	699a      	ldr	r2, [r3, #24]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800267a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	691a      	ldr	r2, [r3, #16]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f042 0210 	orr.w	r2, r2, #16
 800268a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	2b03      	cmp	r3, #3
 8002692:	d110      	bne.n	80026b6 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	699a      	ldr	r2, [r3, #24]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f042 0220 	orr.w	r2, r2, #32
 80026a2:	619a      	str	r2, [r3, #24]
 80026a4:	e007      	b.n	80026b6 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	699a      	ldr	r2, [r3, #24]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f042 0220 	orr.w	r2, r2, #32
 80026b4:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	3b01      	subs	r3, #1
 80026bc:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	3b01      	subs	r3, #1
 80026c4:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026c6:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80026ce:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	3b01      	subs	r3, #1
 80026d8:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80026de:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80026e0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026ea:	d115      	bne.n	8002718 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026f0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026f6:	3b01      	subs	r3, #1
 80026f8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80026fa:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002700:	3b01      	subs	r3, #1
 8002702:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8002704:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800270c:	3b01      	subs	r3, #1
 800270e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8002714:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8002716:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	430a      	orrs	r2, r1
 800272a:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 fc0a 	bl	8002f48 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8002748:	2300      	movs	r3, #0
}
 800274a:	4618      	mov	r0, r3
 800274c:	3710      	adds	r7, #16
 800274e:	46bd      	mov	sp, r7
 8002750:	bd80      	pop	{r7, pc}
 8002752:	bf00      	nop
 8002754:	40006400 	.word	0x40006400
 8002758:	40006500 	.word	0x40006500

0800275c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800276a:	b2db      	uxtb	r3, r3
 800276c:	2b01      	cmp	r3, #1
 800276e:	d110      	bne.n	8002792 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2202      	movs	r2, #2
 8002774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	699a      	ldr	r2, [r3, #24]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f022 0201 	bic.w	r2, r2, #1
 8002786:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 800278e:	2300      	movs	r3, #0
 8002790:	e006      	b.n	80027a0 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002796:	f043 0204 	orr.w	r2, r3, #4
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800279e:	2301      	movs	r3, #1
  }
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	370c      	adds	r7, #12
 80027a4:	46bd      	mov	sp, r7
 80027a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027aa:	4770      	bx	lr

080027ac <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	60f8      	str	r0, [r7, #12]
 80027b4:	60b9      	str	r1, [r7, #8]
 80027b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80027be:	b2db      	uxtb	r3, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d12c      	bne.n	800281e <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80027cc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d007      	beq.n	80027e4 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80027d8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e023      	b.n	800282c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80027ec:	0c1b      	lsrs	r3, r3, #16
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 80027f4:	697b      	ldr	r3, [r7, #20]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	68b9      	ldr	r1, [r7, #8]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 fc06 	bl	800300c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2101      	movs	r1, #1
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	fa01 f202 	lsl.w	r2, r1, r2
 800280c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8002810:	2201      	movs	r2, #1
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	409a      	lsls	r2, r3
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800281a:	2300      	movs	r3, #0
 800281c:	e006      	b.n	800282c <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002822:	f043 0208 	orr.w	r2, r3, #8
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
  }
}
 800282c:	4618      	mov	r0, r3
 800282e:	3718      	adds	r7, #24
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}

08002834 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8002834:	b480      	push	{r7}
 8002836:	b08b      	sub	sp, #44	@ 0x2c
 8002838:	af00      	add	r7, sp, #0
 800283a:	60f8      	str	r0, [r7, #12]
 800283c:	60b9      	str	r1, [r7, #8]
 800283e:	607a      	str	r2, [r7, #4]
 8002840:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8002842:	2300      	movs	r3, #0
 8002844:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800284c:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800284e:	7efb      	ldrb	r3, [r7, #27]
 8002850:	2b02      	cmp	r3, #2
 8002852:	f040 80e8 	bne.w	8002a26 <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	2b40      	cmp	r3, #64	@ 0x40
 800285a:	d137      	bne.n	80028cc <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002864:	f003 030f 	and.w	r3, r3, #15
 8002868:	2b00      	cmp	r3, #0
 800286a:	d107      	bne.n	800287c <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002870:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e0db      	b.n	8002a34 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002884:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002888:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800288c:	d10a      	bne.n	80028a4 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002896:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800289a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800289e:	d101      	bne.n	80028a4 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80028a0:	2301      	movs	r3, #1
 80028a2:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028ac:	0a1b      	lsrs	r3, r3, #8
 80028ae:	f003 0303 	and.w	r3, r3, #3
 80028b2:	69fa      	ldr	r2, [r7, #28]
 80028b4:	4413      	add	r3, r2
 80028b6:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 80028bc:	69fa      	ldr	r2, [r7, #28]
 80028be:	4613      	mov	r3, r2
 80028c0:	00db      	lsls	r3, r3, #3
 80028c2:	4413      	add	r3, r2
 80028c4:	00db      	lsls	r3, r3, #3
 80028c6:	440b      	add	r3, r1
 80028c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80028ca:	e036      	b.n	800293a <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028d4:	f003 030f 	and.w	r3, r3, #15
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d107      	bne.n	80028ec <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028e0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 80028e8:	2301      	movs	r3, #1
 80028ea:	e0a3      	b.n	8002a34 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80028f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80028fc:	d10a      	bne.n	8002914 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002906:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800290a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800290e:	d101      	bne.n	8002914 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8002910:	2301      	movs	r3, #1
 8002912:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800291c:	0a1b      	lsrs	r3, r3, #8
 800291e:	f003 0303 	and.w	r3, r3, #3
 8002922:	69fa      	ldr	r2, [r7, #28]
 8002924:	4413      	add	r3, r2
 8002926:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800292c:	69fa      	ldr	r2, [r7, #28]
 800292e:	4613      	mov	r3, r2
 8002930:	00db      	lsls	r3, r3, #3
 8002932:	4413      	add	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	440b      	add	r3, r1
 8002938:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d107      	bne.n	800295e <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800294e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	0c9b      	lsrs	r3, r3, #18
 8002954:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	e005      	b.n	800296a <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800295e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800296a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8002976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	3304      	adds	r3, #4
 8002986:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8002988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	b29a      	uxth	r2, r3
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8002992:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	0c1b      	lsrs	r3, r3, #16
 8002998:	f003 020f 	and.w	r2, r3, #15
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80029a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80029ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80029b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	0e1b      	lsrs	r3, r3, #24
 80029be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80029c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	0fda      	lsrs	r2, r3, #31
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80029d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d2:	3304      	adds	r3, #4
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80029d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d8:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80029da:	2300      	movs	r3, #0
 80029dc:	623b      	str	r3, [r7, #32]
 80029de:	e00a      	b.n	80029f6 <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	6a3b      	ldr	r3, [r7, #32]
 80029e4:	441a      	add	r2, r3
 80029e6:	6839      	ldr	r1, [r7, #0]
 80029e8:	6a3b      	ldr	r3, [r7, #32]
 80029ea:	440b      	add	r3, r1
 80029ec:	7812      	ldrb	r2, [r2, #0]
 80029ee:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80029f0:	6a3b      	ldr	r3, [r7, #32]
 80029f2:	3301      	adds	r3, #1
 80029f4:	623b      	str	r3, [r7, #32]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	4a11      	ldr	r2, [pc, #68]	@ (8002a40 <HAL_FDCAN_GetRxMessage+0x20c>)
 80029fc:	5cd3      	ldrb	r3, [r2, r3]
 80029fe:	461a      	mov	r2, r3
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d3ec      	bcc.n	80029e0 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	2b40      	cmp	r3, #64	@ 0x40
 8002a0a:	d105      	bne.n	8002a18 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 8002a16:	e004      	b.n	8002a22 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69fa      	ldr	r2, [r7, #28]
 8002a1e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 8002a22:	2300      	movs	r3, #0
 8002a24:	e006      	b.n	8002a34 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a2a:	f043 0208 	orr.w	r2, r3, #8
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
  }
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	372c      	adds	r7, #44	@ 0x2c
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	080062a8 	.word	0x080062a8

08002a44 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8002a56:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8002a58:	7dfb      	ldrb	r3, [r7, #23]
 8002a5a:	2b01      	cmp	r3, #1
 8002a5c:	d003      	beq.n	8002a66 <HAL_FDCAN_ActivateNotification+0x22>
 8002a5e:	7dfb      	ldrb	r3, [r7, #23]
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	f040 80c8 	bne.w	8002bf6 <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a6c:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d004      	beq.n	8002a82 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002a78:	693b      	ldr	r3, [r7, #16]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d03b      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d004      	beq.n	8002a96 <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002a8c:	693b      	ldr	r3, [r7, #16]
 8002a8e:	f003 0302 	and.w	r3, r3, #2
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d031      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002a96:	68bb      	ldr	r3, [r7, #8]
 8002a98:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d004      	beq.n	8002aaa <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	f003 0304 	and.w	r3, r3, #4
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d027      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d004      	beq.n	8002abe <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	f003 0308 	and.w	r3, r3, #8
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d01d      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d004      	beq.n	8002ad2 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	f003 0310 	and.w	r3, r3, #16
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d013      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d004      	beq.n	8002ae6 <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	f003 0320 	and.w	r3, r3, #32
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d009      	beq.n	8002afa <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00c      	beq.n	8002b0a <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d107      	bne.n	8002b0a <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f042 0201 	orr.w	r2, r2, #1
 8002b08:	65da      	str	r2, [r3, #92]	@ 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	f003 0307 	and.w	r3, r3, #7
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d004      	beq.n	8002b1e <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	f003 0301 	and.w	r3, r3, #1
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d13b      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8002b1e:	68bb      	ldr	r3, [r7, #8]
 8002b20:	f003 0338 	and.w	r3, r3, #56	@ 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d004      	beq.n	8002b32 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002b28:	693b      	ldr	r3, [r7, #16]
 8002b2a:	f003 0302 	and.w	r3, r3, #2
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d131      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d004      	beq.n	8002b46 <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	f003 0304 	and.w	r3, r3, #4
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d127      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8002b46:	68bb      	ldr	r3, [r7, #8]
 8002b48:	f403 53f0 	and.w	r3, r3, #7680	@ 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d004      	beq.n	8002b5a <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	f003 0308 	and.w	r3, r3, #8
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d11d      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d004      	beq.n	8002b6e <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	f003 0310 	and.w	r3, r3, #16
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d113      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d004      	beq.n	8002b82 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	f003 0320 	and.w	r3, r3, #32
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d109      	bne.n	8002b96 <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	f403 037c 	and.w	r3, r3, #16515072	@ 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00c      	beq.n	8002ba6 <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8002b8c:	693b      	ldr	r3, [r7, #16]
 8002b8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d007      	beq.n	8002ba6 <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f042 0202 	orr.w	r2, r2, #2
 8002ba4:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8002ba6:	68bb      	ldr	r3, [r7, #8]
 8002ba8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d009      	beq.n	8002bc4 <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f8d3 10dc 	ldr.w	r1, [r3, #220]	@ 0xdc
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	430a      	orrs	r2, r1
 8002bc0:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d009      	beq.n	8002be2 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	687a      	ldr	r2, [r7, #4]
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	68ba      	ldr	r2, [r7, #8]
 8002bee:	430a      	orrs	r2, r1
 8002bf0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Return function status */
    return HAL_OK;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e006      	b.n	8002c04 <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002bfa:	f043 0202 	orr.w	r2, r3, #2
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8002c02:	2301      	movs	r3, #1
  }
}
 8002c04:	4618      	mov	r0, r3
 8002c06:	371c      	adds	r7, #28
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0e:	4770      	bx	lr

08002c10 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b08c      	sub	sp, #48	@ 0x30
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c1e:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002c22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c36:	f003 0307 	and.w	r3, r3, #7
 8002c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c42:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002c44:	4013      	ands	r3, r2
 8002c46:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c66:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8002c6a:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c72:	6a3a      	ldr	r2, [r7, #32]
 8002c74:	4013      	ands	r3, r2
 8002c76:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c7e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002c82:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c8a:	69fa      	ldr	r2, [r7, #28]
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c96:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c9e:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8002ca0:	697b      	ldr	r3, [r7, #20]
 8002ca2:	099b      	lsrs	r3, r3, #6
 8002ca4:	f003 0301 	and.w	r3, r3, #1
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d00c      	beq.n	8002cc6 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	099b      	lsrs	r3, r3, #6
 8002cb0:	f003 0301 	and.w	r3, r3, #1
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d006      	beq.n	8002cc6 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2240      	movs	r2, #64	@ 0x40
 8002cbe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f000 f922 	bl	8002f0a <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8002cc6:	697b      	ldr	r3, [r7, #20]
 8002cc8:	0a1b      	lsrs	r3, r3, #8
 8002cca:	f003 0301 	and.w	r3, r3, #1
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d01a      	beq.n	8002d08 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8002cd2:	69bb      	ldr	r3, [r7, #24]
 8002cd4:	0a1b      	lsrs	r3, r3, #8
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d014      	beq.n	8002d08 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002ce6:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cf0:	693a      	ldr	r2, [r7, #16]
 8002cf2:	4013      	ands	r3, r2
 8002cf4:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002cfe:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8002d00:	6939      	ldr	r1, [r7, #16]
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f000 f8e2 	bl	8002ecc <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8002d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d007      	beq.n	8002d1e <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d14:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8002d16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	f000 f8ac 	bl	8002e76 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8002d1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d007      	beq.n	8002d34 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d2a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8002d2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7fe f986 	bl	8001040 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8002d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d007      	beq.n	8002d4a <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d40:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8002d42:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 f8a1 	bl	8002e8c <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	0a5b      	lsrs	r3, r3, #9
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00d      	beq.n	8002d72 <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	0a5b      	lsrs	r3, r3, #9
 8002d5a:	f003 0301 	and.w	r3, r3, #1
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d007      	beq.n	8002d72 <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d6a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f898 	bl	8002ea2 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	09db      	lsrs	r3, r3, #7
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d019      	beq.n	8002db2 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	09db      	lsrs	r3, r3, #7
 8002d82:	f003 0301 	and.w	r3, r3, #1
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d013      	beq.n	8002db2 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8002d92:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8002d9c:	68fa      	ldr	r2, [r7, #12]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	2280      	movs	r2, #128	@ 0x80
 8002da8:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8002daa:	68f9      	ldr	r1, [r7, #12]
 8002dac:	6878      	ldr	r0, [r7, #4]
 8002dae:	f000 f882 	bl	8002eb6 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8002db2:	697b      	ldr	r3, [r7, #20]
 8002db4:	0b5b      	lsrs	r3, r3, #13
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d00d      	beq.n	8002dda <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	0b5b      	lsrs	r3, r3, #13
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d007      	beq.n	8002dda <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dd2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8002dd4:	6878      	ldr	r0, [r7, #4]
 8002dd6:	f000 f884 	bl	8002ee2 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	0bdb      	lsrs	r3, r3, #15
 8002dde:	f003 0301 	and.w	r3, r3, #1
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d00d      	beq.n	8002e02 <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	0bdb      	lsrs	r3, r3, #15
 8002dea:	f003 0301 	and.w	r3, r3, #1
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d007      	beq.n	8002e02 <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002dfa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 f87a 	bl	8002ef6 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8002e02:	697b      	ldr	r3, [r7, #20]
 8002e04:	0b9b      	lsrs	r3, r3, #14
 8002e06:	f003 0301 	and.w	r3, r3, #1
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d010      	beq.n	8002e30 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	0b9b      	lsrs	r3, r3, #14
 8002e12:	f003 0301 	and.w	r3, r3, #1
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00a      	beq.n	8002e30 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002e22:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e28:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d007      	beq.n	8002e46 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	69fa      	ldr	r2, [r7, #28]
 8002e3c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8002e3e:	69f9      	ldr	r1, [r7, #28]
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 f876 	bl	8002f32 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d009      	beq.n	8002e60 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6a3a      	ldr	r2, [r7, #32]
 8002e52:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002e58:	6a3b      	ldr	r3, [r7, #32]
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d002      	beq.n	8002e6e <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8002e68:	6878      	ldr	r0, [r7, #4]
 8002e6a:	f000 f858 	bl	8002f1e <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8002e6e:	bf00      	nop
 8002e70:	3730      	adds	r7, #48	@ 0x30
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
 8002e7e:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8002e80:	bf00      	nop
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8002e8c:	b480      	push	{r7}
 8002e8e:	b083      	sub	sp, #12
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
 8002ebe:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8002ec0:	bf00      	nop
 8002ec2:	370c      	adds	r7, #12
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr

08002ecc <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8002ed6:	bf00      	nop
 8002ed8:	370c      	adds	r7, #12
 8002eda:	46bd      	mov	sp, r7
 8002edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee0:	4770      	bx	lr

08002ee2 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002ee2:	b480      	push	{r7}
 8002ee4:	b083      	sub	sp, #12
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8002eea:	bf00      	nop
 8002eec:	370c      	adds	r7, #12
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef4:	4770      	bx	lr

08002ef6 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	b083      	sub	sp, #12
 8002f0e:	af00      	add	r7, sp, #0
 8002f10:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8002f12:	bf00      	nop
 8002f14:	370c      	adds	r7, #12
 8002f16:	46bd      	mov	sp, r7
 8002f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1c:	4770      	bx	lr

08002f1e <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8002f1e:	b480      	push	{r7}
 8002f20:	b083      	sub	sp, #12
 8002f22:	af00      	add	r7, sp, #0
 8002f24:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8002f26:	bf00      	nop
 8002f28:	370c      	adds	r7, #12
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
 8002f3a:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b085      	sub	sp, #20
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8002f50:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8002f52:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	4a2b      	ldr	r2, [pc, #172]	@ (8003008 <FDCAN_CalcultateRamBlockAddresses+0xc0>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d103      	bne.n	8002f66 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002f64:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f74:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f7c:	041a      	lsls	r2, r3, #16
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f9a:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fa2:	061a      	lsls	r2, r3, #24
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8002fae:	68bb      	ldr	r3, [r7, #8]
 8002fb0:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	e005      	b.n	8002fe8 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	3304      	adds	r3, #4
 8002fe6:	60fb      	str	r3, [r7, #12]
 8002fe8:	68bb      	ldr	r3, [r7, #8]
 8002fea:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8002fee:	68fa      	ldr	r2, [r7, #12]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d3f3      	bcc.n	8002fdc <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8002ff4:	bf00      	nop
 8002ff6:	bf00      	nop
 8002ff8:	3714      	adds	r7, #20
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr
 8003002:	bf00      	nop
 8003004:	4000a400 	.word	0x4000a400
 8003008:	40006800 	.word	0x40006800

0800300c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800300c:	b480      	push	{r7}
 800300e:	b089      	sub	sp, #36	@ 0x24
 8003010:	af00      	add	r7, sp, #0
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	60b9      	str	r1, [r7, #8]
 8003016:	607a      	str	r2, [r7, #4]
 8003018:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d10a      	bne.n	8003038 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800302a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003032:	4313      	orrs	r3, r2
 8003034:	61fb      	str	r3, [r7, #28]
 8003036:	e00a      	b.n	800304e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8003040:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8003042:	68bb      	ldr	r3, [r7, #8]
 8003044:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8003046:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8003048:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800304c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800304e:	68bb      	ldr	r3, [r7, #8]
 8003050:	6a1b      	ldr	r3, [r3, #32]
 8003052:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8003054:	68bb      	ldr	r3, [r7, #8]
 8003056:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8003058:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800305a:	68bb      	ldr	r3, [r7, #8]
 800305c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800305e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8003064:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800306c:	4313      	orrs	r3, r2
 800306e:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003074:	683a      	ldr	r2, [r7, #0]
 8003076:	4613      	mov	r3, r2
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	4413      	add	r3, r2
 800307c:	00db      	lsls	r3, r3, #3
 800307e:	440b      	add	r3, r1
 8003080:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8003082:	69bb      	ldr	r3, [r7, #24]
 8003084:	69fa      	ldr	r2, [r7, #28]
 8003086:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	3304      	adds	r3, #4
 800308c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8003094:	69bb      	ldr	r3, [r7, #24]
 8003096:	3304      	adds	r3, #4
 8003098:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800309a:	2300      	movs	r3, #0
 800309c:	617b      	str	r3, [r7, #20]
 800309e:	e020      	b.n	80030e2 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	3303      	adds	r3, #3
 80030a4:	687a      	ldr	r2, [r7, #4]
 80030a6:	4413      	add	r3, r2
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80030ac:	697b      	ldr	r3, [r7, #20]
 80030ae:	3302      	adds	r3, #2
 80030b0:	6879      	ldr	r1, [r7, #4]
 80030b2:	440b      	add	r3, r1
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80030b8:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	3301      	adds	r3, #1
 80030be:	6879      	ldr	r1, [r7, #4]
 80030c0:	440b      	add	r3, r1
 80030c2:	781b      	ldrb	r3, [r3, #0]
 80030c4:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80030c6:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80030c8:	6879      	ldr	r1, [r7, #4]
 80030ca:	697a      	ldr	r2, [r7, #20]
 80030cc:	440a      	add	r2, r1
 80030ce:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80030d0:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80030d6:	69bb      	ldr	r3, [r7, #24]
 80030d8:	3304      	adds	r3, #4
 80030da:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	3304      	adds	r3, #4
 80030e0:	617b      	str	r3, [r7, #20]
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	68db      	ldr	r3, [r3, #12]
 80030e6:	4a06      	ldr	r2, [pc, #24]	@ (8003100 <FDCAN_CopyMessageToRAM+0xf4>)
 80030e8:	5cd3      	ldrb	r3, [r2, r3]
 80030ea:	461a      	mov	r2, r3
 80030ec:	697b      	ldr	r3, [r7, #20]
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d3d6      	bcc.n	80030a0 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 80030f2:	bf00      	nop
 80030f4:	bf00      	nop
 80030f6:	3724      	adds	r7, #36	@ 0x24
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr
 8003100:	080062a8 	.word	0x080062a8

08003104 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003104:	b480      	push	{r7}
 8003106:	b087      	sub	sp, #28
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
 800310c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800310e:	2300      	movs	r3, #0
 8003110:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003112:	e15a      	b.n	80033ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	2101      	movs	r1, #1
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	fa01 f303 	lsl.w	r3, r1, r3
 8003120:	4013      	ands	r3, r2
 8003122:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b00      	cmp	r3, #0
 8003128:	f000 814c 	beq.w	80033c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0303 	and.w	r3, r3, #3
 8003134:	2b01      	cmp	r3, #1
 8003136:	d005      	beq.n	8003144 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003140:	2b02      	cmp	r3, #2
 8003142:	d130      	bne.n	80031a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	2203      	movs	r2, #3
 8003150:	fa02 f303 	lsl.w	r3, r2, r3
 8003154:	43db      	mvns	r3, r3
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	4013      	ands	r3, r2
 800315a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	68da      	ldr	r2, [r3, #12]
 8003160:	697b      	ldr	r3, [r7, #20]
 8003162:	005b      	lsls	r3, r3, #1
 8003164:	fa02 f303 	lsl.w	r3, r2, r3
 8003168:	693a      	ldr	r2, [r7, #16]
 800316a:	4313      	orrs	r3, r2
 800316c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	693a      	ldr	r2, [r7, #16]
 8003172:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800317a:	2201      	movs	r2, #1
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	43db      	mvns	r3, r3
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4013      	ands	r3, r2
 8003188:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	091b      	lsrs	r3, r3, #4
 8003190:	f003 0201 	and.w	r2, r3, #1
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	fa02 f303 	lsl.w	r3, r2, r3
 800319a:	693a      	ldr	r2, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	2b03      	cmp	r3, #3
 80031b0:	d017      	beq.n	80031e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68db      	ldr	r3, [r3, #12]
 80031b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	005b      	lsls	r3, r3, #1
 80031bc:	2203      	movs	r2, #3
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4013      	ands	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	fa02 f303 	lsl.w	r3, r2, r3
 80031d6:	693a      	ldr	r2, [r7, #16]
 80031d8:	4313      	orrs	r3, r2
 80031da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	693a      	ldr	r2, [r7, #16]
 80031e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f003 0303 	and.w	r3, r3, #3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d123      	bne.n	8003236 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	08da      	lsrs	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	3208      	adds	r2, #8
 80031f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80031fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	f003 0307 	and.w	r3, r3, #7
 8003202:	009b      	lsls	r3, r3, #2
 8003204:	220f      	movs	r2, #15
 8003206:	fa02 f303 	lsl.w	r3, r2, r3
 800320a:	43db      	mvns	r3, r3
 800320c:	693a      	ldr	r2, [r7, #16]
 800320e:	4013      	ands	r3, r2
 8003210:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003212:	683b      	ldr	r3, [r7, #0]
 8003214:	691a      	ldr	r2, [r3, #16]
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	fa02 f303 	lsl.w	r3, r2, r3
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	4313      	orrs	r3, r2
 8003226:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003228:	697b      	ldr	r3, [r7, #20]
 800322a:	08da      	lsrs	r2, r3, #3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3208      	adds	r2, #8
 8003230:	6939      	ldr	r1, [r7, #16]
 8003232:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	2203      	movs	r2, #3
 8003242:	fa02 f303 	lsl.w	r3, r2, r3
 8003246:	43db      	mvns	r3, r3
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	4013      	ands	r3, r2
 800324c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f003 0203 	and.w	r2, r3, #3
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	fa02 f303 	lsl.w	r3, r2, r3
 800325e:	693a      	ldr	r2, [r7, #16]
 8003260:	4313      	orrs	r3, r2
 8003262:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	693a      	ldr	r2, [r7, #16]
 8003268:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	685b      	ldr	r3, [r3, #4]
 800326e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003272:	2b00      	cmp	r3, #0
 8003274:	f000 80a6 	beq.w	80033c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003278:	4b5b      	ldr	r3, [pc, #364]	@ (80033e8 <HAL_GPIO_Init+0x2e4>)
 800327a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800327c:	4a5a      	ldr	r2, [pc, #360]	@ (80033e8 <HAL_GPIO_Init+0x2e4>)
 800327e:	f043 0301 	orr.w	r3, r3, #1
 8003282:	6613      	str	r3, [r2, #96]	@ 0x60
 8003284:	4b58      	ldr	r3, [pc, #352]	@ (80033e8 <HAL_GPIO_Init+0x2e4>)
 8003286:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003288:	f003 0301 	and.w	r3, r3, #1
 800328c:	60bb      	str	r3, [r7, #8]
 800328e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003290:	4a56      	ldr	r2, [pc, #344]	@ (80033ec <HAL_GPIO_Init+0x2e8>)
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	089b      	lsrs	r3, r3, #2
 8003296:	3302      	adds	r3, #2
 8003298:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800329c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800329e:	697b      	ldr	r3, [r7, #20]
 80032a0:	f003 0303 	and.w	r3, r3, #3
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	220f      	movs	r2, #15
 80032a8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ac:	43db      	mvns	r3, r3
 80032ae:	693a      	ldr	r2, [r7, #16]
 80032b0:	4013      	ands	r3, r2
 80032b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032ba:	d01f      	beq.n	80032fc <HAL_GPIO_Init+0x1f8>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	4a4c      	ldr	r2, [pc, #304]	@ (80033f0 <HAL_GPIO_Init+0x2ec>)
 80032c0:	4293      	cmp	r3, r2
 80032c2:	d019      	beq.n	80032f8 <HAL_GPIO_Init+0x1f4>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4a4b      	ldr	r2, [pc, #300]	@ (80033f4 <HAL_GPIO_Init+0x2f0>)
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d013      	beq.n	80032f4 <HAL_GPIO_Init+0x1f0>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a4a      	ldr	r2, [pc, #296]	@ (80033f8 <HAL_GPIO_Init+0x2f4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d00d      	beq.n	80032f0 <HAL_GPIO_Init+0x1ec>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a49      	ldr	r2, [pc, #292]	@ (80033fc <HAL_GPIO_Init+0x2f8>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d007      	beq.n	80032ec <HAL_GPIO_Init+0x1e8>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a48      	ldr	r2, [pc, #288]	@ (8003400 <HAL_GPIO_Init+0x2fc>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d101      	bne.n	80032e8 <HAL_GPIO_Init+0x1e4>
 80032e4:	2305      	movs	r3, #5
 80032e6:	e00a      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032e8:	2306      	movs	r3, #6
 80032ea:	e008      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032ec:	2304      	movs	r3, #4
 80032ee:	e006      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032f0:	2303      	movs	r3, #3
 80032f2:	e004      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032f4:	2302      	movs	r3, #2
 80032f6:	e002      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032f8:	2301      	movs	r3, #1
 80032fa:	e000      	b.n	80032fe <HAL_GPIO_Init+0x1fa>
 80032fc:	2300      	movs	r3, #0
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	f002 0203 	and.w	r2, r2, #3
 8003304:	0092      	lsls	r2, r2, #2
 8003306:	4093      	lsls	r3, r2
 8003308:	693a      	ldr	r2, [r7, #16]
 800330a:	4313      	orrs	r3, r2
 800330c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800330e:	4937      	ldr	r1, [pc, #220]	@ (80033ec <HAL_GPIO_Init+0x2e8>)
 8003310:	697b      	ldr	r3, [r7, #20]
 8003312:	089b      	lsrs	r3, r3, #2
 8003314:	3302      	adds	r3, #2
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800331c:	4b39      	ldr	r3, [pc, #228]	@ (8003404 <HAL_GPIO_Init+0x300>)
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	43db      	mvns	r3, r3
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	4013      	ands	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003334:	2b00      	cmp	r3, #0
 8003336:	d003      	beq.n	8003340 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	4313      	orrs	r3, r2
 800333e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003340:	4a30      	ldr	r2, [pc, #192]	@ (8003404 <HAL_GPIO_Init+0x300>)
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003346:	4b2f      	ldr	r3, [pc, #188]	@ (8003404 <HAL_GPIO_Init+0x300>)
 8003348:	68db      	ldr	r3, [r3, #12]
 800334a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	43db      	mvns	r3, r3
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	4013      	ands	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	4313      	orrs	r3, r2
 8003368:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800336a:	4a26      	ldr	r2, [pc, #152]	@ (8003404 <HAL_GPIO_Init+0x300>)
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003370:	4b24      	ldr	r3, [pc, #144]	@ (8003404 <HAL_GPIO_Init+0x300>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	43db      	mvns	r3, r3
 800337a:	693a      	ldr	r2, [r7, #16]
 800337c:	4013      	ands	r3, r2
 800337e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800338c:	693a      	ldr	r2, [r7, #16]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003394:	4a1b      	ldr	r2, [pc, #108]	@ (8003404 <HAL_GPIO_Init+0x300>)
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800339a:	4b1a      	ldr	r3, [pc, #104]	@ (8003404 <HAL_GPIO_Init+0x300>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	4013      	ands	r3, r2
 80033a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80033b6:	693a      	ldr	r2, [r7, #16]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033be:	4a11      	ldr	r2, [pc, #68]	@ (8003404 <HAL_GPIO_Init+0x300>)
 80033c0:	693b      	ldr	r3, [r7, #16]
 80033c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033c4:	697b      	ldr	r3, [r7, #20]
 80033c6:	3301      	adds	r3, #1
 80033c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	697b      	ldr	r3, [r7, #20]
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f47f ae9d 	bne.w	8003114 <HAL_GPIO_Init+0x10>
  }
}
 80033da:	bf00      	nop
 80033dc:	bf00      	nop
 80033de:	371c      	adds	r7, #28
 80033e0:	46bd      	mov	sp, r7
 80033e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e6:	4770      	bx	lr
 80033e8:	40021000 	.word	0x40021000
 80033ec:	40010000 	.word	0x40010000
 80033f0:	48000400 	.word	0x48000400
 80033f4:	48000800 	.word	0x48000800
 80033f8:	48000c00 	.word	0x48000c00
 80033fc:	48001000 	.word	0x48001000
 8003400:	48001400 	.word	0x48001400
 8003404:	40010400 	.word	0x40010400

08003408 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003408:	b480      	push	{r7}
 800340a:	b083      	sub	sp, #12
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	460b      	mov	r3, r1
 8003412:	807b      	strh	r3, [r7, #2]
 8003414:	4613      	mov	r3, r2
 8003416:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003418:	787b      	ldrb	r3, [r7, #1]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d003      	beq.n	8003426 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800341e:	887a      	ldrh	r2, [r7, #2]
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003424:	e002      	b.n	800342c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003426:	887a      	ldrh	r2, [r7, #2]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	4603      	mov	r3, r0
 8003440:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003442:	4b08      	ldr	r3, [pc, #32]	@ (8003464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003444:	695a      	ldr	r2, [r3, #20]
 8003446:	88fb      	ldrh	r3, [r7, #6]
 8003448:	4013      	ands	r3, r2
 800344a:	2b00      	cmp	r3, #0
 800344c:	d006      	beq.n	800345c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800344e:	4a05      	ldr	r2, [pc, #20]	@ (8003464 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003450:	88fb      	ldrh	r3, [r7, #6]
 8003452:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003454:	88fb      	ldrh	r3, [r7, #6]
 8003456:	4618      	mov	r0, r3
 8003458:	f000 f806 	bl	8003468 <HAL_GPIO_EXTI_Callback>
  }
}
 800345c:	bf00      	nop
 800345e:	3708      	adds	r7, #8
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	40010400 	.word	0x40010400

08003468 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	4603      	mov	r3, r0
 8003470:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003472:	bf00      	nop
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
	...

08003480 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003480:	b480      	push	{r7}
 8003482:	b085      	sub	sp, #20
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d141      	bne.n	8003512 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800348e:	4b4b      	ldr	r3, [pc, #300]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003496:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800349a:	d131      	bne.n	8003500 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800349c:	4b47      	ldr	r3, [pc, #284]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800349e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80034a2:	4a46      	ldr	r2, [pc, #280]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034a8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80034ac:	4b43      	ldr	r3, [pc, #268]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034b4:	4a41      	ldr	r2, [pc, #260]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034b6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80034ba:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80034bc:	4b40      	ldr	r3, [pc, #256]	@ (80035c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	2232      	movs	r2, #50	@ 0x32
 80034c2:	fb02 f303 	mul.w	r3, r2, r3
 80034c6:	4a3f      	ldr	r2, [pc, #252]	@ (80035c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80034c8:	fba2 2303 	umull	r2, r3, r2, r3
 80034cc:	0c9b      	lsrs	r3, r3, #18
 80034ce:	3301      	adds	r3, #1
 80034d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034d2:	e002      	b.n	80034da <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034da:	4b38      	ldr	r3, [pc, #224]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034dc:	695b      	ldr	r3, [r3, #20]
 80034de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e6:	d102      	bne.n	80034ee <HAL_PWREx_ControlVoltageScaling+0x6e>
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f2      	bne.n	80034d4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034ee:	4b33      	ldr	r3, [pc, #204]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80034f0:	695b      	ldr	r3, [r3, #20]
 80034f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034fa:	d158      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80034fc:	2303      	movs	r3, #3
 80034fe:	e057      	b.n	80035b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003500:	4b2e      	ldr	r3, [pc, #184]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003502:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003506:	4a2d      	ldr	r2, [pc, #180]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003508:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800350c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003510:	e04d      	b.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003518:	d141      	bne.n	800359e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800351a:	4b28      	ldr	r3, [pc, #160]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003522:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003526:	d131      	bne.n	800358c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003528:	4b24      	ldr	r3, [pc, #144]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800352a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800352e:	4a23      	ldr	r2, [pc, #140]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003530:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003534:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003538:	4b20      	ldr	r3, [pc, #128]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003540:	4a1e      	ldr	r2, [pc, #120]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003546:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003548:	4b1d      	ldr	r3, [pc, #116]	@ (80035c0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	2232      	movs	r2, #50	@ 0x32
 800354e:	fb02 f303 	mul.w	r3, r2, r3
 8003552:	4a1c      	ldr	r2, [pc, #112]	@ (80035c4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003554:	fba2 2303 	umull	r2, r3, r2, r3
 8003558:	0c9b      	lsrs	r3, r3, #18
 800355a:	3301      	adds	r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800355e:	e002      	b.n	8003566 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3b01      	subs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003566:	4b15      	ldr	r3, [pc, #84]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800356e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003572:	d102      	bne.n	800357a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1f2      	bne.n	8003560 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800357a:	4b10      	ldr	r3, [pc, #64]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800357c:	695b      	ldr	r3, [r3, #20]
 800357e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003582:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003586:	d112      	bne.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003588:	2303      	movs	r3, #3
 800358a:	e011      	b.n	80035b0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800358c:	4b0b      	ldr	r3, [pc, #44]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800358e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003592:	4a0a      	ldr	r2, [pc, #40]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003594:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003598:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800359c:	e007      	b.n	80035ae <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800359e:	4b07      	ldr	r3, [pc, #28]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035a6:	4a05      	ldr	r2, [pc, #20]	@ (80035bc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80035a8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80035ac:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80035ae:	2300      	movs	r3, #0
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	3714      	adds	r7, #20
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr
 80035bc:	40007000 	.word	0x40007000
 80035c0:	20000000 	.word	0x20000000
 80035c4:	431bde83 	.word	0x431bde83

080035c8 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80035cc:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a04      	ldr	r2, [pc, #16]	@ (80035e4 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80035d2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d6:	6093      	str	r3, [r2, #8]
}
 80035d8:	bf00      	nop
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	40007000 	.word	0x40007000

080035e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b088      	sub	sp, #32
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d101      	bne.n	80035fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035f6:	2301      	movs	r3, #1
 80035f8:	e2fe      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d075      	beq.n	80036f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003606:	4b97      	ldr	r3, [pc, #604]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003608:	689b      	ldr	r3, [r3, #8]
 800360a:	f003 030c 	and.w	r3, r3, #12
 800360e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003610:	4b94      	ldr	r3, [pc, #592]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	f003 0303 	and.w	r3, r3, #3
 8003618:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	2b0c      	cmp	r3, #12
 800361e:	d102      	bne.n	8003626 <HAL_RCC_OscConfig+0x3e>
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b03      	cmp	r3, #3
 8003624:	d002      	beq.n	800362c <HAL_RCC_OscConfig+0x44>
 8003626:	69bb      	ldr	r3, [r7, #24]
 8003628:	2b08      	cmp	r3, #8
 800362a:	d10b      	bne.n	8003644 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800362c:	4b8d      	ldr	r3, [pc, #564]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003634:	2b00      	cmp	r3, #0
 8003636:	d05b      	beq.n	80036f0 <HAL_RCC_OscConfig+0x108>
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d157      	bne.n	80036f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e2d9      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800364c:	d106      	bne.n	800365c <HAL_RCC_OscConfig+0x74>
 800364e:	4b85      	ldr	r3, [pc, #532]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a84      	ldr	r2, [pc, #528]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003654:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003658:	6013      	str	r3, [r2, #0]
 800365a:	e01d      	b.n	8003698 <HAL_RCC_OscConfig+0xb0>
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	685b      	ldr	r3, [r3, #4]
 8003660:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003664:	d10c      	bne.n	8003680 <HAL_RCC_OscConfig+0x98>
 8003666:	4b7f      	ldr	r3, [pc, #508]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a7e      	ldr	r2, [pc, #504]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800366c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003670:	6013      	str	r3, [r2, #0]
 8003672:	4b7c      	ldr	r3, [pc, #496]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a7b      	ldr	r2, [pc, #492]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003678:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800367c:	6013      	str	r3, [r2, #0]
 800367e:	e00b      	b.n	8003698 <HAL_RCC_OscConfig+0xb0>
 8003680:	4b78      	ldr	r3, [pc, #480]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	4a77      	ldr	r2, [pc, #476]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800368a:	6013      	str	r3, [r2, #0]
 800368c:	4b75      	ldr	r3, [pc, #468]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4a74      	ldr	r2, [pc, #464]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003692:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003696:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	685b      	ldr	r3, [r3, #4]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d013      	beq.n	80036c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036a0:	f7fe fb52 	bl	8001d48 <HAL_GetTick>
 80036a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036a6:	e008      	b.n	80036ba <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036a8:	f7fe fb4e 	bl	8001d48 <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b64      	cmp	r3, #100	@ 0x64
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e29e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ba:	4b6a      	ldr	r3, [pc, #424]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d0f0      	beq.n	80036a8 <HAL_RCC_OscConfig+0xc0>
 80036c6:	e014      	b.n	80036f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036c8:	f7fe fb3e 	bl	8001d48 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d0:	f7fe fb3a 	bl	8001d48 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b64      	cmp	r3, #100	@ 0x64
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e28a      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80036e2:	4b60      	ldr	r3, [pc, #384]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0xe8>
 80036ee:	e000      	b.n	80036f2 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d075      	beq.n	80037ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036fe:	4b59      	ldr	r3, [pc, #356]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003708:	4b56      	ldr	r3, [pc, #344]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8003712:	69bb      	ldr	r3, [r7, #24]
 8003714:	2b0c      	cmp	r3, #12
 8003716:	d102      	bne.n	800371e <HAL_RCC_OscConfig+0x136>
 8003718:	697b      	ldr	r3, [r7, #20]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d002      	beq.n	8003724 <HAL_RCC_OscConfig+0x13c>
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	2b04      	cmp	r3, #4
 8003722:	d11f      	bne.n	8003764 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003724:	4b4f      	ldr	r3, [pc, #316]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372c:	2b00      	cmp	r3, #0
 800372e:	d005      	beq.n	800373c <HAL_RCC_OscConfig+0x154>
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	68db      	ldr	r3, [r3, #12]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d101      	bne.n	800373c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003738:	2301      	movs	r3, #1
 800373a:	e25d      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800373c:	4b49      	ldr	r3, [pc, #292]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	691b      	ldr	r3, [r3, #16]
 8003748:	061b      	lsls	r3, r3, #24
 800374a:	4946      	ldr	r1, [pc, #280]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800374c:	4313      	orrs	r3, r2
 800374e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003750:	4b45      	ldr	r3, [pc, #276]	@ (8003868 <HAL_RCC_OscConfig+0x280>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7fe faab 	bl	8001cb0 <HAL_InitTick>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d043      	beq.n	80037e8 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003760:	2301      	movs	r3, #1
 8003762:	e249      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d023      	beq.n	80037b4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800376c:	4b3d      	ldr	r3, [pc, #244]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	4a3c      	ldr	r2, [pc, #240]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003772:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003776:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003778:	f7fe fae6 	bl	8001d48 <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003780:	f7fe fae2 	bl	8001d48 <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b02      	cmp	r3, #2
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e232      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003792:	4b34      	ldr	r3, [pc, #208]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800379a:	2b00      	cmp	r3, #0
 800379c:	d0f0      	beq.n	8003780 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800379e:	4b31      	ldr	r3, [pc, #196]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	061b      	lsls	r3, r3, #24
 80037ac:	492d      	ldr	r1, [pc, #180]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	604b      	str	r3, [r1, #4]
 80037b2:	e01a      	b.n	80037ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037b4:	4b2b      	ldr	r3, [pc, #172]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a2a      	ldr	r2, [pc, #168]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037ba:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c0:	f7fe fac2 	bl	8001d48 <HAL_GetTick>
 80037c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037c6:	e008      	b.n	80037da <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037c8:	f7fe fabe 	bl	8001d48 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b02      	cmp	r3, #2
 80037d4:	d901      	bls.n	80037da <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80037d6:	2303      	movs	r3, #3
 80037d8:	e20e      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037da:	4b22      	ldr	r3, [pc, #136]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d1f0      	bne.n	80037c8 <HAL_RCC_OscConfig+0x1e0>
 80037e6:	e000      	b.n	80037ea <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80037e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0308 	and.w	r3, r3, #8
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d041      	beq.n	800387a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d01c      	beq.n	8003838 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80037fe:	4b19      	ldr	r3, [pc, #100]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003800:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003804:	4a17      	ldr	r2, [pc, #92]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003806:	f043 0301 	orr.w	r3, r3, #1
 800380a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800380e:	f7fe fa9b 	bl	8001d48 <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003816:	f7fe fa97 	bl	8001d48 <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e1e7      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003828:	4b0e      	ldr	r3, [pc, #56]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800382a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800382e:	f003 0302 	and.w	r3, r3, #2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d0ef      	beq.n	8003816 <HAL_RCC_OscConfig+0x22e>
 8003836:	e020      	b.n	800387a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003838:	4b0a      	ldr	r3, [pc, #40]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 800383a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800383e:	4a09      	ldr	r2, [pc, #36]	@ (8003864 <HAL_RCC_OscConfig+0x27c>)
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003848:	f7fe fa7e 	bl	8001d48 <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800384e:	e00d      	b.n	800386c <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003850:	f7fe fa7a 	bl	8001d48 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d906      	bls.n	800386c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e1ca      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
 8003862:	bf00      	nop
 8003864:	40021000 	.word	0x40021000
 8003868:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800386c:	4b8c      	ldr	r3, [pc, #560]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800386e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003872:	f003 0302 	and.w	r3, r3, #2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1ea      	bne.n	8003850 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0304 	and.w	r3, r3, #4
 8003882:	2b00      	cmp	r3, #0
 8003884:	f000 80a6 	beq.w	80039d4 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003888:	2300      	movs	r3, #0
 800388a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800388c:	4b84      	ldr	r3, [pc, #528]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800388e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d101      	bne.n	800389c <HAL_RCC_OscConfig+0x2b4>
 8003898:	2301      	movs	r3, #1
 800389a:	e000      	b.n	800389e <HAL_RCC_OscConfig+0x2b6>
 800389c:	2300      	movs	r3, #0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d00d      	beq.n	80038be <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	4b7f      	ldr	r3, [pc, #508]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a6:	4a7e      	ldr	r2, [pc, #504]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038ac:	6593      	str	r3, [r2, #88]	@ 0x58
 80038ae:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80038b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	60fb      	str	r3, [r7, #12]
 80038b8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80038ba:	2301      	movs	r3, #1
 80038bc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038be:	4b79      	ldr	r3, [pc, #484]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d118      	bne.n	80038fc <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038ca:	4b76      	ldr	r3, [pc, #472]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a75      	ldr	r2, [pc, #468]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038d6:	f7fe fa37 	bl	8001d48 <HAL_GetTick>
 80038da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038dc:	e008      	b.n	80038f0 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038de:	f7fe fa33 	bl	8001d48 <HAL_GetTick>
 80038e2:	4602      	mov	r2, r0
 80038e4:	693b      	ldr	r3, [r7, #16]
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80038ec:	2303      	movs	r3, #3
 80038ee:	e183      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038f0:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa4 <HAL_RCC_OscConfig+0x4bc>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d0f0      	beq.n	80038de <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d108      	bne.n	8003916 <HAL_RCC_OscConfig+0x32e>
 8003904:	4b66      	ldr	r3, [pc, #408]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003906:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800390a:	4a65      	ldr	r2, [pc, #404]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 800390c:	f043 0301 	orr.w	r3, r3, #1
 8003910:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003914:	e024      	b.n	8003960 <HAL_RCC_OscConfig+0x378>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b05      	cmp	r3, #5
 800391c:	d110      	bne.n	8003940 <HAL_RCC_OscConfig+0x358>
 800391e:	4b60      	ldr	r3, [pc, #384]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003920:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003924:	4a5e      	ldr	r2, [pc, #376]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003926:	f043 0304 	orr.w	r3, r3, #4
 800392a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800392e:	4b5c      	ldr	r3, [pc, #368]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003930:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003934:	4a5a      	ldr	r2, [pc, #360]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003936:	f043 0301 	orr.w	r3, r3, #1
 800393a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800393e:	e00f      	b.n	8003960 <HAL_RCC_OscConfig+0x378>
 8003940:	4b57      	ldr	r3, [pc, #348]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003946:	4a56      	ldr	r2, [pc, #344]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003948:	f023 0301 	bic.w	r3, r3, #1
 800394c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003950:	4b53      	ldr	r3, [pc, #332]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003956:	4a52      	ldr	r2, [pc, #328]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003958:	f023 0304 	bic.w	r3, r3, #4
 800395c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	689b      	ldr	r3, [r3, #8]
 8003964:	2b00      	cmp	r3, #0
 8003966:	d016      	beq.n	8003996 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003968:	f7fe f9ee 	bl	8001d48 <HAL_GetTick>
 800396c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800396e:	e00a      	b.n	8003986 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003970:	f7fe f9ea 	bl	8001d48 <HAL_GetTick>
 8003974:	4602      	mov	r2, r0
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	1ad3      	subs	r3, r2, r3
 800397a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800397e:	4293      	cmp	r3, r2
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e138      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003986:	4b46      	ldr	r3, [pc, #280]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d0ed      	beq.n	8003970 <HAL_RCC_OscConfig+0x388>
 8003994:	e015      	b.n	80039c2 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003996:	f7fe f9d7 	bl	8001d48 <HAL_GetTick>
 800399a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800399c:	e00a      	b.n	80039b4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800399e:	f7fe f9d3 	bl	8001d48 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d901      	bls.n	80039b4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80039b0:	2303      	movs	r3, #3
 80039b2:	e121      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039b4:	4b3a      	ldr	r3, [pc, #232]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ba:	f003 0302 	and.w	r3, r3, #2
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d1ed      	bne.n	800399e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039c2:	7ffb      	ldrb	r3, [r7, #31]
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d105      	bne.n	80039d4 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039c8:	4b35      	ldr	r3, [pc, #212]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039cc:	4a34      	ldr	r2, [pc, #208]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039d2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f003 0320 	and.w	r3, r3, #32
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d03c      	beq.n	8003a5a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d01c      	beq.n	8003a22 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039e8:	4b2d      	ldr	r3, [pc, #180]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80039ee:	4a2c      	ldr	r2, [pc, #176]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 80039f0:	f043 0301 	orr.w	r3, r3, #1
 80039f4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f8:	f7fe f9a6 	bl	8001d48 <HAL_GetTick>
 80039fc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80039fe:	e008      	b.n	8003a12 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a00:	f7fe f9a2 	bl	8001d48 <HAL_GetTick>
 8003a04:	4602      	mov	r2, r0
 8003a06:	693b      	ldr	r3, [r7, #16]
 8003a08:	1ad3      	subs	r3, r2, r3
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	d901      	bls.n	8003a12 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8003a0e:	2303      	movs	r3, #3
 8003a10:	e0f2      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003a12:	4b23      	ldr	r3, [pc, #140]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a18:	f003 0302 	and.w	r3, r3, #2
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d0ef      	beq.n	8003a00 <HAL_RCC_OscConfig+0x418>
 8003a20:	e01b      	b.n	8003a5a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003a22:	4b1f      	ldr	r3, [pc, #124]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a28:	4a1d      	ldr	r2, [pc, #116]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a2a:	f023 0301 	bic.w	r3, r3, #1
 8003a2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a32:	f7fe f989 	bl	8001d48 <HAL_GetTick>
 8003a36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a38:	e008      	b.n	8003a4c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003a3a:	f7fe f985 	bl	8001d48 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d901      	bls.n	8003a4c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e0d5      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003a4c:	4b14      	ldr	r3, [pc, #80]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003a52:	f003 0302 	and.w	r3, r3, #2
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d1ef      	bne.n	8003a3a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	69db      	ldr	r3, [r3, #28]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	f000 80c9 	beq.w	8003bf6 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a64:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a66:	689b      	ldr	r3, [r3, #8]
 8003a68:	f003 030c 	and.w	r3, r3, #12
 8003a6c:	2b0c      	cmp	r3, #12
 8003a6e:	f000 8083 	beq.w	8003b78 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	69db      	ldr	r3, [r3, #28]
 8003a76:	2b02      	cmp	r3, #2
 8003a78:	d15e      	bne.n	8003b38 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a7a:	4b09      	ldr	r3, [pc, #36]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a08      	ldr	r2, [pc, #32]	@ (8003aa0 <HAL_RCC_OscConfig+0x4b8>)
 8003a80:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a86:	f7fe f95f 	bl	8001d48 <HAL_GetTick>
 8003a8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003a8c:	e00c      	b.n	8003aa8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a8e:	f7fe f95b 	bl	8001d48 <HAL_GetTick>
 8003a92:	4602      	mov	r2, r0
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1ad3      	subs	r3, r2, r3
 8003a98:	2b02      	cmp	r3, #2
 8003a9a:	d905      	bls.n	8003aa8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e0ab      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
 8003aa0:	40021000 	.word	0x40021000
 8003aa4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa8:	4b55      	ldr	r3, [pc, #340]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d1ec      	bne.n	8003a8e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ab4:	4b52      	ldr	r3, [pc, #328]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003ab6:	68da      	ldr	r2, [r3, #12]
 8003ab8:	4b52      	ldr	r3, [pc, #328]	@ (8003c04 <HAL_RCC_OscConfig+0x61c>)
 8003aba:	4013      	ands	r3, r2
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	6a11      	ldr	r1, [r2, #32]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ac4:	3a01      	subs	r2, #1
 8003ac6:	0112      	lsls	r2, r2, #4
 8003ac8:	4311      	orrs	r1, r2
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003ace:	0212      	lsls	r2, r2, #8
 8003ad0:	4311      	orrs	r1, r2
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ad6:	0852      	lsrs	r2, r2, #1
 8003ad8:	3a01      	subs	r2, #1
 8003ada:	0552      	lsls	r2, r2, #21
 8003adc:	4311      	orrs	r1, r2
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ae2:	0852      	lsrs	r2, r2, #1
 8003ae4:	3a01      	subs	r2, #1
 8003ae6:	0652      	lsls	r2, r2, #25
 8003ae8:	4311      	orrs	r1, r2
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003aee:	06d2      	lsls	r2, r2, #27
 8003af0:	430a      	orrs	r2, r1
 8003af2:	4943      	ldr	r1, [pc, #268]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003af4:	4313      	orrs	r3, r2
 8003af6:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003af8:	4b41      	ldr	r3, [pc, #260]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a40      	ldr	r2, [pc, #256]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003afe:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b02:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b04:	4b3e      	ldr	r3, [pc, #248]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	4a3d      	ldr	r2, [pc, #244]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b0a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b0e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b10:	f7fe f91a 	bl	8001d48 <HAL_GetTick>
 8003b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b16:	e008      	b.n	8003b2a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b18:	f7fe f916 	bl	8001d48 <HAL_GetTick>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	693b      	ldr	r3, [r7, #16]
 8003b20:	1ad3      	subs	r3, r2, r3
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d901      	bls.n	8003b2a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e066      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b2a:	4b35      	ldr	r3, [pc, #212]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d0f0      	beq.n	8003b18 <HAL_RCC_OscConfig+0x530>
 8003b36:	e05e      	b.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b38:	4b31      	ldr	r3, [pc, #196]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4a30      	ldr	r2, [pc, #192]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003b42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b44:	f7fe f900 	bl	8001d48 <HAL_GetTick>
 8003b48:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b4a:	e008      	b.n	8003b5e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b4c:	f7fe f8fc 	bl	8001d48 <HAL_GetTick>
 8003b50:	4602      	mov	r2, r0
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	1ad3      	subs	r3, r2, r3
 8003b56:	2b02      	cmp	r3, #2
 8003b58:	d901      	bls.n	8003b5e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003b5a:	2303      	movs	r3, #3
 8003b5c:	e04c      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b5e:	4b28      	ldr	r3, [pc, #160]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d1f0      	bne.n	8003b4c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003b6a:	4b25      	ldr	r3, [pc, #148]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	4924      	ldr	r1, [pc, #144]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b70:	4b25      	ldr	r3, [pc, #148]	@ (8003c08 <HAL_RCC_OscConfig+0x620>)
 8003b72:	4013      	ands	r3, r2
 8003b74:	60cb      	str	r3, [r1, #12]
 8003b76:	e03e      	b.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	69db      	ldr	r3, [r3, #28]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d101      	bne.n	8003b84 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e039      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003b84:	4b1e      	ldr	r3, [pc, #120]	@ (8003c00 <HAL_RCC_OscConfig+0x618>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	f003 0203 	and.w	r2, r3, #3
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6a1b      	ldr	r3, [r3, #32]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d12c      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b98:	697b      	ldr	r3, [r7, #20]
 8003b9a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ba2:	3b01      	subs	r3, #1
 8003ba4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d123      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bb4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003bb6:	429a      	cmp	r2, r3
 8003bb8:	d11b      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d113      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bd4:	085b      	lsrs	r3, r3, #1
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d109      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003be8:	085b      	lsrs	r3, r3, #1
 8003bea:	3b01      	subs	r3, #1
 8003bec:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d001      	beq.n	8003bf6 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e000      	b.n	8003bf8 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8003bf6:	2300      	movs	r3, #0
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3720      	adds	r7, #32
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bd80      	pop	{r7, pc}
 8003c00:	40021000 	.word	0x40021000
 8003c04:	019f800c 	.word	0x019f800c
 8003c08:	feeefffc 	.word	0xfeeefffc

08003c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b086      	sub	sp, #24
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
 8003c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003c16:	2300      	movs	r3, #0
 8003c18:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d101      	bne.n	8003c24 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003c20:	2301      	movs	r3, #1
 8003c22:	e11e      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c24:	4b91      	ldr	r3, [pc, #580]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 030f 	and.w	r3, r3, #15
 8003c2c:	683a      	ldr	r2, [r7, #0]
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d910      	bls.n	8003c54 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c32:	4b8e      	ldr	r3, [pc, #568]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f023 020f 	bic.w	r2, r3, #15
 8003c3a:	498c      	ldr	r1, [pc, #560]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c42:	4b8a      	ldr	r3, [pc, #552]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f003 030f 	and.w	r3, r3, #15
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	429a      	cmp	r2, r3
 8003c4e:	d001      	beq.n	8003c54 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e106      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0301 	and.w	r3, r3, #1
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d073      	beq.n	8003d48 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	685b      	ldr	r3, [r3, #4]
 8003c64:	2b03      	cmp	r3, #3
 8003c66:	d129      	bne.n	8003cbc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c68:	4b81      	ldr	r3, [pc, #516]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d101      	bne.n	8003c78 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e0f4      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003c78:	f000 f99e 	bl	8003fb8 <RCC_GetSysClockFreqFromPLLSource>
 8003c7c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4a7c      	ldr	r2, [pc, #496]	@ (8003e74 <HAL_RCC_ClockConfig+0x268>)
 8003c82:	4293      	cmp	r3, r2
 8003c84:	d93f      	bls.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c86:	4b7a      	ldr	r3, [pc, #488]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d009      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d033      	beq.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d12f      	bne.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003ca6:	4b72      	ldr	r3, [pc, #456]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003ca8:	689b      	ldr	r3, [r3, #8]
 8003caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cae:	4a70      	ldr	r2, [pc, #448]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003cb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003cb6:	2380      	movs	r3, #128	@ 0x80
 8003cb8:	617b      	str	r3, [r7, #20]
 8003cba:	e024      	b.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	2b02      	cmp	r3, #2
 8003cc2:	d107      	bne.n	8003cd4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003cc4:	4b6a      	ldr	r3, [pc, #424]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d109      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	e0c6      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cd4:	4b66      	ldr	r3, [pc, #408]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d101      	bne.n	8003ce4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	e0be      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003ce4:	f000 f8ce 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8003ce8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4a61      	ldr	r2, [pc, #388]	@ (8003e74 <HAL_RCC_ClockConfig+0x268>)
 8003cee:	4293      	cmp	r3, r2
 8003cf0:	d909      	bls.n	8003d06 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003cf2:	4b5f      	ldr	r3, [pc, #380]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cf4:	689b      	ldr	r3, [r3, #8]
 8003cf6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cfa:	4a5d      	ldr	r2, [pc, #372]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003cfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d00:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003d02:	2380      	movs	r3, #128	@ 0x80
 8003d04:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003d06:	4b5a      	ldr	r3, [pc, #360]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f023 0203 	bic.w	r2, r3, #3
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	4957      	ldr	r1, [pc, #348]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d14:	4313      	orrs	r3, r2
 8003d16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d18:	f7fe f816 	bl	8001d48 <HAL_GetTick>
 8003d1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d1e:	e00a      	b.n	8003d36 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d20:	f7fe f812 	bl	8001d48 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d901      	bls.n	8003d36 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003d32:	2303      	movs	r3, #3
 8003d34:	e095      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d36:	4b4e      	ldr	r3, [pc, #312]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 020c 	and.w	r2, r3, #12
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	429a      	cmp	r2, r3
 8003d46:	d1eb      	bne.n	8003d20 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f003 0302 	and.w	r3, r3, #2
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d023      	beq.n	8003d9c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f003 0304 	and.w	r3, r3, #4
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d005      	beq.n	8003d6c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d60:	4b43      	ldr	r3, [pc, #268]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	4a42      	ldr	r2, [pc, #264]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d6a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0308 	and.w	r3, r3, #8
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d007      	beq.n	8003d88 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003d78:	4b3d      	ldr	r3, [pc, #244]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d7a:	689b      	ldr	r3, [r3, #8]
 8003d7c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003d80:	4a3b      	ldr	r2, [pc, #236]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d82:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003d86:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d88:	4b39      	ldr	r3, [pc, #228]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d8a:	689b      	ldr	r3, [r3, #8]
 8003d8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	4936      	ldr	r1, [pc, #216]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	608b      	str	r3, [r1, #8]
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	2b80      	cmp	r3, #128	@ 0x80
 8003da0:	d105      	bne.n	8003dae <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003da2:	4b33      	ldr	r3, [pc, #204]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	4a32      	ldr	r2, [pc, #200]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003da8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dac:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003dae:	4b2f      	ldr	r3, [pc, #188]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 030f 	and.w	r3, r3, #15
 8003db6:	683a      	ldr	r2, [r7, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d21d      	bcs.n	8003df8 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f023 020f 	bic.w	r2, r3, #15
 8003dc4:	4929      	ldr	r1, [pc, #164]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	4313      	orrs	r3, r2
 8003dca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003dcc:	f7fd ffbc 	bl	8001d48 <HAL_GetTick>
 8003dd0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dd2:	e00a      	b.n	8003dea <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003dd4:	f7fd ffb8 	bl	8001d48 <HAL_GetTick>
 8003dd8:	4602      	mov	r2, r0
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	1ad3      	subs	r3, r2, r3
 8003dde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e03b      	b.n	8003e62 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dea:	4b20      	ldr	r3, [pc, #128]	@ (8003e6c <HAL_RCC_ClockConfig+0x260>)
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f003 030f 	and.w	r3, r3, #15
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	429a      	cmp	r2, r3
 8003df6:	d1ed      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d008      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e04:	4b1a      	ldr	r3, [pc, #104]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e06:	689b      	ldr	r3, [r3, #8]
 8003e08:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	68db      	ldr	r3, [r3, #12]
 8003e10:	4917      	ldr	r1, [pc, #92]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e12:	4313      	orrs	r3, r2
 8003e14:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0308 	and.w	r3, r3, #8
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d009      	beq.n	8003e36 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e22:	4b13      	ldr	r3, [pc, #76]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	00db      	lsls	r3, r3, #3
 8003e30:	490f      	ldr	r1, [pc, #60]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e36:	f000 f825 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003e70 <HAL_RCC_ClockConfig+0x264>)
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	091b      	lsrs	r3, r3, #4
 8003e42:	f003 030f 	and.w	r3, r3, #15
 8003e46:	490c      	ldr	r1, [pc, #48]	@ (8003e78 <HAL_RCC_ClockConfig+0x26c>)
 8003e48:	5ccb      	ldrb	r3, [r1, r3]
 8003e4a:	f003 031f 	and.w	r3, r3, #31
 8003e4e:	fa22 f303 	lsr.w	r3, r2, r3
 8003e52:	4a0a      	ldr	r2, [pc, #40]	@ (8003e7c <HAL_RCC_ClockConfig+0x270>)
 8003e54:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003e56:	4b0a      	ldr	r3, [pc, #40]	@ (8003e80 <HAL_RCC_ClockConfig+0x274>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	f7fd ff28 	bl	8001cb0 <HAL_InitTick>
 8003e60:	4603      	mov	r3, r0
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3718      	adds	r7, #24
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	40022000 	.word	0x40022000
 8003e70:	40021000 	.word	0x40021000
 8003e74:	04c4b400 	.word	0x04c4b400
 8003e78:	08006290 	.word	0x08006290
 8003e7c:	20000000 	.word	0x20000000
 8003e80:	20000004 	.word	0x20000004

08003e84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e84:	b480      	push	{r7}
 8003e86:	b087      	sub	sp, #28
 8003e88:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e8a:	4b2c      	ldr	r3, [pc, #176]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
 8003e92:	2b04      	cmp	r3, #4
 8003e94:	d102      	bne.n	8003e9c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e96:	4b2a      	ldr	r3, [pc, #168]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003e98:	613b      	str	r3, [r7, #16]
 8003e9a:	e047      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003e9c:	4b27      	ldr	r3, [pc, #156]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003e9e:	689b      	ldr	r3, [r3, #8]
 8003ea0:	f003 030c 	and.w	r3, r3, #12
 8003ea4:	2b08      	cmp	r3, #8
 8003ea6:	d102      	bne.n	8003eae <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003ea8:	4b26      	ldr	r3, [pc, #152]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003eaa:	613b      	str	r3, [r7, #16]
 8003eac:	e03e      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003eae:	4b23      	ldr	r3, [pc, #140]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	f003 030c 	and.w	r3, r3, #12
 8003eb6:	2b0c      	cmp	r3, #12
 8003eb8:	d136      	bne.n	8003f28 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003eba:	4b20      	ldr	r3, [pc, #128]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ebc:	68db      	ldr	r3, [r3, #12]
 8003ebe:	f003 0303 	and.w	r3, r3, #3
 8003ec2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ec4:	4b1d      	ldr	r3, [pc, #116]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	091b      	lsrs	r3, r3, #4
 8003eca:	f003 030f 	and.w	r3, r3, #15
 8003ece:	3301      	adds	r3, #1
 8003ed0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2b03      	cmp	r3, #3
 8003ed6:	d10c      	bne.n	8003ef2 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ed8:	4a1a      	ldr	r2, [pc, #104]	@ (8003f44 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee0:	4a16      	ldr	r2, [pc, #88]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ee2:	68d2      	ldr	r2, [r2, #12]
 8003ee4:	0a12      	lsrs	r2, r2, #8
 8003ee6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003eea:	fb02 f303 	mul.w	r3, r2, r3
 8003eee:	617b      	str	r3, [r7, #20]
      break;
 8003ef0:	e00c      	b.n	8003f0c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ef2:	4a13      	ldr	r2, [pc, #76]	@ (8003f40 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003efa:	4a10      	ldr	r2, [pc, #64]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003efc:	68d2      	ldr	r2, [r2, #12]
 8003efe:	0a12      	lsrs	r2, r2, #8
 8003f00:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003f04:	fb02 f303 	mul.w	r3, r2, r3
 8003f08:	617b      	str	r3, [r7, #20]
      break;
 8003f0a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003f0c:	4b0b      	ldr	r3, [pc, #44]	@ (8003f3c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	0e5b      	lsrs	r3, r3, #25
 8003f12:	f003 0303 	and.w	r3, r3, #3
 8003f16:	3301      	adds	r3, #1
 8003f18:	005b      	lsls	r3, r3, #1
 8003f1a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003f1c:	697a      	ldr	r2, [r7, #20]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f24:	613b      	str	r3, [r7, #16]
 8003f26:	e001      	b.n	8003f2c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003f28:	2300      	movs	r3, #0
 8003f2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003f2c:	693b      	ldr	r3, [r7, #16]
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	371c      	adds	r7, #28
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
 8003f3a:	bf00      	nop
 8003f3c:	40021000 	.word	0x40021000
 8003f40:	00f42400 	.word	0x00f42400
 8003f44:	016e3600 	.word	0x016e3600

08003f48 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f4c:	4b03      	ldr	r3, [pc, #12]	@ (8003f5c <HAL_RCC_GetHCLKFreq+0x14>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
}
 8003f50:	4618      	mov	r0, r3
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr
 8003f5a:	bf00      	nop
 8003f5c:	20000000 	.word	0x20000000

08003f60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003f64:	f7ff fff0 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	4b06      	ldr	r3, [pc, #24]	@ (8003f84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f6c:	689b      	ldr	r3, [r3, #8]
 8003f6e:	0a1b      	lsrs	r3, r3, #8
 8003f70:	f003 0307 	and.w	r3, r3, #7
 8003f74:	4904      	ldr	r1, [pc, #16]	@ (8003f88 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003f76:	5ccb      	ldrb	r3, [r1, r3]
 8003f78:	f003 031f 	and.w	r3, r3, #31
 8003f7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	bd80      	pop	{r7, pc}
 8003f84:	40021000 	.word	0x40021000
 8003f88:	080062a0 	.word	0x080062a0

08003f8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f90:	f7ff ffda 	bl	8003f48 <HAL_RCC_GetHCLKFreq>
 8003f94:	4602      	mov	r2, r0
 8003f96:	4b06      	ldr	r3, [pc, #24]	@ (8003fb0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	0adb      	lsrs	r3, r3, #11
 8003f9c:	f003 0307 	and.w	r3, r3, #7
 8003fa0:	4904      	ldr	r1, [pc, #16]	@ (8003fb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003fa2:	5ccb      	ldrb	r3, [r1, r3]
 8003fa4:	f003 031f 	and.w	r3, r3, #31
 8003fa8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40021000 	.word	0x40021000
 8003fb4:	080062a0 	.word	0x080062a0

08003fb8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b087      	sub	sp, #28
 8003fbc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003fc8:	4b1b      	ldr	r3, [pc, #108]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fca:	68db      	ldr	r3, [r3, #12]
 8003fcc:	091b      	lsrs	r3, r3, #4
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	3301      	adds	r3, #1
 8003fd4:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b03      	cmp	r3, #3
 8003fda:	d10c      	bne.n	8003ff6 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003fdc:	4a17      	ldr	r2, [pc, #92]	@ (800403c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fe4:	4a14      	ldr	r2, [pc, #80]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003fe6:	68d2      	ldr	r2, [r2, #12]
 8003fe8:	0a12      	lsrs	r2, r2, #8
 8003fea:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003fee:	fb02 f303 	mul.w	r3, r2, r3
 8003ff2:	617b      	str	r3, [r7, #20]
    break;
 8003ff4:	e00c      	b.n	8004010 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003ff6:	4a12      	ldr	r2, [pc, #72]	@ (8004040 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffe:	4a0e      	ldr	r2, [pc, #56]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004000:	68d2      	ldr	r2, [r2, #12]
 8004002:	0a12      	lsrs	r2, r2, #8
 8004004:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8004008:	fb02 f303 	mul.w	r3, r2, r3
 800400c:	617b      	str	r3, [r7, #20]
    break;
 800400e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004010:	4b09      	ldr	r3, [pc, #36]	@ (8004038 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	0e5b      	lsrs	r3, r3, #25
 8004016:	f003 0303 	and.w	r3, r3, #3
 800401a:	3301      	adds	r3, #1
 800401c:	005b      	lsls	r3, r3, #1
 800401e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004020:	697a      	ldr	r2, [r7, #20]
 8004022:	68bb      	ldr	r3, [r7, #8]
 8004024:	fbb2 f3f3 	udiv	r3, r2, r3
 8004028:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800402a:	687b      	ldr	r3, [r7, #4]
}
 800402c:	4618      	mov	r0, r3
 800402e:	371c      	adds	r7, #28
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr
 8004038:	40021000 	.word	0x40021000
 800403c:	016e3600 	.word	0x016e3600
 8004040:	00f42400 	.word	0x00f42400

08004044 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b086      	sub	sp, #24
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800404c:	2300      	movs	r3, #0
 800404e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004050:	2300      	movs	r3, #0
 8004052:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800405c:	2b00      	cmp	r3, #0
 800405e:	f000 8098 	beq.w	8004192 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004062:	2300      	movs	r3, #0
 8004064:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004066:	4b43      	ldr	r3, [pc, #268]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004068:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800406a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800406e:	2b00      	cmp	r3, #0
 8004070:	d10d      	bne.n	800408e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004072:	4b40      	ldr	r3, [pc, #256]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004074:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004076:	4a3f      	ldr	r2, [pc, #252]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004078:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800407c:	6593      	str	r3, [r2, #88]	@ 0x58
 800407e:	4b3d      	ldr	r3, [pc, #244]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004082:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004086:	60bb      	str	r3, [r7, #8]
 8004088:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800408a:	2301      	movs	r3, #1
 800408c:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800408e:	4b3a      	ldr	r3, [pc, #232]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4a39      	ldr	r2, [pc, #228]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004094:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004098:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800409a:	f7fd fe55 	bl	8001d48 <HAL_GetTick>
 800409e:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040a0:	e009      	b.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a2:	f7fd fe51 	bl	8001d48 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d902      	bls.n	80040b6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	74fb      	strb	r3, [r7, #19]
        break;
 80040b4:	e005      	b.n	80040c2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80040b6:	4b30      	ldr	r3, [pc, #192]	@ (8004178 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d0ef      	beq.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80040c2:	7cfb      	ldrb	r3, [r7, #19]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d159      	bne.n	800417c <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80040c8:	4b2a      	ldr	r3, [pc, #168]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80040d2:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d01e      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80040de:	697a      	ldr	r2, [r7, #20]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d019      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80040e4:	4b23      	ldr	r3, [pc, #140]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040ee:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80040f0:	4b20      	ldr	r3, [pc, #128]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80040f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004100:	4b1c      	ldr	r3, [pc, #112]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004106:	4a1b      	ldr	r2, [pc, #108]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004108:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800410c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004110:	4a18      	ldr	r2, [pc, #96]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	f003 0301 	and.w	r3, r3, #1
 800411e:	2b00      	cmp	r3, #0
 8004120:	d016      	beq.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004122:	f7fd fe11 	bl	8001d48 <HAL_GetTick>
 8004126:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004128:	e00b      	b.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800412a:	f7fd fe0d 	bl	8001d48 <HAL_GetTick>
 800412e:	4602      	mov	r2, r0
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	1ad3      	subs	r3, r2, r3
 8004134:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004138:	4293      	cmp	r3, r2
 800413a:	d902      	bls.n	8004142 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800413c:	2303      	movs	r3, #3
 800413e:	74fb      	strb	r3, [r7, #19]
            break;
 8004140:	e006      	b.n	8004150 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004142:	4b0c      	ldr	r3, [pc, #48]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004144:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004148:	f003 0302 	and.w	r3, r3, #2
 800414c:	2b00      	cmp	r3, #0
 800414e:	d0ec      	beq.n	800412a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8004150:	7cfb      	ldrb	r3, [r7, #19]
 8004152:	2b00      	cmp	r3, #0
 8004154:	d10b      	bne.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004156:	4b07      	ldr	r3, [pc, #28]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800415c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004164:	4903      	ldr	r1, [pc, #12]	@ (8004174 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004166:	4313      	orrs	r3, r2
 8004168:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800416c:	e008      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800416e:	7cfb      	ldrb	r3, [r7, #19]
 8004170:	74bb      	strb	r3, [r7, #18]
 8004172:	e005      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8004174:	40021000 	.word	0x40021000
 8004178:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800417c:	7cfb      	ldrb	r3, [r7, #19]
 800417e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004180:	7c7b      	ldrb	r3, [r7, #17]
 8004182:	2b01      	cmp	r3, #1
 8004184:	d105      	bne.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004186:	4ba7      	ldr	r3, [pc, #668]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	4aa6      	ldr	r2, [pc, #664]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800418c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004190:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f003 0301 	and.w	r3, r3, #1
 800419a:	2b00      	cmp	r3, #0
 800419c:	d00a      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800419e:	4ba1      	ldr	r3, [pc, #644]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041a4:	f023 0203 	bic.w	r2, r3, #3
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	499d      	ldr	r1, [pc, #628]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041ae:	4313      	orrs	r3, r2
 80041b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d00a      	beq.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80041c0:	4b98      	ldr	r3, [pc, #608]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041c6:	f023 020c 	bic.w	r2, r3, #12
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	4995      	ldr	r1, [pc, #596]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041d0:	4313      	orrs	r3, r2
 80041d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0304 	and.w	r3, r3, #4
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d00a      	beq.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80041e2:	4b90      	ldr	r3, [pc, #576]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041e8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	68db      	ldr	r3, [r3, #12]
 80041f0:	498c      	ldr	r1, [pc, #560]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80041f2:	4313      	orrs	r3, r2
 80041f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	f003 0308 	and.w	r3, r3, #8
 8004200:	2b00      	cmp	r3, #0
 8004202:	d00a      	beq.n	800421a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004204:	4b87      	ldr	r3, [pc, #540]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004206:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800420a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691b      	ldr	r3, [r3, #16]
 8004212:	4984      	ldr	r1, [pc, #528]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004214:	4313      	orrs	r3, r2
 8004216:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0310 	and.w	r3, r3, #16
 8004222:	2b00      	cmp	r3, #0
 8004224:	d00a      	beq.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004226:	4b7f      	ldr	r3, [pc, #508]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800422c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	695b      	ldr	r3, [r3, #20]
 8004234:	497b      	ldr	r1, [pc, #492]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004236:	4313      	orrs	r3, r2
 8004238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0320 	and.w	r3, r3, #32
 8004244:	2b00      	cmp	r3, #0
 8004246:	d00a      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004248:	4b76      	ldr	r3, [pc, #472]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800424a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800424e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	699b      	ldr	r3, [r3, #24]
 8004256:	4973      	ldr	r1, [pc, #460]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004266:	2b00      	cmp	r3, #0
 8004268:	d00a      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800426a:	4b6e      	ldr	r3, [pc, #440]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800426c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004270:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	69db      	ldr	r3, [r3, #28]
 8004278:	496a      	ldr	r1, [pc, #424]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800427a:	4313      	orrs	r3, r2
 800427c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004288:	2b00      	cmp	r3, #0
 800428a:	d00a      	beq.n	80042a2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800428c:	4b65      	ldr	r3, [pc, #404]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800428e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004292:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	4962      	ldr	r1, [pc, #392]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800429c:	4313      	orrs	r3, r2
 800429e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d00a      	beq.n	80042c4 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80042ae:	4b5d      	ldr	r3, [pc, #372]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042b4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	4959      	ldr	r1, [pc, #356]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042be:	4313      	orrs	r3, r2
 80042c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00a      	beq.n	80042e6 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80042d0:	4b54      	ldr	r3, [pc, #336]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042de:	4951      	ldr	r1, [pc, #324]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042e0:	4313      	orrs	r3, r2
 80042e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d015      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80042f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80042f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	4948      	ldr	r1, [pc, #288]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004302:	4313      	orrs	r3, r2
 8004304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004310:	d105      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x2da>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004312:	4b44      	ldr	r3, [pc, #272]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004314:	68db      	ldr	r3, [r3, #12]
 8004316:	4a43      	ldr	r2, [pc, #268]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004318:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800431c:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004326:	2b00      	cmp	r3, #0
 8004328:	d015      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800432a:	4b3e      	ldr	r3, [pc, #248]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800432c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004330:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004338:	493a      	ldr	r1, [pc, #232]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800433a:	4313      	orrs	r3, r2
 800433c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004344:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004348:	d105      	bne.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x312>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800434a:	4b36      	ldr	r3, [pc, #216]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	4a35      	ldr	r2, [pc, #212]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004350:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004354:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d015      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004362:	4b30      	ldr	r3, [pc, #192]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004368:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004370:	492c      	ldr	r1, [pc, #176]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004372:	4313      	orrs	r3, r2
 8004374:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800437c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004380:	d105      	bne.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x34a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004382:	4b28      	ldr	r3, [pc, #160]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	4a27      	ldr	r2, [pc, #156]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004388:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800438c:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d015      	beq.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800439a:	4b22      	ldr	r3, [pc, #136]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800439c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a8:	491e      	ldr	r1, [pc, #120]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043b8:	d105      	bne.n	80043c6 <HAL_RCCEx_PeriphCLKConfig+0x382>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	4a19      	ldr	r2, [pc, #100]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043c0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043c4:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d015      	beq.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80043d2:	4b14      	ldr	r3, [pc, #80]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e0:	4910      	ldr	r1, [pc, #64]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043f0:	d105      	bne.n	80043fe <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043f2:	4b0c      	ldr	r3, [pc, #48]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80043f8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80043fc:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004406:	2b00      	cmp	r3, #0
 8004408:	d018      	beq.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800440a:	4b06      	ldr	r3, [pc, #24]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800440c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004410:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004418:	4902      	ldr	r1, [pc, #8]	@ (8004424 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800441a:	4313      	orrs	r3, r2
 800441c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	e001      	b.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004424:	40021000 	.word	0x40021000
 8004428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800442a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800442e:	d105      	bne.n	800443c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004430:	4b21      	ldr	r3, [pc, #132]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004432:	68db      	ldr	r3, [r3, #12]
 8004434:	4a20      	ldr	r2, [pc, #128]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004436:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800443a:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d015      	beq.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x430>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8004448:	4b1b      	ldr	r3, [pc, #108]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800444a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004456:	4918      	ldr	r1, [pc, #96]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004458:	4313      	orrs	r3, r2
 800445a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004466:	d105      	bne.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x430>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8004468:	4b13      	ldr	r3, [pc, #76]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800446a:	68db      	ldr	r3, [r3, #12]
 800446c:	4a12      	ldr	r2, [pc, #72]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 800446e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004472:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d015      	beq.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004480:	4b0d      	ldr	r3, [pc, #52]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004486:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800448e:	490a      	ldr	r1, [pc, #40]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 8004490:	4313      	orrs	r3, r2
 8004492:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800449a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800449e:	d105      	bne.n	80044ac <HAL_RCCEx_PeriphCLKConfig+0x468>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044a0:	4b05      	ldr	r3, [pc, #20]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80044a2:	68db      	ldr	r3, [r3, #12]
 80044a4:	4a04      	ldr	r2, [pc, #16]	@ (80044b8 <HAL_RCCEx_PeriphCLKConfig+0x474>)
 80044a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044aa:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80044ac:	7cbb      	ldrb	r3, [r7, #18]
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3718      	adds	r7, #24
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd80      	pop	{r7, pc}
 80044b6:	bf00      	nop
 80044b8:	40021000 	.word	0x40021000

080044bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d101      	bne.n	80044ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e049      	b.n	8004562 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044d4:	b2db      	uxtb	r3, r3
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d106      	bne.n	80044e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fd fa4e 	bl	8001984 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2202      	movs	r2, #2
 80044ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	3304      	adds	r3, #4
 80044f8:	4619      	mov	r1, r3
 80044fa:	4610      	mov	r0, r2
 80044fc:	f000 fb22 	bl	8004b44 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
	...

0800456c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800457a:	b2db      	uxtb	r3, r3
 800457c:	2b01      	cmp	r3, #1
 800457e:	d001      	beq.n	8004584 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e04f      	b.n	8004624 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2202      	movs	r2, #2
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	68da      	ldr	r2, [r3, #12]
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a23      	ldr	r2, [pc, #140]	@ (8004630 <HAL_TIM_Base_Start_IT+0xc4>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d01d      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ae:	d018      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a1f      	ldr	r2, [pc, #124]	@ (8004634 <HAL_TIM_Base_Start_IT+0xc8>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d013      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a1e      	ldr	r2, [pc, #120]	@ (8004638 <HAL_TIM_Base_Start_IT+0xcc>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00e      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	4a1c      	ldr	r2, [pc, #112]	@ (800463c <HAL_TIM_Base_Start_IT+0xd0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d009      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a1b      	ldr	r2, [pc, #108]	@ (8004640 <HAL_TIM_Base_Start_IT+0xd4>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d004      	beq.n	80045e2 <HAL_TIM_Base_Start_IT+0x76>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a19      	ldr	r2, [pc, #100]	@ (8004644 <HAL_TIM_Base_Start_IT+0xd8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d115      	bne.n	800460e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	4b17      	ldr	r3, [pc, #92]	@ (8004648 <HAL_TIM_Base_Start_IT+0xdc>)
 80045ea:	4013      	ands	r3, r2
 80045ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b06      	cmp	r3, #6
 80045f2:	d015      	beq.n	8004620 <HAL_TIM_Base_Start_IT+0xb4>
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045fa:	d011      	beq.n	8004620 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f042 0201 	orr.w	r2, r2, #1
 800460a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800460c:	e008      	b.n	8004620 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f042 0201 	orr.w	r2, r2, #1
 800461c:	601a      	str	r2, [r3, #0]
 800461e:	e000      	b.n	8004622 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004620:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004622:	2300      	movs	r3, #0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3714      	adds	r7, #20
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800
 800463c:	40013400 	.word	0x40013400
 8004640:	40014000 	.word	0x40014000
 8004644:	40015000 	.word	0x40015000
 8004648:	00010007 	.word	0x00010007

0800464c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b084      	sub	sp, #16
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68db      	ldr	r3, [r3, #12]
 800465a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004664:	68bb      	ldr	r3, [r7, #8]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b00      	cmp	r3, #0
 800466c:	d020      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b00      	cmp	r3, #0
 8004676:	d01b      	beq.n	80046b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f06f 0202 	mvn.w	r2, #2
 8004680:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	699b      	ldr	r3, [r3, #24]
 800468e:	f003 0303 	and.w	r3, r3, #3
 8004692:	2b00      	cmp	r3, #0
 8004694:	d003      	beq.n	800469e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004696:	6878      	ldr	r0, [r7, #4]
 8004698:	f000 fa36 	bl	8004b08 <HAL_TIM_IC_CaptureCallback>
 800469c:	e005      	b.n	80046aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f000 fa28 	bl	8004af4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fa39 	bl	8004b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	f003 0304 	and.w	r3, r3, #4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d020      	beq.n	80046fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	f003 0304 	and.w	r3, r3, #4
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d01b      	beq.n	80046fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f06f 0204 	mvn.w	r2, #4
 80046cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2202      	movs	r2, #2
 80046d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	699b      	ldr	r3, [r3, #24]
 80046da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d003      	beq.n	80046ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046e2:	6878      	ldr	r0, [r7, #4]
 80046e4:	f000 fa10 	bl	8004b08 <HAL_TIM_IC_CaptureCallback>
 80046e8:	e005      	b.n	80046f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 fa02 	bl	8004af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046f0:	6878      	ldr	r0, [r7, #4]
 80046f2:	f000 fa13 	bl	8004b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2200      	movs	r2, #0
 80046fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f003 0308 	and.w	r3, r3, #8
 8004702:	2b00      	cmp	r3, #0
 8004704:	d020      	beq.n	8004748 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	f003 0308 	and.w	r3, r3, #8
 800470c:	2b00      	cmp	r3, #0
 800470e:	d01b      	beq.n	8004748 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f06f 0208 	mvn.w	r2, #8
 8004718:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2204      	movs	r2, #4
 800471e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	69db      	ldr	r3, [r3, #28]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d003      	beq.n	8004736 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 f9ea 	bl	8004b08 <HAL_TIM_IC_CaptureCallback>
 8004734:	e005      	b.n	8004742 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004736:	6878      	ldr	r0, [r7, #4]
 8004738:	f000 f9dc 	bl	8004af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800473c:	6878      	ldr	r0, [r7, #4]
 800473e:	f000 f9ed 	bl	8004b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	f003 0310 	and.w	r3, r3, #16
 800474e:	2b00      	cmp	r3, #0
 8004750:	d020      	beq.n	8004794 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f003 0310 	and.w	r3, r3, #16
 8004758:	2b00      	cmp	r3, #0
 800475a:	d01b      	beq.n	8004794 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f06f 0210 	mvn.w	r2, #16
 8004764:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2208      	movs	r2, #8
 800476a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	69db      	ldr	r3, [r3, #28]
 8004772:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f9c4 	bl	8004b08 <HAL_TIM_IC_CaptureCallback>
 8004780:	e005      	b.n	800478e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004782:	6878      	ldr	r0, [r7, #4]
 8004784:	f000 f9b6 	bl	8004af4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004788:	6878      	ldr	r0, [r7, #4]
 800478a:	f000 f9c7 	bl	8004b1c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004794:	68bb      	ldr	r3, [r7, #8]
 8004796:	f003 0301 	and.w	r3, r3, #1
 800479a:	2b00      	cmp	r3, #0
 800479c:	d00c      	beq.n	80047b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f003 0301 	and.w	r3, r3, #1
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d007      	beq.n	80047b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f06f 0201 	mvn.w	r2, #1
 80047b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7fc fe00 	bl	80013b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d104      	bne.n	80047cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d00c      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d007      	beq.n	80047e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80047de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f000 fb8d 	bl	8004f00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d00c      	beq.n	800480a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d007      	beq.n	800480a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004802:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	f000 fb85 	bl	8004f14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004810:	2b00      	cmp	r3, #0
 8004812:	d00c      	beq.n	800482e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800481a:	2b00      	cmp	r3, #0
 800481c:	d007      	beq.n	800482e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004826:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004828:	6878      	ldr	r0, [r7, #4]
 800482a:	f000 f981 	bl	8004b30 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	f003 0320 	and.w	r3, r3, #32
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00c      	beq.n	8004852 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	f003 0320 	and.w	r3, r3, #32
 800483e:	2b00      	cmp	r3, #0
 8004840:	d007      	beq.n	8004852 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f06f 0220 	mvn.w	r2, #32
 800484a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800484c:	6878      	ldr	r0, [r7, #4]
 800484e:	f000 fb4d 	bl	8004eec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00c      	beq.n	8004876 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d007      	beq.n	8004876 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800486e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8004870:	6878      	ldr	r0, [r7, #4]
 8004872:	f000 fb59 	bl	8004f28 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8004876:	68bb      	ldr	r3, [r7, #8]
 8004878:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800487c:	2b00      	cmp	r3, #0
 800487e:	d00c      	beq.n	800489a <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004886:	2b00      	cmp	r3, #0
 8004888:	d007      	beq.n	800489a <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8004892:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8004894:	6878      	ldr	r0, [r7, #4]
 8004896:	f000 fb51 	bl	8004f3c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00c      	beq.n	80048be <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80048aa:	2b00      	cmp	r3, #0
 80048ac:	d007      	beq.n	80048be <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80048b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80048b8:	6878      	ldr	r0, [r7, #4]
 80048ba:	f000 fb49 	bl	8004f50 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80048be:	68bb      	ldr	r3, [r7, #8]
 80048c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d00c      	beq.n	80048e2 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d007      	beq.n	80048e2 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 80048da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fb41 	bl	8004f64 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80048e2:	bf00      	nop
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
	...

080048ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b084      	sub	sp, #16
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
 80048f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004900:	2b01      	cmp	r3, #1
 8004902:	d101      	bne.n	8004908 <HAL_TIM_ConfigClockSource+0x1c>
 8004904:	2302      	movs	r3, #2
 8004906:	e0e6      	b.n	8004ad6 <HAL_TIM_ConfigClockSource+0x1ea>
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2201      	movs	r2, #1
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004926:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800492a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004932:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	68ba      	ldr	r2, [r7, #8]
 800493a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a67      	ldr	r2, [pc, #412]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x1f4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	f000 80b1 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004948:	4a65      	ldr	r2, [pc, #404]	@ (8004ae0 <HAL_TIM_ConfigClockSource+0x1f4>)
 800494a:	4293      	cmp	r3, r2
 800494c:	f200 80b6 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 8004950:	4a64      	ldr	r2, [pc, #400]	@ (8004ae4 <HAL_TIM_ConfigClockSource+0x1f8>)
 8004952:	4293      	cmp	r3, r2
 8004954:	f000 80a9 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004958:	4a62      	ldr	r2, [pc, #392]	@ (8004ae4 <HAL_TIM_ConfigClockSource+0x1f8>)
 800495a:	4293      	cmp	r3, r2
 800495c:	f200 80ae 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 8004960:	4a61      	ldr	r2, [pc, #388]	@ (8004ae8 <HAL_TIM_ConfigClockSource+0x1fc>)
 8004962:	4293      	cmp	r3, r2
 8004964:	f000 80a1 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004968:	4a5f      	ldr	r2, [pc, #380]	@ (8004ae8 <HAL_TIM_ConfigClockSource+0x1fc>)
 800496a:	4293      	cmp	r3, r2
 800496c:	f200 80a6 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 8004970:	4a5e      	ldr	r2, [pc, #376]	@ (8004aec <HAL_TIM_ConfigClockSource+0x200>)
 8004972:	4293      	cmp	r3, r2
 8004974:	f000 8099 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004978:	4a5c      	ldr	r2, [pc, #368]	@ (8004aec <HAL_TIM_ConfigClockSource+0x200>)
 800497a:	4293      	cmp	r3, r2
 800497c:	f200 809e 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 8004980:	4a5b      	ldr	r2, [pc, #364]	@ (8004af0 <HAL_TIM_ConfigClockSource+0x204>)
 8004982:	4293      	cmp	r3, r2
 8004984:	f000 8091 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004988:	4a59      	ldr	r2, [pc, #356]	@ (8004af0 <HAL_TIM_ConfigClockSource+0x204>)
 800498a:	4293      	cmp	r3, r2
 800498c:	f200 8096 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 8004990:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8004994:	f000 8089 	beq.w	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 8004998:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800499c:	f200 808e 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049a4:	d03e      	beq.n	8004a24 <HAL_TIM_ConfigClockSource+0x138>
 80049a6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049aa:	f200 8087 	bhi.w	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049b2:	f000 8086 	beq.w	8004ac2 <HAL_TIM_ConfigClockSource+0x1d6>
 80049b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049ba:	d87f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049bc:	2b70      	cmp	r3, #112	@ 0x70
 80049be:	d01a      	beq.n	80049f6 <HAL_TIM_ConfigClockSource+0x10a>
 80049c0:	2b70      	cmp	r3, #112	@ 0x70
 80049c2:	d87b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049c4:	2b60      	cmp	r3, #96	@ 0x60
 80049c6:	d050      	beq.n	8004a6a <HAL_TIM_ConfigClockSource+0x17e>
 80049c8:	2b60      	cmp	r3, #96	@ 0x60
 80049ca:	d877      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049cc:	2b50      	cmp	r3, #80	@ 0x50
 80049ce:	d03c      	beq.n	8004a4a <HAL_TIM_ConfigClockSource+0x15e>
 80049d0:	2b50      	cmp	r3, #80	@ 0x50
 80049d2:	d873      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049d4:	2b40      	cmp	r3, #64	@ 0x40
 80049d6:	d058      	beq.n	8004a8a <HAL_TIM_ConfigClockSource+0x19e>
 80049d8:	2b40      	cmp	r3, #64	@ 0x40
 80049da:	d86f      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049dc:	2b30      	cmp	r3, #48	@ 0x30
 80049de:	d064      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 80049e0:	2b30      	cmp	r3, #48	@ 0x30
 80049e2:	d86b      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049e4:	2b20      	cmp	r3, #32
 80049e6:	d060      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 80049e8:	2b20      	cmp	r3, #32
 80049ea:	d867      	bhi.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d05c      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 80049f0:	2b10      	cmp	r3, #16
 80049f2:	d05a      	beq.n	8004aaa <HAL_TIM_ConfigClockSource+0x1be>
 80049f4:	e062      	b.n	8004abc <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a06:	f000 f9c3 	bl	8004d90 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	689b      	ldr	r3, [r3, #8]
 8004a10:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004a18:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	68ba      	ldr	r2, [r7, #8]
 8004a20:	609a      	str	r2, [r3, #8]
      break;
 8004a22:	e04f      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004a28:	683b      	ldr	r3, [r7, #0]
 8004a2a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004a34:	f000 f9ac 	bl	8004d90 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a46:	609a      	str	r2, [r3, #8]
      break;
 8004a48:	e03c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a56:	461a      	mov	r2, r3
 8004a58:	f000 f91e 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	2150      	movs	r1, #80	@ 0x50
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 f977 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004a68:	e02c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004a76:	461a      	mov	r2, r3
 8004a78:	f000 f93d 	bl	8004cf6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	2160      	movs	r1, #96	@ 0x60
 8004a82:	4618      	mov	r0, r3
 8004a84:	f000 f967 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004a88:	e01c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004a96:	461a      	mov	r2, r3
 8004a98:	f000 f8fe 	bl	8004c98 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2140      	movs	r1, #64	@ 0x40
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 f957 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004aa8:	e00c      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	4610      	mov	r0, r2
 8004ab6:	f000 f94e 	bl	8004d56 <TIM_ITRx_SetConfig>
      break;
 8004aba:	e003      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8004abc:	2301      	movs	r3, #1
 8004abe:	73fb      	strb	r3, [r7, #15]
      break;
 8004ac0:	e000      	b.n	8004ac4 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8004ac2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2201      	movs	r2, #1
 8004ac8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ad4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	3710      	adds	r7, #16
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bd80      	pop	{r7, pc}
 8004ade:	bf00      	nop
 8004ae0:	00100070 	.word	0x00100070
 8004ae4:	00100050 	.word	0x00100050
 8004ae8:	00100040 	.word	0x00100040
 8004aec:	00100030 	.word	0x00100030
 8004af0:	00100020 	.word	0x00100020

08004af4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004afc:	bf00      	nop
 8004afe:	370c      	adds	r7, #12
 8004b00:	46bd      	mov	sp, r7
 8004b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b06:	4770      	bx	lr

08004b08 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004b08:	b480      	push	{r7}
 8004b0a:	b083      	sub	sp, #12
 8004b0c:	af00      	add	r7, sp, #0
 8004b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004b10:	bf00      	nop
 8004b12:	370c      	adds	r7, #12
 8004b14:	46bd      	mov	sp, r7
 8004b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b1a:	4770      	bx	lr

08004b1c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b44:	b480      	push	{r7}
 8004b46:	b085      	sub	sp, #20
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
 8004b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a48      	ldr	r2, [pc, #288]	@ (8004c78 <TIM_Base_SetConfig+0x134>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d013      	beq.n	8004b84 <TIM_Base_SetConfig+0x40>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004b62:	d00f      	beq.n	8004b84 <TIM_Base_SetConfig+0x40>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	4a45      	ldr	r2, [pc, #276]	@ (8004c7c <TIM_Base_SetConfig+0x138>)
 8004b68:	4293      	cmp	r3, r2
 8004b6a:	d00b      	beq.n	8004b84 <TIM_Base_SetConfig+0x40>
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a44      	ldr	r2, [pc, #272]	@ (8004c80 <TIM_Base_SetConfig+0x13c>)
 8004b70:	4293      	cmp	r3, r2
 8004b72:	d007      	beq.n	8004b84 <TIM_Base_SetConfig+0x40>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	4a43      	ldr	r2, [pc, #268]	@ (8004c84 <TIM_Base_SetConfig+0x140>)
 8004b78:	4293      	cmp	r3, r2
 8004b7a:	d003      	beq.n	8004b84 <TIM_Base_SetConfig+0x40>
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	4a42      	ldr	r2, [pc, #264]	@ (8004c88 <TIM_Base_SetConfig+0x144>)
 8004b80:	4293      	cmp	r3, r2
 8004b82:	d108      	bne.n	8004b96 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	68fa      	ldr	r2, [r7, #12]
 8004b92:	4313      	orrs	r3, r2
 8004b94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	4a37      	ldr	r2, [pc, #220]	@ (8004c78 <TIM_Base_SetConfig+0x134>)
 8004b9a:	4293      	cmp	r3, r2
 8004b9c:	d01f      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba4:	d01b      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	4a34      	ldr	r2, [pc, #208]	@ (8004c7c <TIM_Base_SetConfig+0x138>)
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d017      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	4a33      	ldr	r2, [pc, #204]	@ (8004c80 <TIM_Base_SetConfig+0x13c>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d013      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	4a32      	ldr	r2, [pc, #200]	@ (8004c84 <TIM_Base_SetConfig+0x140>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d00f      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	4a32      	ldr	r2, [pc, #200]	@ (8004c8c <TIM_Base_SetConfig+0x148>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d00b      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	4a31      	ldr	r2, [pc, #196]	@ (8004c90 <TIM_Base_SetConfig+0x14c>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d007      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4a30      	ldr	r2, [pc, #192]	@ (8004c94 <TIM_Base_SetConfig+0x150>)
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d003      	beq.n	8004bde <TIM_Base_SetConfig+0x9a>
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	4a2b      	ldr	r2, [pc, #172]	@ (8004c88 <TIM_Base_SetConfig+0x144>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d108      	bne.n	8004bf0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004bf6:	683b      	ldr	r3, [r7, #0]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	681a      	ldr	r2, [r3, #0]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	4a18      	ldr	r2, [pc, #96]	@ (8004c78 <TIM_Base_SetConfig+0x134>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d013      	beq.n	8004c44 <TIM_Base_SetConfig+0x100>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	4a19      	ldr	r2, [pc, #100]	@ (8004c84 <TIM_Base_SetConfig+0x140>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d00f      	beq.n	8004c44 <TIM_Base_SetConfig+0x100>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	4a19      	ldr	r2, [pc, #100]	@ (8004c8c <TIM_Base_SetConfig+0x148>)
 8004c28:	4293      	cmp	r3, r2
 8004c2a:	d00b      	beq.n	8004c44 <TIM_Base_SetConfig+0x100>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	4a18      	ldr	r2, [pc, #96]	@ (8004c90 <TIM_Base_SetConfig+0x14c>)
 8004c30:	4293      	cmp	r3, r2
 8004c32:	d007      	beq.n	8004c44 <TIM_Base_SetConfig+0x100>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	4a17      	ldr	r2, [pc, #92]	@ (8004c94 <TIM_Base_SetConfig+0x150>)
 8004c38:	4293      	cmp	r3, r2
 8004c3a:	d003      	beq.n	8004c44 <TIM_Base_SetConfig+0x100>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a12      	ldr	r2, [pc, #72]	@ (8004c88 <TIM_Base_SetConfig+0x144>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d103      	bne.n	8004c4c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	691a      	ldr	r2, [r3, #16]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	2201      	movs	r2, #1
 8004c50:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	691b      	ldr	r3, [r3, #16]
 8004c56:	f003 0301 	and.w	r3, r3, #1
 8004c5a:	2b01      	cmp	r3, #1
 8004c5c:	d105      	bne.n	8004c6a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	691b      	ldr	r3, [r3, #16]
 8004c62:	f023 0201 	bic.w	r2, r3, #1
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	611a      	str	r2, [r3, #16]
  }
}
 8004c6a:	bf00      	nop
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40012c00 	.word	0x40012c00
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40000800 	.word	0x40000800
 8004c84:	40013400 	.word	0x40013400
 8004c88:	40015000 	.word	0x40015000
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40014400 	.word	0x40014400
 8004c94:	40014800 	.word	0x40014800

08004c98 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b087      	sub	sp, #28
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	60f8      	str	r0, [r7, #12]
 8004ca0:	60b9      	str	r1, [r7, #8]
 8004ca2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	6a1b      	ldr	r3, [r3, #32]
 8004ca8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	6a1b      	ldr	r3, [r3, #32]
 8004cae:	f023 0201 	bic.w	r2, r3, #1
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	699b      	ldr	r3, [r3, #24]
 8004cba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004cbc:	693b      	ldr	r3, [r7, #16]
 8004cbe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004cc2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	011b      	lsls	r3, r3, #4
 8004cc8:	693a      	ldr	r2, [r7, #16]
 8004cca:	4313      	orrs	r3, r2
 8004ccc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	f023 030a 	bic.w	r3, r3, #10
 8004cd4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004cd6:	697a      	ldr	r2, [r7, #20]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	4313      	orrs	r3, r2
 8004cdc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	693a      	ldr	r2, [r7, #16]
 8004ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	621a      	str	r2, [r3, #32]
}
 8004cea:	bf00      	nop
 8004cec:	371c      	adds	r7, #28
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b087      	sub	sp, #28
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1b      	ldr	r3, [r3, #32]
 8004d0c:	f023 0210 	bic.w	r2, r3, #16
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	699b      	ldr	r3, [r3, #24]
 8004d18:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d1a:	693b      	ldr	r3, [r7, #16]
 8004d1c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004d20:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	031b      	lsls	r3, r3, #12
 8004d26:	693a      	ldr	r2, [r7, #16]
 8004d28:	4313      	orrs	r3, r2
 8004d2a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004d32:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	011b      	lsls	r3, r3, #4
 8004d38:	697a      	ldr	r2, [r7, #20]
 8004d3a:	4313      	orrs	r3, r2
 8004d3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	693a      	ldr	r2, [r7, #16]
 8004d42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	697a      	ldr	r2, [r7, #20]
 8004d48:	621a      	str	r2, [r3, #32]
}
 8004d4a:	bf00      	nop
 8004d4c:	371c      	adds	r7, #28
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr

08004d56 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004d56:	b480      	push	{r7}
 8004d58:	b085      	sub	sp, #20
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004d6c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d70:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004d72:	683a      	ldr	r2, [r7, #0]
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	f043 0307 	orr.w	r3, r3, #7
 8004d7c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	68fa      	ldr	r2, [r7, #12]
 8004d82:	609a      	str	r2, [r3, #8]
}
 8004d84:	bf00      	nop
 8004d86:	3714      	adds	r7, #20
 8004d88:	46bd      	mov	sp, r7
 8004d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8e:	4770      	bx	lr

08004d90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004d90:	b480      	push	{r7}
 8004d92:	b087      	sub	sp, #28
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	60f8      	str	r0, [r7, #12]
 8004d98:	60b9      	str	r1, [r7, #8]
 8004d9a:	607a      	str	r2, [r7, #4]
 8004d9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	689b      	ldr	r3, [r3, #8]
 8004da2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004daa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	021a      	lsls	r2, r3, #8
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	431a      	orrs	r2, r3
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	4313      	orrs	r3, r2
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	697a      	ldr	r2, [r7, #20]
 8004dc2:	609a      	str	r2, [r3, #8]
}
 8004dc4:	bf00      	nop
 8004dc6:	371c      	adds	r7, #28
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dce:	4770      	bx	lr

08004dd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b085      	sub	sp, #20
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
 8004dd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004de0:	2b01      	cmp	r3, #1
 8004de2:	d101      	bne.n	8004de8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004de4:	2302      	movs	r3, #2
 8004de6:	e06f      	b.n	8004ec8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2201      	movs	r2, #1
 8004dec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2202      	movs	r2, #2
 8004df4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	689b      	ldr	r3, [r3, #8]
 8004e06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a31      	ldr	r2, [pc, #196]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d009      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a30      	ldr	r2, [pc, #192]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d004      	beq.n	8004e26 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a2e      	ldr	r2, [pc, #184]	@ (8004edc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d108      	bne.n	8004e38 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004e2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004e2e:	683b      	ldr	r3, [r7, #0]
 8004e30:	685b      	ldr	r3, [r3, #4]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004e3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ed4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d01d      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e68:	d018      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	4a1c      	ldr	r2, [pc, #112]	@ (8004ee0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d013      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	4a1a      	ldr	r2, [pc, #104]	@ (8004ee4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004e7a:	4293      	cmp	r3, r2
 8004e7c:	d00e      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	4a15      	ldr	r2, [pc, #84]	@ (8004ed8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d009      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4a16      	ldr	r2, [pc, #88]	@ (8004ee8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d004      	beq.n	8004e9c <HAL_TIMEx_MasterConfigSynchronization+0xcc>
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4a11      	ldr	r2, [pc, #68]	@ (8004edc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	d10c      	bne.n	8004eb6 <HAL_TIMEx_MasterConfigSynchronization+0xe6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ea2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	68ba      	ldr	r2, [r7, #8]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	2201      	movs	r2, #1
 8004eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3714      	adds	r7, #20
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed2:	4770      	bx	lr
 8004ed4:	40012c00 	.word	0x40012c00
 8004ed8:	40013400 	.word	0x40013400
 8004edc:	40015000 	.word	0x40015000
 8004ee0:	40000400 	.word	0x40000400
 8004ee4:	40000800 	.word	0x40000800
 8004ee8:	40014000 	.word	0x40014000

08004eec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ef4:	bf00      	nop
 8004ef6:	370c      	adds	r7, #12
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efe:	4770      	bx	lr

08004f00 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004f00:	b480      	push	{r7}
 8004f02:	b083      	sub	sp, #12
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004f08:	bf00      	nop
 8004f0a:	370c      	adds	r7, #12
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f12:	4770      	bx	lr

08004f14 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004f14:	b480      	push	{r7}
 8004f16:	b083      	sub	sp, #12
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004f1c:	bf00      	nop
 8004f1e:	370c      	adds	r7, #12
 8004f20:	46bd      	mov	sp, r7
 8004f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f26:	4770      	bx	lr

08004f28 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	b083      	sub	sp, #12
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8004f30:	bf00      	nop
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b083      	sub	sp, #12
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8004f44:	bf00      	nop
 8004f46:	370c      	adds	r7, #12
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4e:	4770      	bx	lr

08004f50 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b083      	sub	sp, #12
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8004f58:	bf00      	nop
 8004f5a:	370c      	adds	r7, #12
 8004f5c:	46bd      	mov	sp, r7
 8004f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f62:	4770      	bx	lr

08004f64 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8004f6c:	bf00      	nop
 8004f6e:	370c      	adds	r7, #12
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b082      	sub	sp, #8
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d101      	bne.n	8004f8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e042      	b.n	8005010 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d106      	bne.n	8004fa2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	2200      	movs	r2, #0
 8004f98:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004f9c:	6878      	ldr	r0, [r7, #4]
 8004f9e:	f7fc fb95 	bl	80016cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2224      	movs	r2, #36	@ 0x24
 8004fa6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0201 	bic.w	r2, r2, #1
 8004fb8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d002      	beq.n	8004fc8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 fc1e 	bl	8005804 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f000 f91f 	bl	800520c <UART_SetConfig>
 8004fce:	4603      	mov	r3, r0
 8004fd0:	2b01      	cmp	r3, #1
 8004fd2:	d101      	bne.n	8004fd8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	e01b      	b.n	8005010 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685a      	ldr	r2, [r3, #4]
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004fe6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	689a      	ldr	r2, [r3, #8]
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004ff6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0201 	orr.w	r2, r2, #1
 8005006:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005008:	6878      	ldr	r0, [r7, #4]
 800500a:	f000 fc9d 	bl	8005948 <UART_CheckIdleState>
 800500e:	4603      	mov	r3, r0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3708      	adds	r7, #8
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b08a      	sub	sp, #40	@ 0x28
 800501c:	af02      	add	r7, sp, #8
 800501e:	60f8      	str	r0, [r7, #12]
 8005020:	60b9      	str	r1, [r7, #8]
 8005022:	603b      	str	r3, [r7, #0]
 8005024:	4613      	mov	r3, r2
 8005026:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800502e:	2b20      	cmp	r3, #32
 8005030:	d17b      	bne.n	800512a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b00      	cmp	r3, #0
 8005036:	d002      	beq.n	800503e <HAL_UART_Transmit+0x26>
 8005038:	88fb      	ldrh	r3, [r7, #6]
 800503a:	2b00      	cmp	r3, #0
 800503c:	d101      	bne.n	8005042 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800503e:	2301      	movs	r3, #1
 8005040:	e074      	b.n	800512c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2221      	movs	r2, #33	@ 0x21
 800504e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005052:	f7fc fe79 	bl	8001d48 <HAL_GetTick>
 8005056:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	88fa      	ldrh	r2, [r7, #6]
 8005064:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005070:	d108      	bne.n	8005084 <HAL_UART_Transmit+0x6c>
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d104      	bne.n	8005084 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800507a:	2300      	movs	r3, #0
 800507c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	61bb      	str	r3, [r7, #24]
 8005082:	e003      	b.n	800508c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005088:	2300      	movs	r3, #0
 800508a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800508c:	e030      	b.n	80050f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800508e:	683b      	ldr	r3, [r7, #0]
 8005090:	9300      	str	r3, [sp, #0]
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	2200      	movs	r2, #0
 8005096:	2180      	movs	r1, #128	@ 0x80
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 fcff 	bl	8005a9c <UART_WaitOnFlagUntilTimeout>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d005      	beq.n	80050b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2220      	movs	r2, #32
 80050a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e03d      	b.n	800512c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80050b0:	69fb      	ldr	r3, [r7, #28]
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80050b6:	69bb      	ldr	r3, [r7, #24]
 80050b8:	881b      	ldrh	r3, [r3, #0]
 80050ba:	461a      	mov	r2, r3
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80050c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80050c6:	69bb      	ldr	r3, [r7, #24]
 80050c8:	3302      	adds	r3, #2
 80050ca:	61bb      	str	r3, [r7, #24]
 80050cc:	e007      	b.n	80050de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80050ce:	69fb      	ldr	r3, [r7, #28]
 80050d0:	781a      	ldrb	r2, [r3, #0]
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80050d8:	69fb      	ldr	r3, [r7, #28]
 80050da:	3301      	adds	r3, #1
 80050dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050e4:	b29b      	uxth	r3, r3
 80050e6:	3b01      	subs	r3, #1
 80050e8:	b29a      	uxth	r2, r3
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1c8      	bne.n	800508e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80050fc:	683b      	ldr	r3, [r7, #0]
 80050fe:	9300      	str	r3, [sp, #0]
 8005100:	697b      	ldr	r3, [r7, #20]
 8005102:	2200      	movs	r2, #0
 8005104:	2140      	movs	r1, #64	@ 0x40
 8005106:	68f8      	ldr	r0, [r7, #12]
 8005108:	f000 fcc8 	bl	8005a9c <UART_WaitOnFlagUntilTimeout>
 800510c:	4603      	mov	r3, r0
 800510e:	2b00      	cmp	r3, #0
 8005110:	d005      	beq.n	800511e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800511a:	2303      	movs	r3, #3
 800511c:	e006      	b.n	800512c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2220      	movs	r2, #32
 8005122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005126:	2300      	movs	r3, #0
 8005128:	e000      	b.n	800512c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800512a:	2302      	movs	r3, #2
  }
}
 800512c:	4618      	mov	r0, r3
 800512e:	3720      	adds	r7, #32
 8005130:	46bd      	mov	sp, r7
 8005132:	bd80      	pop	{r7, pc}

08005134 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b08a      	sub	sp, #40	@ 0x28
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	4613      	mov	r3, r2
 8005140:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005148:	2b20      	cmp	r3, #32
 800514a:	d137      	bne.n	80051bc <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d002      	beq.n	8005158 <HAL_UART_Receive_DMA+0x24>
 8005152:	88fb      	ldrh	r3, [r7, #6]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d101      	bne.n	800515c <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e030      	b.n	80051be <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a18      	ldr	r2, [pc, #96]	@ (80051c8 <HAL_UART_Receive_DMA+0x94>)
 8005168:	4293      	cmp	r3, r2
 800516a:	d01f      	beq.n	80051ac <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d018      	beq.n	80051ac <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005180:	697b      	ldr	r3, [r7, #20]
 8005182:	e853 3f00 	ldrex	r3, [r3]
 8005186:	613b      	str	r3, [r7, #16]
   return(result);
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005198:	623b      	str	r3, [r7, #32]
 800519a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800519c:	69f9      	ldr	r1, [r7, #28]
 800519e:	6a3a      	ldr	r2, [r7, #32]
 80051a0:	e841 2300 	strex	r3, r2, [r1]
 80051a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80051a6:	69bb      	ldr	r3, [r7, #24]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d1e6      	bne.n	800517a <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80051ac:	88fb      	ldrh	r3, [r7, #6]
 80051ae:	461a      	mov	r2, r3
 80051b0:	68b9      	ldr	r1, [r7, #8]
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f000 fce0 	bl	8005b78 <UART_Start_Receive_DMA>
 80051b8:	4603      	mov	r3, r0
 80051ba:	e000      	b.n	80051be <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80051bc:	2302      	movs	r3, #2
  }
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3728      	adds	r7, #40	@ 0x28
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	40008000 	.word	0x40008000

080051cc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80051cc:	b480      	push	{r7}
 80051ce:	b083      	sub	sp, #12
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80051d4:	bf00      	nop
 80051d6:	370c      	adds	r7, #12
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr

080051e0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80051e0:	b480      	push	{r7}
 80051e2:	b083      	sub	sp, #12
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80051e8:	bf00      	nop
 80051ea:	370c      	adds	r7, #12
 80051ec:	46bd      	mov	sp, r7
 80051ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f2:	4770      	bx	lr

080051f4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80051f4:	b480      	push	{r7}
 80051f6:	b083      	sub	sp, #12
 80051f8:	af00      	add	r7, sp, #0
 80051fa:	6078      	str	r0, [r7, #4]
 80051fc:	460b      	mov	r3, r1
 80051fe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005200:	bf00      	nop
 8005202:	370c      	adds	r7, #12
 8005204:	46bd      	mov	sp, r7
 8005206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520a:	4770      	bx	lr

0800520c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800520c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005210:	b08c      	sub	sp, #48	@ 0x30
 8005212:	af00      	add	r7, sp, #0
 8005214:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005216:	2300      	movs	r3, #0
 8005218:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	689a      	ldr	r2, [r3, #8]
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	431a      	orrs	r2, r3
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	695b      	ldr	r3, [r3, #20]
 800522a:	431a      	orrs	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	69db      	ldr	r3, [r3, #28]
 8005230:	4313      	orrs	r3, r2
 8005232:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	4baa      	ldr	r3, [pc, #680]	@ (80054e4 <UART_SetConfig+0x2d8>)
 800523c:	4013      	ands	r3, r2
 800523e:	697a      	ldr	r2, [r7, #20]
 8005240:	6812      	ldr	r2, [r2, #0]
 8005242:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005244:	430b      	orrs	r3, r1
 8005246:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005248:	697b      	ldr	r3, [r7, #20]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685b      	ldr	r3, [r3, #4]
 800524e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	68da      	ldr	r2, [r3, #12]
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	430a      	orrs	r2, r1
 800525c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	699b      	ldr	r3, [r3, #24]
 8005262:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a9f      	ldr	r2, [pc, #636]	@ (80054e8 <UART_SetConfig+0x2dc>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	6a1b      	ldr	r3, [r3, #32]
 8005272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005274:	4313      	orrs	r3, r2
 8005276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005278:	697b      	ldr	r3, [r7, #20]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005282:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005286:	697a      	ldr	r2, [r7, #20]
 8005288:	6812      	ldr	r2, [r2, #0]
 800528a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800528c:	430b      	orrs	r3, r1
 800528e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005290:	697b      	ldr	r3, [r7, #20]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005296:	f023 010f 	bic.w	r1, r3, #15
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	430a      	orrs	r2, r1
 80052a4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	4a90      	ldr	r2, [pc, #576]	@ (80054ec <UART_SetConfig+0x2e0>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d125      	bne.n	80052fc <UART_SetConfig+0xf0>
 80052b0:	4b8f      	ldr	r3, [pc, #572]	@ (80054f0 <UART_SetConfig+0x2e4>)
 80052b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b6:	f003 0303 	and.w	r3, r3, #3
 80052ba:	2b03      	cmp	r3, #3
 80052bc:	d81a      	bhi.n	80052f4 <UART_SetConfig+0xe8>
 80052be:	a201      	add	r2, pc, #4	@ (adr r2, 80052c4 <UART_SetConfig+0xb8>)
 80052c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c4:	080052d5 	.word	0x080052d5
 80052c8:	080052e5 	.word	0x080052e5
 80052cc:	080052dd 	.word	0x080052dd
 80052d0:	080052ed 	.word	0x080052ed
 80052d4:	2301      	movs	r3, #1
 80052d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052da:	e116      	b.n	800550a <UART_SetConfig+0x2fe>
 80052dc:	2302      	movs	r3, #2
 80052de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052e2:	e112      	b.n	800550a <UART_SetConfig+0x2fe>
 80052e4:	2304      	movs	r3, #4
 80052e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052ea:	e10e      	b.n	800550a <UART_SetConfig+0x2fe>
 80052ec:	2308      	movs	r3, #8
 80052ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052f2:	e10a      	b.n	800550a <UART_SetConfig+0x2fe>
 80052f4:	2310      	movs	r3, #16
 80052f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80052fa:	e106      	b.n	800550a <UART_SetConfig+0x2fe>
 80052fc:	697b      	ldr	r3, [r7, #20]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a7c      	ldr	r2, [pc, #496]	@ (80054f4 <UART_SetConfig+0x2e8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d138      	bne.n	8005378 <UART_SetConfig+0x16c>
 8005306:	4b7a      	ldr	r3, [pc, #488]	@ (80054f0 <UART_SetConfig+0x2e4>)
 8005308:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800530c:	f003 030c 	and.w	r3, r3, #12
 8005310:	2b0c      	cmp	r3, #12
 8005312:	d82d      	bhi.n	8005370 <UART_SetConfig+0x164>
 8005314:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <UART_SetConfig+0x110>)
 8005316:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531a:	bf00      	nop
 800531c:	08005351 	.word	0x08005351
 8005320:	08005371 	.word	0x08005371
 8005324:	08005371 	.word	0x08005371
 8005328:	08005371 	.word	0x08005371
 800532c:	08005361 	.word	0x08005361
 8005330:	08005371 	.word	0x08005371
 8005334:	08005371 	.word	0x08005371
 8005338:	08005371 	.word	0x08005371
 800533c:	08005359 	.word	0x08005359
 8005340:	08005371 	.word	0x08005371
 8005344:	08005371 	.word	0x08005371
 8005348:	08005371 	.word	0x08005371
 800534c:	08005369 	.word	0x08005369
 8005350:	2300      	movs	r3, #0
 8005352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005356:	e0d8      	b.n	800550a <UART_SetConfig+0x2fe>
 8005358:	2302      	movs	r3, #2
 800535a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800535e:	e0d4      	b.n	800550a <UART_SetConfig+0x2fe>
 8005360:	2304      	movs	r3, #4
 8005362:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005366:	e0d0      	b.n	800550a <UART_SetConfig+0x2fe>
 8005368:	2308      	movs	r3, #8
 800536a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800536e:	e0cc      	b.n	800550a <UART_SetConfig+0x2fe>
 8005370:	2310      	movs	r3, #16
 8005372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005376:	e0c8      	b.n	800550a <UART_SetConfig+0x2fe>
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a5e      	ldr	r2, [pc, #376]	@ (80054f8 <UART_SetConfig+0x2ec>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d125      	bne.n	80053ce <UART_SetConfig+0x1c2>
 8005382:	4b5b      	ldr	r3, [pc, #364]	@ (80054f0 <UART_SetConfig+0x2e4>)
 8005384:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005388:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800538c:	2b30      	cmp	r3, #48	@ 0x30
 800538e:	d016      	beq.n	80053be <UART_SetConfig+0x1b2>
 8005390:	2b30      	cmp	r3, #48	@ 0x30
 8005392:	d818      	bhi.n	80053c6 <UART_SetConfig+0x1ba>
 8005394:	2b20      	cmp	r3, #32
 8005396:	d00a      	beq.n	80053ae <UART_SetConfig+0x1a2>
 8005398:	2b20      	cmp	r3, #32
 800539a:	d814      	bhi.n	80053c6 <UART_SetConfig+0x1ba>
 800539c:	2b00      	cmp	r3, #0
 800539e:	d002      	beq.n	80053a6 <UART_SetConfig+0x19a>
 80053a0:	2b10      	cmp	r3, #16
 80053a2:	d008      	beq.n	80053b6 <UART_SetConfig+0x1aa>
 80053a4:	e00f      	b.n	80053c6 <UART_SetConfig+0x1ba>
 80053a6:	2300      	movs	r3, #0
 80053a8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053ac:	e0ad      	b.n	800550a <UART_SetConfig+0x2fe>
 80053ae:	2302      	movs	r3, #2
 80053b0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053b4:	e0a9      	b.n	800550a <UART_SetConfig+0x2fe>
 80053b6:	2304      	movs	r3, #4
 80053b8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053bc:	e0a5      	b.n	800550a <UART_SetConfig+0x2fe>
 80053be:	2308      	movs	r3, #8
 80053c0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053c4:	e0a1      	b.n	800550a <UART_SetConfig+0x2fe>
 80053c6:	2310      	movs	r3, #16
 80053c8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80053cc:	e09d      	b.n	800550a <UART_SetConfig+0x2fe>
 80053ce:	697b      	ldr	r3, [r7, #20]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a4a      	ldr	r2, [pc, #296]	@ (80054fc <UART_SetConfig+0x2f0>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d125      	bne.n	8005424 <UART_SetConfig+0x218>
 80053d8:	4b45      	ldr	r3, [pc, #276]	@ (80054f0 <UART_SetConfig+0x2e4>)
 80053da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053de:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80053e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e4:	d016      	beq.n	8005414 <UART_SetConfig+0x208>
 80053e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80053e8:	d818      	bhi.n	800541c <UART_SetConfig+0x210>
 80053ea:	2b80      	cmp	r3, #128	@ 0x80
 80053ec:	d00a      	beq.n	8005404 <UART_SetConfig+0x1f8>
 80053ee:	2b80      	cmp	r3, #128	@ 0x80
 80053f0:	d814      	bhi.n	800541c <UART_SetConfig+0x210>
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d002      	beq.n	80053fc <UART_SetConfig+0x1f0>
 80053f6:	2b40      	cmp	r3, #64	@ 0x40
 80053f8:	d008      	beq.n	800540c <UART_SetConfig+0x200>
 80053fa:	e00f      	b.n	800541c <UART_SetConfig+0x210>
 80053fc:	2300      	movs	r3, #0
 80053fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005402:	e082      	b.n	800550a <UART_SetConfig+0x2fe>
 8005404:	2302      	movs	r3, #2
 8005406:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800540a:	e07e      	b.n	800550a <UART_SetConfig+0x2fe>
 800540c:	2304      	movs	r3, #4
 800540e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005412:	e07a      	b.n	800550a <UART_SetConfig+0x2fe>
 8005414:	2308      	movs	r3, #8
 8005416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800541a:	e076      	b.n	800550a <UART_SetConfig+0x2fe>
 800541c:	2310      	movs	r3, #16
 800541e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005422:	e072      	b.n	800550a <UART_SetConfig+0x2fe>
 8005424:	697b      	ldr	r3, [r7, #20]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	4a35      	ldr	r2, [pc, #212]	@ (8005500 <UART_SetConfig+0x2f4>)
 800542a:	4293      	cmp	r3, r2
 800542c:	d12a      	bne.n	8005484 <UART_SetConfig+0x278>
 800542e:	4b30      	ldr	r3, [pc, #192]	@ (80054f0 <UART_SetConfig+0x2e4>)
 8005430:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005434:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005438:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800543c:	d01a      	beq.n	8005474 <UART_SetConfig+0x268>
 800543e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005442:	d81b      	bhi.n	800547c <UART_SetConfig+0x270>
 8005444:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005448:	d00c      	beq.n	8005464 <UART_SetConfig+0x258>
 800544a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800544e:	d815      	bhi.n	800547c <UART_SetConfig+0x270>
 8005450:	2b00      	cmp	r3, #0
 8005452:	d003      	beq.n	800545c <UART_SetConfig+0x250>
 8005454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005458:	d008      	beq.n	800546c <UART_SetConfig+0x260>
 800545a:	e00f      	b.n	800547c <UART_SetConfig+0x270>
 800545c:	2300      	movs	r3, #0
 800545e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005462:	e052      	b.n	800550a <UART_SetConfig+0x2fe>
 8005464:	2302      	movs	r3, #2
 8005466:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800546a:	e04e      	b.n	800550a <UART_SetConfig+0x2fe>
 800546c:	2304      	movs	r3, #4
 800546e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005472:	e04a      	b.n	800550a <UART_SetConfig+0x2fe>
 8005474:	2308      	movs	r3, #8
 8005476:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800547a:	e046      	b.n	800550a <UART_SetConfig+0x2fe>
 800547c:	2310      	movs	r3, #16
 800547e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005482:	e042      	b.n	800550a <UART_SetConfig+0x2fe>
 8005484:	697b      	ldr	r3, [r7, #20]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a17      	ldr	r2, [pc, #92]	@ (80054e8 <UART_SetConfig+0x2dc>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d13a      	bne.n	8005504 <UART_SetConfig+0x2f8>
 800548e:	4b18      	ldr	r3, [pc, #96]	@ (80054f0 <UART_SetConfig+0x2e4>)
 8005490:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005494:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005498:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800549c:	d01a      	beq.n	80054d4 <UART_SetConfig+0x2c8>
 800549e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80054a2:	d81b      	bhi.n	80054dc <UART_SetConfig+0x2d0>
 80054a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054a8:	d00c      	beq.n	80054c4 <UART_SetConfig+0x2b8>
 80054aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80054ae:	d815      	bhi.n	80054dc <UART_SetConfig+0x2d0>
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <UART_SetConfig+0x2b0>
 80054b4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054b8:	d008      	beq.n	80054cc <UART_SetConfig+0x2c0>
 80054ba:	e00f      	b.n	80054dc <UART_SetConfig+0x2d0>
 80054bc:	2300      	movs	r3, #0
 80054be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054c2:	e022      	b.n	800550a <UART_SetConfig+0x2fe>
 80054c4:	2302      	movs	r3, #2
 80054c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054ca:	e01e      	b.n	800550a <UART_SetConfig+0x2fe>
 80054cc:	2304      	movs	r3, #4
 80054ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054d2:	e01a      	b.n	800550a <UART_SetConfig+0x2fe>
 80054d4:	2308      	movs	r3, #8
 80054d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054da:	e016      	b.n	800550a <UART_SetConfig+0x2fe>
 80054dc:	2310      	movs	r3, #16
 80054de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80054e2:	e012      	b.n	800550a <UART_SetConfig+0x2fe>
 80054e4:	cfff69f3 	.word	0xcfff69f3
 80054e8:	40008000 	.word	0x40008000
 80054ec:	40013800 	.word	0x40013800
 80054f0:	40021000 	.word	0x40021000
 80054f4:	40004400 	.word	0x40004400
 80054f8:	40004800 	.word	0x40004800
 80054fc:	40004c00 	.word	0x40004c00
 8005500:	40005000 	.word	0x40005000
 8005504:	2310      	movs	r3, #16
 8005506:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800550a:	697b      	ldr	r3, [r7, #20]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	4aae      	ldr	r2, [pc, #696]	@ (80057c8 <UART_SetConfig+0x5bc>)
 8005510:	4293      	cmp	r3, r2
 8005512:	f040 8097 	bne.w	8005644 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005516:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800551a:	2b08      	cmp	r3, #8
 800551c:	d823      	bhi.n	8005566 <UART_SetConfig+0x35a>
 800551e:	a201      	add	r2, pc, #4	@ (adr r2, 8005524 <UART_SetConfig+0x318>)
 8005520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005524:	08005549 	.word	0x08005549
 8005528:	08005567 	.word	0x08005567
 800552c:	08005551 	.word	0x08005551
 8005530:	08005567 	.word	0x08005567
 8005534:	08005557 	.word	0x08005557
 8005538:	08005567 	.word	0x08005567
 800553c:	08005567 	.word	0x08005567
 8005540:	08005567 	.word	0x08005567
 8005544:	0800555f 	.word	0x0800555f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005548:	f7fe fd0a 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 800554c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800554e:	e010      	b.n	8005572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005550:	4b9e      	ldr	r3, [pc, #632]	@ (80057cc <UART_SetConfig+0x5c0>)
 8005552:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005554:	e00d      	b.n	8005572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005556:	f7fe fc95 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 800555a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800555c:	e009      	b.n	8005572 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800555e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005562:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005564:	e005      	b.n	8005572 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005566:	2300      	movs	r3, #0
 8005568:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005570:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 8130 	beq.w	80057da <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800557a:	697b      	ldr	r3, [r7, #20]
 800557c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800557e:	4a94      	ldr	r2, [pc, #592]	@ (80057d0 <UART_SetConfig+0x5c4>)
 8005580:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005584:	461a      	mov	r2, r3
 8005586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005588:	fbb3 f3f2 	udiv	r3, r3, r2
 800558c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800558e:	697b      	ldr	r3, [r7, #20]
 8005590:	685a      	ldr	r2, [r3, #4]
 8005592:	4613      	mov	r3, r2
 8005594:	005b      	lsls	r3, r3, #1
 8005596:	4413      	add	r3, r2
 8005598:	69ba      	ldr	r2, [r7, #24]
 800559a:	429a      	cmp	r2, r3
 800559c:	d305      	bcc.n	80055aa <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80055a4:	69ba      	ldr	r2, [r7, #24]
 80055a6:	429a      	cmp	r2, r3
 80055a8:	d903      	bls.n	80055b2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80055aa:	2301      	movs	r3, #1
 80055ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80055b0:	e113      	b.n	80057da <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055b4:	2200      	movs	r2, #0
 80055b6:	60bb      	str	r3, [r7, #8]
 80055b8:	60fa      	str	r2, [r7, #12]
 80055ba:	697b      	ldr	r3, [r7, #20]
 80055bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055be:	4a84      	ldr	r2, [pc, #528]	@ (80057d0 <UART_SetConfig+0x5c4>)
 80055c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	2200      	movs	r2, #0
 80055c8:	603b      	str	r3, [r7, #0]
 80055ca:	607a      	str	r2, [r7, #4]
 80055cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80055d4:	f7fa fe20 	bl	8000218 <__aeabi_uldivmod>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4610      	mov	r0, r2
 80055de:	4619      	mov	r1, r3
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	f04f 0300 	mov.w	r3, #0
 80055e8:	020b      	lsls	r3, r1, #8
 80055ea:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80055ee:	0202      	lsls	r2, r0, #8
 80055f0:	6979      	ldr	r1, [r7, #20]
 80055f2:	6849      	ldr	r1, [r1, #4]
 80055f4:	0849      	lsrs	r1, r1, #1
 80055f6:	2000      	movs	r0, #0
 80055f8:	460c      	mov	r4, r1
 80055fa:	4605      	mov	r5, r0
 80055fc:	eb12 0804 	adds.w	r8, r2, r4
 8005600:	eb43 0905 	adc.w	r9, r3, r5
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	685b      	ldr	r3, [r3, #4]
 8005608:	2200      	movs	r2, #0
 800560a:	469a      	mov	sl, r3
 800560c:	4693      	mov	fp, r2
 800560e:	4652      	mov	r2, sl
 8005610:	465b      	mov	r3, fp
 8005612:	4640      	mov	r0, r8
 8005614:	4649      	mov	r1, r9
 8005616:	f7fa fdff 	bl	8000218 <__aeabi_uldivmod>
 800561a:	4602      	mov	r2, r0
 800561c:	460b      	mov	r3, r1
 800561e:	4613      	mov	r3, r2
 8005620:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005628:	d308      	bcc.n	800563c <UART_SetConfig+0x430>
 800562a:	6a3b      	ldr	r3, [r7, #32]
 800562c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005630:	d204      	bcs.n	800563c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005632:	697b      	ldr	r3, [r7, #20]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	6a3a      	ldr	r2, [r7, #32]
 8005638:	60da      	str	r2, [r3, #12]
 800563a:	e0ce      	b.n	80057da <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800563c:	2301      	movs	r3, #1
 800563e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8005642:	e0ca      	b.n	80057da <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	69db      	ldr	r3, [r3, #28]
 8005648:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800564c:	d166      	bne.n	800571c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800564e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005652:	2b08      	cmp	r3, #8
 8005654:	d827      	bhi.n	80056a6 <UART_SetConfig+0x49a>
 8005656:	a201      	add	r2, pc, #4	@ (adr r2, 800565c <UART_SetConfig+0x450>)
 8005658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800565c:	08005681 	.word	0x08005681
 8005660:	08005689 	.word	0x08005689
 8005664:	08005691 	.word	0x08005691
 8005668:	080056a7 	.word	0x080056a7
 800566c:	08005697 	.word	0x08005697
 8005670:	080056a7 	.word	0x080056a7
 8005674:	080056a7 	.word	0x080056a7
 8005678:	080056a7 	.word	0x080056a7
 800567c:	0800569f 	.word	0x0800569f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005680:	f7fe fc6e 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8005684:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005686:	e014      	b.n	80056b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005688:	f7fe fc80 	bl	8003f8c <HAL_RCC_GetPCLK2Freq>
 800568c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800568e:	e010      	b.n	80056b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005690:	4b4e      	ldr	r3, [pc, #312]	@ (80057cc <UART_SetConfig+0x5c0>)
 8005692:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005694:	e00d      	b.n	80056b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005696:	f7fe fbf5 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 800569a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800569c:	e009      	b.n	80056b2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800569e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80056a4:	e005      	b.n	80056b2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80056a6:	2300      	movs	r3, #0
 80056a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80056aa:	2301      	movs	r3, #1
 80056ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80056b0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	f000 8090 	beq.w	80057da <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056be:	4a44      	ldr	r2, [pc, #272]	@ (80057d0 <UART_SetConfig+0x5c4>)
 80056c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80056c4:	461a      	mov	r2, r3
 80056c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80056cc:	005a      	lsls	r2, r3, #1
 80056ce:	697b      	ldr	r3, [r7, #20]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	085b      	lsrs	r3, r3, #1
 80056d4:	441a      	add	r2, r3
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	fbb2 f3f3 	udiv	r3, r2, r3
 80056de:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2b0f      	cmp	r3, #15
 80056e4:	d916      	bls.n	8005714 <UART_SetConfig+0x508>
 80056e6:	6a3b      	ldr	r3, [r7, #32]
 80056e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056ec:	d212      	bcs.n	8005714 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	f023 030f 	bic.w	r3, r3, #15
 80056f6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	085b      	lsrs	r3, r3, #1
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	f003 0307 	and.w	r3, r3, #7
 8005702:	b29a      	uxth	r2, r3
 8005704:	8bfb      	ldrh	r3, [r7, #30]
 8005706:	4313      	orrs	r3, r2
 8005708:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	8bfa      	ldrh	r2, [r7, #30]
 8005710:	60da      	str	r2, [r3, #12]
 8005712:	e062      	b.n	80057da <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800571a:	e05e      	b.n	80057da <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800571c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8005720:	2b08      	cmp	r3, #8
 8005722:	d828      	bhi.n	8005776 <UART_SetConfig+0x56a>
 8005724:	a201      	add	r2, pc, #4	@ (adr r2, 800572c <UART_SetConfig+0x520>)
 8005726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800572a:	bf00      	nop
 800572c:	08005751 	.word	0x08005751
 8005730:	08005759 	.word	0x08005759
 8005734:	08005761 	.word	0x08005761
 8005738:	08005777 	.word	0x08005777
 800573c:	08005767 	.word	0x08005767
 8005740:	08005777 	.word	0x08005777
 8005744:	08005777 	.word	0x08005777
 8005748:	08005777 	.word	0x08005777
 800574c:	0800576f 	.word	0x0800576f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005750:	f7fe fc06 	bl	8003f60 <HAL_RCC_GetPCLK1Freq>
 8005754:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8005756:	e014      	b.n	8005782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005758:	f7fe fc18 	bl	8003f8c <HAL_RCC_GetPCLK2Freq>
 800575c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800575e:	e010      	b.n	8005782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005760:	4b1a      	ldr	r3, [pc, #104]	@ (80057cc <UART_SetConfig+0x5c0>)
 8005762:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005764:	e00d      	b.n	8005782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005766:	f7fe fb8d 	bl	8003e84 <HAL_RCC_GetSysClockFreq>
 800576a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800576c:	e009      	b.n	8005782 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800576e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005772:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8005774:	e005      	b.n	8005782 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005776:	2300      	movs	r3, #0
 8005778:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800577a:	2301      	movs	r3, #1
 800577c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8005780:	bf00      	nop
    }

    if (pclk != 0U)
 8005782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005784:	2b00      	cmp	r3, #0
 8005786:	d028      	beq.n	80057da <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800578c:	4a10      	ldr	r2, [pc, #64]	@ (80057d0 <UART_SetConfig+0x5c4>)
 800578e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005792:	461a      	mov	r2, r3
 8005794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005796:	fbb3 f2f2 	udiv	r2, r3, r2
 800579a:	697b      	ldr	r3, [r7, #20]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	085b      	lsrs	r3, r3, #1
 80057a0:	441a      	add	r2, r3
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	685b      	ldr	r3, [r3, #4]
 80057a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80057aa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80057ac:	6a3b      	ldr	r3, [r7, #32]
 80057ae:	2b0f      	cmp	r3, #15
 80057b0:	d910      	bls.n	80057d4 <UART_SetConfig+0x5c8>
 80057b2:	6a3b      	ldr	r3, [r7, #32]
 80057b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057b8:	d20c      	bcs.n	80057d4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80057ba:	6a3b      	ldr	r3, [r7, #32]
 80057bc:	b29a      	uxth	r2, r3
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	60da      	str	r2, [r3, #12]
 80057c4:	e009      	b.n	80057da <UART_SetConfig+0x5ce>
 80057c6:	bf00      	nop
 80057c8:	40008000 	.word	0x40008000
 80057cc:	00f42400 	.word	0x00f42400
 80057d0:	080062b8 	.word	0x080062b8
      }
      else
      {
        ret = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2201      	movs	r2, #1
 80057de:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80057ea:	697b      	ldr	r3, [r7, #20]
 80057ec:	2200      	movs	r2, #0
 80057ee:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	2200      	movs	r2, #0
 80057f4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80057f6:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3730      	adds	r7, #48	@ 0x30
 80057fe:	46bd      	mov	sp, r7
 8005800:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005804 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005804:	b480      	push	{r7}
 8005806:	b083      	sub	sp, #12
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005810:	f003 0308 	and.w	r3, r3, #8
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00a      	beq.n	800582e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	430a      	orrs	r2, r1
 800582c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005832:	f003 0301 	and.w	r3, r3, #1
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	430a      	orrs	r2, r1
 800584e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00a      	beq.n	8005872 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	685b      	ldr	r3, [r3, #4]
 8005862:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	430a      	orrs	r2, r1
 8005870:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005876:	f003 0304 	and.w	r3, r3, #4
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00a      	beq.n	8005894 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	430a      	orrs	r2, r1
 8005892:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00a      	beq.n	80058b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058ba:	f003 0320 	and.w	r3, r3, #32
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	689b      	ldr	r3, [r3, #8]
 80058c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	430a      	orrs	r2, r1
 80058d6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d01a      	beq.n	800591a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	430a      	orrs	r2, r1
 80058f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005902:	d10a      	bne.n	800591a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	430a      	orrs	r2, r1
 8005918:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685b      	ldr	r3, [r3, #4]
 800592c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	430a      	orrs	r2, r1
 800593a:	605a      	str	r2, [r3, #4]
  }
}
 800593c:	bf00      	nop
 800593e:	370c      	adds	r7, #12
 8005940:	46bd      	mov	sp, r7
 8005942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005946:	4770      	bx	lr

08005948 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005948:	b580      	push	{r7, lr}
 800594a:	b098      	sub	sp, #96	@ 0x60
 800594c:	af02      	add	r7, sp, #8
 800594e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005958:	f7fc f9f6 	bl	8001d48 <HAL_GetTick>
 800595c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0308 	and.w	r3, r3, #8
 8005968:	2b08      	cmp	r3, #8
 800596a:	d12f      	bne.n	80059cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800596c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005974:	2200      	movs	r2, #0
 8005976:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800597a:	6878      	ldr	r0, [r7, #4]
 800597c:	f000 f88e 	bl	8005a9c <UART_WaitOnFlagUntilTimeout>
 8005980:	4603      	mov	r3, r0
 8005982:	2b00      	cmp	r3, #0
 8005984:	d022      	beq.n	80059cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005994:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005996:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800599a:	653b      	str	r3, [r7, #80]	@ 0x50
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	461a      	mov	r2, r3
 80059a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80059a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80059aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80059b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e6      	bne.n	8005986 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80059c8:	2303      	movs	r3, #3
 80059ca:	e063      	b.n	8005a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f003 0304 	and.w	r3, r3, #4
 80059d6:	2b04      	cmp	r3, #4
 80059d8:	d149      	bne.n	8005a6e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80059da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80059de:	9300      	str	r3, [sp, #0]
 80059e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80059e2:	2200      	movs	r2, #0
 80059e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f857 	bl	8005a9c <UART_WaitOnFlagUntilTimeout>
 80059ee:	4603      	mov	r3, r0
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d03c      	beq.n	8005a6e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059fc:	e853 3f00 	ldrex	r3, [r3]
 8005a00:	623b      	str	r3, [r7, #32]
   return(result);
 8005a02:	6a3b      	ldr	r3, [r7, #32]
 8005a04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	461a      	mov	r2, r3
 8005a10:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005a12:	633b      	str	r3, [r7, #48]	@ 0x30
 8005a14:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a16:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a1a:	e841 2300 	strex	r3, r2, [r1]
 8005a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d1e6      	bne.n	80059f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	3308      	adds	r3, #8
 8005a2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	e853 3f00 	ldrex	r3, [r3]
 8005a34:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f023 0301 	bic.w	r3, r3, #1
 8005a3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	3308      	adds	r3, #8
 8005a44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005a46:	61fa      	str	r2, [r7, #28]
 8005a48:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a4a:	69b9      	ldr	r1, [r7, #24]
 8005a4c:	69fa      	ldr	r2, [r7, #28]
 8005a4e:	e841 2300 	strex	r3, r2, [r1]
 8005a52:	617b      	str	r3, [r7, #20]
   return(result);
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d1e5      	bne.n	8005a26 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2220      	movs	r2, #32
 8005a5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	2200      	movs	r2, #0
 8005a66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005a6a:	2303      	movs	r3, #3
 8005a6c:	e012      	b.n	8005a94 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2220      	movs	r2, #32
 8005a72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	2220      	movs	r2, #32
 8005a7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2200      	movs	r2, #0
 8005a88:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005a92:	2300      	movs	r3, #0
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	3758      	adds	r7, #88	@ 0x58
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	bd80      	pop	{r7, pc}

08005a9c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005a9c:	b580      	push	{r7, lr}
 8005a9e:	b084      	sub	sp, #16
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	603b      	str	r3, [r7, #0]
 8005aa8:	4613      	mov	r3, r2
 8005aaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005aac:	e04f      	b.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab4:	d04b      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ab6:	f7fc f947 	bl	8001d48 <HAL_GetTick>
 8005aba:	4602      	mov	r2, r0
 8005abc:	683b      	ldr	r3, [r7, #0]
 8005abe:	1ad3      	subs	r3, r2, r3
 8005ac0:	69ba      	ldr	r2, [r7, #24]
 8005ac2:	429a      	cmp	r2, r3
 8005ac4:	d302      	bcc.n	8005acc <UART_WaitOnFlagUntilTimeout+0x30>
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d101      	bne.n	8005ad0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005acc:	2303      	movs	r3, #3
 8005ace:	e04e      	b.n	8005b6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	f003 0304 	and.w	r3, r3, #4
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d037      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	2b80      	cmp	r3, #128	@ 0x80
 8005ae2:	d034      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	2b40      	cmp	r3, #64	@ 0x40
 8005ae8:	d031      	beq.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	69db      	ldr	r3, [r3, #28]
 8005af0:	f003 0308 	and.w	r3, r3, #8
 8005af4:	2b08      	cmp	r3, #8
 8005af6:	d110      	bne.n	8005b1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2208      	movs	r2, #8
 8005afe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b00:	68f8      	ldr	r0, [r7, #12]
 8005b02:	f000 f920 	bl	8005d46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2208      	movs	r2, #8
 8005b0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e029      	b.n	8005b6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	69db      	ldr	r3, [r3, #28]
 8005b20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005b24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005b28:	d111      	bne.n	8005b4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005b32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005b34:	68f8      	ldr	r0, [r7, #12]
 8005b36:	f000 f906 	bl	8005d46 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	2200      	movs	r2, #0
 8005b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005b4a:	2303      	movs	r3, #3
 8005b4c:	e00f      	b.n	8005b6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	69da      	ldr	r2, [r3, #28]
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4013      	ands	r3, r2
 8005b58:	68ba      	ldr	r2, [r7, #8]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	bf0c      	ite	eq
 8005b5e:	2301      	moveq	r3, #1
 8005b60:	2300      	movne	r3, #0
 8005b62:	b2db      	uxtb	r3, r3
 8005b64:	461a      	mov	r2, r3
 8005b66:	79fb      	ldrb	r3, [r7, #7]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d0a0      	beq.n	8005aae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005b6c:	2300      	movs	r3, #0
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3710      	adds	r7, #16
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
	...

08005b78 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b096      	sub	sp, #88	@ 0x58
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	60f8      	str	r0, [r7, #12]
 8005b80:	60b9      	str	r1, [r7, #8]
 8005b82:	4613      	mov	r3, r2
 8005b84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	88fa      	ldrh	r2, [r7, #6]
 8005b90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2222      	movs	r2, #34	@ 0x22
 8005ba0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d02d      	beq.n	8005c0a <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bb4:	4a40      	ldr	r2, [pc, #256]	@ (8005cb8 <UART_Start_Receive_DMA+0x140>)
 8005bb6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bbe:	4a3f      	ldr	r2, [pc, #252]	@ (8005cbc <UART_Start_Receive_DMA+0x144>)
 8005bc0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bc8:	4a3d      	ldr	r2, [pc, #244]	@ (8005cc0 <UART_Start_Receive_DMA+0x148>)
 8005bca:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	3324      	adds	r3, #36	@ 0x24
 8005be2:	4619      	mov	r1, r3
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005be8:	461a      	mov	r2, r3
 8005bea:	88fb      	ldrh	r3, [r7, #6]
 8005bec:	f7fc fa92 	bl	8002114 <HAL_DMA_Start_IT>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d009      	beq.n	8005c0a <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2210      	movs	r2, #16
 8005bfa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2220      	movs	r2, #32
 8005c02:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e051      	b.n	8005cae <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	691b      	ldr	r3, [r3, #16]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d018      	beq.n	8005c44 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c1a:	e853 3f00 	ldrex	r3, [r3]
 8005c1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c26:	657b      	str	r3, [r7, #84]	@ 0x54
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c32:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c34:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005c36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c38:	e841 2300 	strex	r3, r2, [r1]
 8005c3c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d1e6      	bne.n	8005c12 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	3308      	adds	r3, #8
 8005c4a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c4e:	e853 3f00 	ldrex	r3, [r3]
 8005c52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c56:	f043 0301 	orr.w	r3, r3, #1
 8005c5a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	3308      	adds	r3, #8
 8005c62:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005c64:	637a      	str	r2, [r7, #52]	@ 0x34
 8005c66:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c6c:	e841 2300 	strex	r3, r2, [r1]
 8005c70:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005c72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e5      	bne.n	8005c44 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	3308      	adds	r3, #8
 8005c7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c80:	697b      	ldr	r3, [r7, #20]
 8005c82:	e853 3f00 	ldrex	r3, [r3]
 8005c86:	613b      	str	r3, [r7, #16]
   return(result);
 8005c88:	693b      	ldr	r3, [r7, #16]
 8005c8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005c8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	3308      	adds	r3, #8
 8005c96:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c98:	623a      	str	r2, [r7, #32]
 8005c9a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c9c:	69f9      	ldr	r1, [r7, #28]
 8005c9e:	6a3a      	ldr	r2, [r7, #32]
 8005ca0:	e841 2300 	strex	r3, r2, [r1]
 8005ca4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005ca6:	69bb      	ldr	r3, [r7, #24]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d1e5      	bne.n	8005c78 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8005cac:	2300      	movs	r3, #0
}
 8005cae:	4618      	mov	r0, r3
 8005cb0:	3758      	adds	r7, #88	@ 0x58
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	bd80      	pop	{r7, pc}
 8005cb6:	bf00      	nop
 8005cb8:	08005e13 	.word	0x08005e13
 8005cbc:	08005f3f 	.word	0x08005f3f
 8005cc0:	08005f7d 	.word	0x08005f7d

08005cc4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8005cc4:	b480      	push	{r7}
 8005cc6:	b08f      	sub	sp, #60	@ 0x3c
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cd2:	6a3b      	ldr	r3, [r7, #32]
 8005cd4:	e853 3f00 	ldrex	r3, [r3]
 8005cd8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005cda:	69fb      	ldr	r3, [r7, #28]
 8005cdc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8005ce0:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	461a      	mov	r2, r3
 8005ce8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005cec:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cf0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cf2:	e841 2300 	strex	r3, r2, [r1]
 8005cf6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e6      	bne.n	8005ccc <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	3308      	adds	r3, #8
 8005d04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	e853 3f00 	ldrex	r3, [r3]
 8005d0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	3308      	adds	r3, #8
 8005d1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d1e:	61ba      	str	r2, [r7, #24]
 8005d20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d22:	6979      	ldr	r1, [r7, #20]
 8005d24:	69ba      	ldr	r2, [r7, #24]
 8005d26:	e841 2300 	strex	r3, r2, [r1]
 8005d2a:	613b      	str	r3, [r7, #16]
   return(result);
 8005d2c:	693b      	ldr	r3, [r7, #16]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1e5      	bne.n	8005cfe <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2220      	movs	r2, #32
 8005d36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8005d3a:	bf00      	nop
 8005d3c:	373c      	adds	r7, #60	@ 0x3c
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d44:	4770      	bx	lr

08005d46 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b095      	sub	sp, #84	@ 0x54
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d56:	e853 3f00 	ldrex	r3, [r3]
 8005d5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005d5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	461a      	mov	r2, r3
 8005d6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d6c:	643b      	str	r3, [r7, #64]	@ 0x40
 8005d6e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005d72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005d74:	e841 2300 	strex	r3, r2, [r1]
 8005d78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005d7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1e6      	bne.n	8005d4e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	3308      	adds	r3, #8
 8005d86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	e853 3f00 	ldrex	r3, [r3]
 8005d8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d96:	f023 0301 	bic.w	r3, r3, #1
 8005d9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	3308      	adds	r3, #8
 8005da2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005da4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005da8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005daa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dac:	e841 2300 	strex	r3, r2, [r1]
 8005db0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d1e3      	bne.n	8005d80 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d118      	bne.n	8005df2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	e853 3f00 	ldrex	r3, [r3]
 8005dcc:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f023 0310 	bic.w	r3, r3, #16
 8005dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	461a      	mov	r2, r3
 8005ddc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005dde:	61bb      	str	r3, [r7, #24]
 8005de0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de2:	6979      	ldr	r1, [r7, #20]
 8005de4:	69ba      	ldr	r2, [r7, #24]
 8005de6:	e841 2300 	strex	r3, r2, [r1]
 8005dea:	613b      	str	r3, [r7, #16]
   return(result);
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d1e6      	bne.n	8005dc0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2220      	movs	r2, #32
 8005df6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005e06:	bf00      	nop
 8005e08:	3754      	adds	r7, #84	@ 0x54
 8005e0a:	46bd      	mov	sp, r7
 8005e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e10:	4770      	bx	lr

08005e12 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b09c      	sub	sp, #112	@ 0x70
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e1e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f003 0320 	and.w	r3, r3, #32
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d171      	bne.n	8005f12 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8005e2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e30:	2200      	movs	r2, #0
 8005e32:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e36:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e3c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e3e:	e853 3f00 	ldrex	r3, [r3]
 8005e42:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e46:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005e4a:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e4c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	461a      	mov	r2, r3
 8005e52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e54:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e56:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e58:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e5a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e5c:	e841 2300 	strex	r3, r2, [r1]
 8005e60:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d1e6      	bne.n	8005e36 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e68:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	3308      	adds	r3, #8
 8005e6e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e72:	e853 3f00 	ldrex	r3, [r3]
 8005e76:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005e78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e7a:	f023 0301 	bic.w	r3, r3, #1
 8005e7e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005e80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	3308      	adds	r3, #8
 8005e86:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005e88:	647a      	str	r2, [r7, #68]	@ 0x44
 8005e8a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005e8e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005e90:	e841 2300 	strex	r3, r2, [r1]
 8005e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005e96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d1e5      	bne.n	8005e68 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	3308      	adds	r3, #8
 8005ea2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea6:	e853 3f00 	ldrex	r3, [r3]
 8005eaa:	623b      	str	r3, [r7, #32]
   return(result);
 8005eac:	6a3b      	ldr	r3, [r7, #32]
 8005eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eb2:	663b      	str	r3, [r7, #96]	@ 0x60
 8005eb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3308      	adds	r3, #8
 8005eba:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005ebc:	633a      	str	r2, [r7, #48]	@ 0x30
 8005ebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ec4:	e841 2300 	strex	r3, r2, [r1]
 8005ec8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d1e5      	bne.n	8005e9c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005ed0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ed2:	2220      	movs	r2, #32
 8005ed4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ed8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005eda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005edc:	2b01      	cmp	r3, #1
 8005ede:	d118      	bne.n	8005f12 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	e853 3f00 	ldrex	r3, [r3]
 8005eec:	60fb      	str	r3, [r7, #12]
   return(result);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	f023 0310 	bic.w	r3, r3, #16
 8005ef4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005ef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	461a      	mov	r2, r3
 8005efc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005efe:	61fb      	str	r3, [r7, #28]
 8005f00:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f02:	69b9      	ldr	r1, [r7, #24]
 8005f04:	69fa      	ldr	r2, [r7, #28]
 8005f06:	e841 2300 	strex	r3, r2, [r1]
 8005f0a:	617b      	str	r3, [r7, #20]
   return(result);
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d1e6      	bne.n	8005ee0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f14:	2200      	movs	r2, #0
 8005f16:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f18:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d107      	bne.n	8005f30 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f20:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f22:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f26:	4619      	mov	r1, r3
 8005f28:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005f2a:	f7ff f963 	bl	80051f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f2e:	e002      	b.n	8005f36 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8005f30:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005f32:	f7fb f929 	bl	8001188 <HAL_UART_RxCpltCallback>
}
 8005f36:	bf00      	nop
 8005f38:	3770      	adds	r7, #112	@ 0x70
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	bd80      	pop	{r7, pc}

08005f3e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005f3e:	b580      	push	{r7, lr}
 8005f40:	b084      	sub	sp, #16
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f4a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d109      	bne.n	8005f6e <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f60:	085b      	lsrs	r3, r3, #1
 8005f62:	b29b      	uxth	r3, r3
 8005f64:	4619      	mov	r1, r3
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f7ff f944 	bl	80051f4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005f6c:	e002      	b.n	8005f74 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f7ff f92c 	bl	80051cc <HAL_UART_RxHalfCpltCallback>
}
 8005f74:	bf00      	nop
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f88:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f90:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005f92:	697b      	ldr	r3, [r7, #20]
 8005f94:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005f98:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005f9a:	697b      	ldr	r3, [r7, #20]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	689b      	ldr	r3, [r3, #8]
 8005fa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fa4:	2b80      	cmp	r3, #128	@ 0x80
 8005fa6:	d109      	bne.n	8005fbc <UART_DMAError+0x40>
 8005fa8:	693b      	ldr	r3, [r7, #16]
 8005faa:	2b21      	cmp	r3, #33	@ 0x21
 8005fac:	d106      	bne.n	8005fbc <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8005fb6:	6978      	ldr	r0, [r7, #20]
 8005fb8:	f7ff fe84 	bl	8005cc4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005fbc:	697b      	ldr	r3, [r7, #20]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	689b      	ldr	r3, [r3, #8]
 8005fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005fc6:	2b40      	cmp	r3, #64	@ 0x40
 8005fc8:	d109      	bne.n	8005fde <UART_DMAError+0x62>
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2b22      	cmp	r3, #34	@ 0x22
 8005fce:	d106      	bne.n	8005fde <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8005fd0:	697b      	ldr	r3, [r7, #20]
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8005fd8:	6978      	ldr	r0, [r7, #20]
 8005fda:	f7ff feb4 	bl	8005d46 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005fde:	697b      	ldr	r3, [r7, #20]
 8005fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe4:	f043 0210 	orr.w	r2, r3, #16
 8005fe8:	697b      	ldr	r3, [r7, #20]
 8005fea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005fee:	6978      	ldr	r0, [r7, #20]
 8005ff0:	f7ff f8f6 	bl	80051e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ff4:	bf00      	nop
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800600a:	2b01      	cmp	r3, #1
 800600c:	d101      	bne.n	8006012 <HAL_UARTEx_DisableFifoMode+0x16>
 800600e:	2302      	movs	r3, #2
 8006010:	e027      	b.n	8006062 <HAL_UARTEx_DisableFifoMode+0x66>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2224      	movs	r2, #36	@ 0x24
 800601e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f022 0201 	bic.w	r2, r2, #1
 8006038:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006040:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2200      	movs	r2, #0
 8006046:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2220      	movs	r2, #32
 8006054:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2200      	movs	r2, #0
 800605c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006060:	2300      	movs	r3, #0
}
 8006062:	4618      	mov	r0, r3
 8006064:	3714      	adds	r7, #20
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr

0800606e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	6078      	str	r0, [r7, #4]
 8006076:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800607e:	2b01      	cmp	r3, #1
 8006080:	d101      	bne.n	8006086 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006082:	2302      	movs	r3, #2
 8006084:	e02d      	b.n	80060e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2201      	movs	r2, #1
 800608a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2224      	movs	r2, #36	@ 0x24
 8006092:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	f022 0201 	bic.w	r2, r2, #1
 80060ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	683a      	ldr	r2, [r7, #0]
 80060be:	430a      	orrs	r2, r1
 80060c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	f000 f850 	bl	8006168 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	68fa      	ldr	r2, [r7, #12]
 80060ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2220      	movs	r2, #32
 80060d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060e0:	2300      	movs	r3, #0
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3710      	adds	r7, #16
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}

080060ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b084      	sub	sp, #16
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	6078      	str	r0, [r7, #4]
 80060f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d101      	bne.n	8006102 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80060fe:	2302      	movs	r3, #2
 8006100:	e02d      	b.n	800615e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2201      	movs	r2, #1
 8006106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	2224      	movs	r2, #36	@ 0x24
 800610e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681a      	ldr	r2, [r3, #0]
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f022 0201 	bic.w	r2, r2, #1
 8006128:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	683a      	ldr	r2, [r7, #0]
 800613a:	430a      	orrs	r2, r1
 800613c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f812 	bl	8006168 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68fa      	ldr	r2, [r7, #12]
 800614a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2220      	movs	r2, #32
 8006150:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3710      	adds	r7, #16
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006168:	b480      	push	{r7}
 800616a:	b085      	sub	sp, #20
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006174:	2b00      	cmp	r3, #0
 8006176:	d108      	bne.n	800618a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006188:	e031      	b.n	80061ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800618a:	2308      	movs	r3, #8
 800618c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800618e:	2308      	movs	r3, #8
 8006190:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	0e5b      	lsrs	r3, r3, #25
 800619a:	b2db      	uxtb	r3, r3
 800619c:	f003 0307 	and.w	r3, r3, #7
 80061a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	0f5b      	lsrs	r3, r3, #29
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	f003 0307 	and.w	r3, r3, #7
 80061b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061b2:	7bbb      	ldrb	r3, [r7, #14]
 80061b4:	7b3a      	ldrb	r2, [r7, #12]
 80061b6:	4911      	ldr	r1, [pc, #68]	@ (80061fc <UARTEx_SetNbDataToProcess+0x94>)
 80061b8:	5c8a      	ldrb	r2, [r1, r2]
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061be:	7b3a      	ldrb	r2, [r7, #12]
 80061c0:	490f      	ldr	r1, [pc, #60]	@ (8006200 <UARTEx_SetNbDataToProcess+0x98>)
 80061c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061d0:	7bfb      	ldrb	r3, [r7, #15]
 80061d2:	7b7a      	ldrb	r2, [r7, #13]
 80061d4:	4909      	ldr	r1, [pc, #36]	@ (80061fc <UARTEx_SetNbDataToProcess+0x94>)
 80061d6:	5c8a      	ldrb	r2, [r1, r2]
 80061d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061dc:	7b7a      	ldrb	r2, [r7, #13]
 80061de:	4908      	ldr	r1, [pc, #32]	@ (8006200 <UARTEx_SetNbDataToProcess+0x98>)
 80061e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80061e6:	b29a      	uxth	r2, r3
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80061ee:	bf00      	nop
 80061f0:	3714      	adds	r7, #20
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
 80061fa:	bf00      	nop
 80061fc:	080062d0 	.word	0x080062d0
 8006200:	080062d8 	.word	0x080062d8

08006204 <memset>:
 8006204:	4402      	add	r2, r0
 8006206:	4603      	mov	r3, r0
 8006208:	4293      	cmp	r3, r2
 800620a:	d100      	bne.n	800620e <memset+0xa>
 800620c:	4770      	bx	lr
 800620e:	f803 1b01 	strb.w	r1, [r3], #1
 8006212:	e7f9      	b.n	8006208 <memset+0x4>

08006214 <__libc_init_array>:
 8006214:	b570      	push	{r4, r5, r6, lr}
 8006216:	4d0d      	ldr	r5, [pc, #52]	@ (800624c <__libc_init_array+0x38>)
 8006218:	4c0d      	ldr	r4, [pc, #52]	@ (8006250 <__libc_init_array+0x3c>)
 800621a:	1b64      	subs	r4, r4, r5
 800621c:	10a4      	asrs	r4, r4, #2
 800621e:	2600      	movs	r6, #0
 8006220:	42a6      	cmp	r6, r4
 8006222:	d109      	bne.n	8006238 <__libc_init_array+0x24>
 8006224:	4d0b      	ldr	r5, [pc, #44]	@ (8006254 <__libc_init_array+0x40>)
 8006226:	4c0c      	ldr	r4, [pc, #48]	@ (8006258 <__libc_init_array+0x44>)
 8006228:	f000 f826 	bl	8006278 <_init>
 800622c:	1b64      	subs	r4, r4, r5
 800622e:	10a4      	asrs	r4, r4, #2
 8006230:	2600      	movs	r6, #0
 8006232:	42a6      	cmp	r6, r4
 8006234:	d105      	bne.n	8006242 <__libc_init_array+0x2e>
 8006236:	bd70      	pop	{r4, r5, r6, pc}
 8006238:	f855 3b04 	ldr.w	r3, [r5], #4
 800623c:	4798      	blx	r3
 800623e:	3601      	adds	r6, #1
 8006240:	e7ee      	b.n	8006220 <__libc_init_array+0xc>
 8006242:	f855 3b04 	ldr.w	r3, [r5], #4
 8006246:	4798      	blx	r3
 8006248:	3601      	adds	r6, #1
 800624a:	e7f2      	b.n	8006232 <__libc_init_array+0x1e>
 800624c:	080062e8 	.word	0x080062e8
 8006250:	080062e8 	.word	0x080062e8
 8006254:	080062e8 	.word	0x080062e8
 8006258:	080062ec 	.word	0x080062ec

0800625c <memcpy>:
 800625c:	440a      	add	r2, r1
 800625e:	4291      	cmp	r1, r2
 8006260:	f100 33ff 	add.w	r3, r0, #4294967295
 8006264:	d100      	bne.n	8006268 <memcpy+0xc>
 8006266:	4770      	bx	lr
 8006268:	b510      	push	{r4, lr}
 800626a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800626e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006272:	4291      	cmp	r1, r2
 8006274:	d1f9      	bne.n	800626a <memcpy+0xe>
 8006276:	bd10      	pop	{r4, pc}

08006278 <_init>:
 8006278:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800627a:	bf00      	nop
 800627c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800627e:	bc08      	pop	{r3}
 8006280:	469e      	mov	lr, r3
 8006282:	4770      	bx	lr

08006284 <_fini>:
 8006284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006286:	bf00      	nop
 8006288:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800628a:	bc08      	pop	{r3}
 800628c:	469e      	mov	lr, r3
 800628e:	4770      	bx	lr
