# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build -DCOCOTB_SIM=1 --top-module fixed_relu --vpi --public-flat-rw --prefix Vtop -o fixed_relu -LDFLAGS -Wl,-rpath,/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -L/home/magna/.local/lib/python3.8/site-packages/cocotb/libs -lcocotbvpi_verilator -GIN_SIZE=16 -GIN_WIDTH=32 /home/magna/.local/lib/python3.8/site-packages/cocotb/share/lib/verilator/verilator.cpp /home/magna/smartVerilog/examples/cocotb_examples/suv/suv.sv"
T      3497    55596  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop.cpp"
T      3365    55595  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop.h"
T      2140    55605  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop.mk"
T       669    55594  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__Dpi.cpp"
T       520    55593  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__Dpi.h"
T      4447    55590  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__Syms.cpp"
T      1115    55592  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__Syms.h"
T      2028    55598  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root.h"
T      1362    55602  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       838    55600  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     15491    55603  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6800    55601  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T      1072    55599  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop___024root__Slow.cpp"
T       711    55597  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__pch.h"
T      1531    55606  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__ver.d"
T         0        0  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop__verFiles.dat"
T      1668    55604  1728987027   187480968  1728987027   187480968 "/home/magna/smartVerilog/examples/cocotb_examples/suv/sim_build/Vtop_classes.mk"
S       970    55233  1728912978   661544587  1728912978   661544587 "/home/magna/smartVerilog/examples/cocotb_examples/suv/suv.sv"
S  13999080    66269  1728912753   391585880  1728912753   391585880 "/usr/local/bin/verilator_bin"
S      4942    66325  1728912753   571585850  1728912753   571585850 "/usr/local/share/verilator/include/verilated_std.sv"
