
Selected circuits
===================
 - **Circuit**: 12-bit unsigned adders
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add12u_pwr_0_052_mae_00_0000 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_052_mae_00_0000_pdk45.v)] [[C](add12u_pwr_0_052_mae_00_0000.c)] |
| add12u_pwr_0_047_mae_00_0061 | 0.0061 | 0.012 | 50.00 | 0.017 | 0.5 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_047_mae_00_0061_gen.v)]  [[C](add12u_pwr_0_047_mae_00_0061.c)] |
| add12u_pwr_0_042_mae_00_0183 | 0.018 | 0.049 | 81.25 | 0.051 | 3.5 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_042_mae_00_0183_pdk45.v)] [[C](add12u_pwr_0_042_mae_00_0183.c)] |
| add12u_pwr_0_036_mae_00_0488 | 0.049 | 0.098 | 96.88 | 0.14 | 21 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_036_mae_00_0488_pdk45.v)] [[C](add12u_pwr_0_036_mae_00_0488.c)] |
| add12u_pwr_0_028_mae_00_1331 | 0.13 | 0.44 | 97.22 | 0.37 | 180 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_028_mae_00_1331_gen.v)]  [[C](add12u_pwr_0_028_mae_00_1331.c)] |
| add12u_pwr_0_021_mae_00_3906 | 0.39 | 0.78 | 99.95 | 1.08 | 1242 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_021_mae_00_3906_pdk45.v)] [[C](add12u_pwr_0_021_mae_00_3906.c)] |
| add12u_pwr_0_017_mae_00_7812 | 0.78 | 1.56 | 99.90 | 2.15 | 4990 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_017_mae_00_7812_pdk45.v)] [[C](add12u_pwr_0_017_mae_00_7812.c)] |
| add12u_pwr_0_008_mae_03_2007 | 3.20 | 7.71 | 99.91 | 8.54 | 92047 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_008_mae_03_2007_gen.v)]  [[C](add12u_pwr_0_008_mae_03_2007.c)] |
| add12u_pwr_0_003_mae_06_2500 | 6.25 | 12.50 | 100.00 | 16.24 | 325756 |   [[Verilog<sub>PDK45</sub>](add12u_pwr_0_003_mae_06_2500_pdk45.v)] [[C](add12u_pwr_0_003_mae_06_2500.c)] |
| add12u_pwr_0_000_mae_12_5000 | 12.50 | 25.00 | 100.00 | 30.64 | 12997.08e2 |  [[Verilog<sub>generic</sub>](add12u_pwr_0_000_mae_12_5000_gen.v)]  [[C](add12u_pwr_0_000_mae_12_5000.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, Z. Vasicek and R. Hrbacek, "Role of circuit representation in evolutionary design of energy-efficient approximate circuits" in IET Computers & Digital Techniques, vol. 12, no. 4, pp. 139-149, 7 2018. doi: [10.1049/iet-cdt.2017.0188](https://dx.doi.org/10.1049/iet-cdt.2017.0188)

             