#############################
#        YCSB - f         #
#############################
PCM Test Beginning:
===================
[READ-MODIFY-WRITE], 95thPercentileLatency(us), 339
[READ-MODIFY-WRITE], 99thPercentileLatency(us), 459
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.4
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 6
[CLEANUP], 95thPercentileLatency(us), 6
[CLEANUP], 99thPercentileLatency(us), 6
[UPDATE], Operations, 3002029
[UPDATE], AverageLatency(us), 58.4823497707717
[UPDATE], MinLatency(us), 6
[UPDATE], MaxLatency(us), 65119
[UPDATE], 95thPercentileLatency(us), 218
[UPDATE], 99thPercentileLatency(us), 336
[UPDATE], Return=OK, 3002029
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    61.86 --|
|--            Writes(MB/s):    15.69 --|
|-- Mem Ch  1: Reads (MB/s):    65.84 --|
|--            Writes(MB/s):    19.69 --|
|-- NODE 0 Mem Read (MB/s) :   127.70 --|
|-- NODE 0 Mem Write(MB/s) :    35.38 --|
|-- NODE 0 P. Write (T/s):      62723 --|
|-- NODE 0 Memory (MB/s):      163.08 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        127.70                --|
            |--                System Write Throughput(MB/s):         35.38                --|
            |--               System Memory Throughput(MB/s):        163.08                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.46   0.06    0.72      22 M    175 M    0.87    0.37    0.00    0.01     2576   170054        0     68
   1    0     0.03   0.47   0.06    0.73      22 M    156 M    0.86    0.41    0.00    0.01     2072   627562        0     69
   2    0     0.03   0.49   0.06    0.73      23 M    150 M    0.85    0.41    0.00    0.01     2352   544203        0     69
   3    0     0.02   0.47   0.05    0.73      23 M    143 M    0.84    0.39    0.00    0.01     2352   635478        0     69
   4    0     0.03   0.52   0.06    0.74      21 M    149 M    0.85    0.48    0.00    0.01     2352   360017        0     68
   5    0     0.03   0.48   0.06    0.73      22 M    153 M    0.85    0.42    0.00    0.01     2352   419973        0     67
   6    0     0.03   0.51   0.05    0.74      21 M    138 M    0.84    0.49    0.00    0.01     2352   667964        0     68
   7    0     0.03   0.50   0.06    0.73      25 M    150 M    0.83    0.42    0.00    0.01     2296   579479        0     69
   8    0     0.03   0.49   0.05    0.73      22 M    146 M    0.84    0.42    0.00    0.01     2352   575011        0     69
   9    0     0.02   0.47   0.05    0.73      23 M    139 M    0.83    0.41    0.00    0.01     2352   594703        0     69
  10    0     0.03   0.49   0.06    0.74      23 M    158 M    0.85    0.58    0.00    0.01     2352   441209        0     68
  11    0     0.02   0.47   0.05    0.73      23 M    133 M    0.82    0.41    0.00    0.01     2352   572336        0     69
  12    0     0.02   0.47   0.05    0.72      14 M    129 M    0.89    0.43    0.00    0.01     2352   547289        0     69
  13    0     0.03   0.48   0.06    0.73      24 M    152 M    0.84    0.41    0.00    0.01     2352   686281        0     69
  14    0     0.02   0.47   0.05    0.74      21 M    139 M    0.84    0.40    0.00    0.01     2352   745958        0     68
  15    0     0.02   0.48   0.04    0.74      22 M    128 M    0.82    0.39    0.00    0.01     2352   723389        0     69
  16    0     0.02   0.49   0.04    0.74      23 M    121 M    0.81    0.40    0.00    0.01     2408   622554        0     69
  17    0     0.02   0.54   0.04    0.76      24 M    116 M    0.79    0.42    0.00    0.01     2464    21716        0     69
  18    0     0.02   0.49   0.04    0.75      23 M    127 M    0.82    0.40    0.00    0.01     2464   541760        0     68
  19    0     0.02   0.50   0.05    0.74      20 M    142 M    0.85    0.42    0.00    0.01     2464   407726        0     67
  20    0     0.02   0.48   0.04    0.74      22 M    120 M    0.81    0.38    0.00    0.01     2464   487803        0     68
  21    0     0.02   0.51   0.05    0.75      23 M    139 M    0.83    0.44    0.00    0.01     2464   587220        0     69
  22    0     0.02   0.49   0.04    0.74      21 M    126 M    0.83    0.41    0.00    0.01     2576   566408        0     69
  23    0     0.02   0.52   0.05    0.75      20 M    133 M    0.85    0.44    0.00    0.01     2576   498640        0     69
  24    0     0.02   0.48   0.04    0.75      21 M    114 M    0.81    0.39    0.00    0.01     2576   471802        0     68
  25    0     0.02   0.47   0.04    0.74      20 M    124 M    0.84    0.40    0.00    0.01     2576   425467        0     69
  26    0     0.02   0.47   0.04    0.74      21 M    109 M    0.80    0.38    0.00    0.01     2576   661780        0     69
  27    0     0.02   0.49   0.04    0.74      17 M    114 M    0.85    0.41    0.00    0.01     2576   635425        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.49   0.05    0.74     623 M   3835 M    0.84    0.42    0.00    0.01    67704   14819207        0     62
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.49   0.05    0.74     623 M   3835 M    0.84    0.42    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  531 G ; Active cycles: 1091 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 6.61 %

 C1 core residency: 38.87 %; C3 core residency: 0.00 %; C6 core residency: 54.52 %; C7 core residency: 0.00 %;
 C0 package residency: 99.93 %; C2 package residency: 0.04 %; C3 package residency: 0.00 %; C6 package residency: 0.03 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111111111166666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.97 => corresponds to 24.33 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.18 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    51.12    14.16  100 %     9642.00       0.00         201.18
---------------------------------------------------------------------------------------------------------------
[READ-MODIFY-WRITE], 95thPercentileLatency(us), 204
[READ-MODIFY-WRITE], 99thPercentileLatency(us), 323
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 3.0
[CLEANUP], MinLatency(us), 2
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[UPDATE], Operations, 2999251
[UPDATE], AverageLatency(us), 35.09715458959587
[UPDATE], MinLatency(us), 6
[UPDATE], MaxLatency(us), 76799
[UPDATE], 95thPercentileLatency(us), 129
[UPDATE], 99thPercentileLatency(us), 216
[UPDATE], Return=OK, 2999251
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    61.45 --|
|--            Writes(MB/s):    15.24 --|
|-- Mem Ch  1: Reads (MB/s):    65.44 --|
|--            Writes(MB/s):    19.23 --|
|-- NODE 0 Mem Read (MB/s) :   126.89 --|
|-- NODE 0 Mem Write(MB/s) :    34.47 --|
|-- NODE 0 P. Write (T/s):      62681 --|
|-- NODE 0 Memory (MB/s):      161.36 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        126.89                --|
            |--                System Write Throughput(MB/s):         34.47                --|
            |--               System Memory Throughput(MB/s):        161.36                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.46   0.06    0.72      22 M    170 M    0.87    0.37    0.00    0.01     3416   168286        0     68
   1    0     0.03   0.46   0.06    0.72      22 M    153 M    0.85    0.40    0.00    0.01     3192   625823        0     69
   2    0     0.03   0.52   0.05    0.74      24 M    145 M    0.83    0.44    0.00    0.01     3304   542373        0     68
   3    0     0.03   0.50   0.05    0.73      22 M    142 M    0.84    0.43    0.00    0.01     3304   633728        0     69
   4    0     0.02   0.49   0.05    0.73      23 M    121 M    0.81    0.42    0.00    0.01     3304   358249        1     68
   5    0     0.02   0.48   0.05    0.72      17 M    136 M    0.87    0.47    0.00    0.01     3304   418126        1     67
   6    0     0.02   0.47   0.04    0.73      24 M    116 M    0.79    0.39    0.00    0.01     3304   666222        1     68
   7    0     0.02   0.47   0.04    0.73      23 M    126 M    0.81    0.40    0.00    0.01     3304   577464        0     69
   8    0     0.02   0.48   0.04    0.73      23 M    117 M    0.80    0.41    0.00    0.01     3248   573228        0     70
   9    0     0.02   0.47   0.05    0.73      21 M    134 M    0.84    0.41    0.00    0.01     3304   592930        0     69
  10    0     0.03   0.49   0.06    0.72      19 M    154 M    0.87    0.46    0.00    0.01     3304   439355        1     68
  11    0     0.03   0.47   0.06    0.72      21 M    154 M    0.86    0.43    0.00    0.01     3304   570599        0     69
  12    0     0.03   0.48   0.05    0.74      22 M    148 M    0.85    0.59    0.00    0.01     3304   546019        0     69
  13    0     0.02   0.47   0.05    0.72      22 M    139 M    0.84    0.42    0.00    0.01     3304   684364        0     69
  14    0     0.02   0.47   0.05    0.74      21 M    133 M    0.84    0.39    0.00    0.01     3304   744414        0     68
  15    0     0.02   0.48   0.05    0.74      19 M    134 M    0.86    0.41    0.00    0.01     3304   721805        0     69
  16    0     0.02   0.48   0.04    0.75      23 M    113 M    0.79    0.38    0.00    0.01     3360   620573        0     68
  17    0     0.02   0.50   0.04    0.74      20 M    127 M    0.84    0.41    0.00    0.01     3304    19756        0     69
  18    0     0.02   0.48   0.04    0.74      21 M    122 M    0.83    0.39    0.00    0.01     3360   539798        0     68
  19    0     0.02   0.49   0.05    0.74      21 M    135 M    0.84    0.41    0.00    0.01     3360   405777        0     67
  20    0     0.02   0.50   0.04    0.75      22 M    116 M    0.81    0.37    0.00    0.01     3360   485742        0     68
  21    0     0.02   0.51   0.04    0.75      23 M    120 M    0.80    0.39    0.00    0.01     3360   585056        0     69
  22    0     0.02   0.49   0.04    0.74      22 M    120 M    0.81    0.39    0.00    0.01     3360   564596        0     70
  23    0     0.02   0.50   0.04    0.75      22 M    112 M    0.80    0.40    0.00    0.01     3360   496766        0     69
  24    0     0.02   0.52   0.04    0.75      21 M    116 M    0.82    0.49    0.00    0.01     3360   469929        0     68
  25    0     0.02   0.51   0.05    0.75      21 M    140 M    0.84    0.44    0.00    0.01     3416   423598        0     69
  26    0     0.02   0.48   0.04    0.74      20 M    123 M    0.83    0.40    0.00    0.01     3360   660070        0     69
  27    0     0.02   0.47   0.03    0.75      23 M    108 M    0.79    0.37    0.00    0.01     3360   633728        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.48   0.05    0.74     620 M   3688 M    0.83    0.42    0.00    0.01    93128   14768374        4     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.48   0.05    0.74     620 M   3688 M    0.83    0.42    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  498 G ; Active cycles: 1028 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 6.24 %

 C1 core residency: 35.25 %; C3 core residency: 0.00 %; C6 core residency: 58.51 %; C7 core residency: 0.00 %;
 C0 package residency: 99.86 %; C2 package residency: 0.07 %; C3 package residency: 0.00 %; C6 package residency: 0.08 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111111166666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.97 => corresponds to 24.22 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 1.11 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    50.79    13.80  100 %     9641.29       0.00         202.02
---------------------------------------------------------------------------------------------------------------
[READ-MODIFY-WRITE], 95thPercentileLatency(us), 282
[READ-MODIFY-WRITE], 99thPercentileLatency(us), 397
[CLEANUP], Operations, 10
[CLEANUP], AverageLatency(us), 2.4
[CLEANUP], MinLatency(us), 1
[CLEANUP], MaxLatency(us), 7
[CLEANUP], 95thPercentileLatency(us), 7
[CLEANUP], 99thPercentileLatency(us), 7
[UPDATE], Operations, 2999197
[UPDATE], AverageLatency(us), 50.84572703960427
[UPDATE], MinLatency(us), 6
[UPDATE], MaxLatency(us), 49695
[UPDATE], 95thPercentileLatency(us), 186
[UPDATE], 99thPercentileLatency(us), 276
[UPDATE], Return=OK, 2999197
|---------------------------------------|
|--             Socket  0             --|
|---------------------------------------|
|--     Memory Channel Monitoring     --|
|---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    75.32 --|
|--            Writes(MB/s):    15.91 --|
|-- Mem Ch  1: Reads (MB/s):    79.30 --|
|--            Writes(MB/s):    19.91 --|
|-- NODE 0 Mem Read (MB/s) :   154.62 --|
|-- NODE 0 Mem Write(MB/s) :    35.82 --|
|-- NODE 0 P. Write (T/s):      62793 --|
|-- NODE 0 Memory (MB/s):      190.44 --|
|---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):        154.62                --|
            |--                System Write Throughput(MB/s):         35.82                --|
            |--               System Memory Throughput(MB/s):        190.44                --|
            |---------------------------------------||---------------------------------------|

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
 LOCAL : ratio of local memory requests to memory controller in %
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.46   0.07    0.73      28 M    200 M    0.86    0.40    0.00    0.01     2912   166570        0     68
   1    0     0.03   0.45   0.06    0.73      27 M    179 M    0.84    0.38    0.00    0.01     2184   624119        0     68
   2    0     0.03   0.50   0.06    0.74      30 M    164 M    0.82    0.42    0.00    0.01     2576   540631        0     68
   3    0     0.03   0.49   0.06    0.75      29 M    181 M    0.84    0.57    0.00    0.01     2800   632051        0     69
   4    0     0.02   0.46   0.05    0.73      26 M    144 M    0.82    0.40    0.00    0.01     2408   356608        0     68
   5    0     0.02   0.46   0.05    0.73      29 M    152 M    0.81    0.39    0.00    0.01     2800   416627        0     67
   6    0     0.02   0.48   0.05    0.74      30 M    144 M    0.79    0.39    0.00    0.01     2800   664540        0     68
   7    0     0.03   0.46   0.06    0.73      29 M    161 M    0.82    0.40    0.00    0.01     2800   575852        0     69
   8    0     0.03   0.47   0.06    0.73      30 M    160 M    0.81    0.40    0.00    0.01     2800   571623        0     70
   9    0     0.02   0.46   0.05    0.74      29 M    138 M    0.79    0.39    0.00    0.01     2800   591357        0     69
  10    0     0.02   0.47   0.05    0.74      28 M    137 M    0.79    0.39    0.00    0.01     2800   437720        0     68
  11    0     0.03   0.50   0.06    0.75      32 M    160 M    0.80    0.43    0.00    0.01     2800   568919        0     69
  12    0     0.03   0.47   0.06    0.74      30 M    156 M    0.80    0.39    0.00    0.01     2800   544380        0     69
  13    0     0.03   0.46   0.06    0.73      28 M    154 M    0.82    0.39    0.00    0.01     2800   682659        0     69
  14    0     0.02   0.47   0.05    0.75      28 M    155 M    0.81    0.38    0.00    0.01     2800   742919        0     68
  15    0     0.03   0.50   0.05    0.75      28 M    159 M    0.82    0.39    0.00    0.01     2800   720372        0     68
  16    0     0.03   0.53   0.05    0.77      30 M    142 M    0.78    0.41    0.00    0.01     2800   618684        0     68
  17    0     0.02   0.47   0.05    0.75      27 M    143 M    0.81    0.38    0.00    0.01     2800    18028        0     69
  18    0     0.02   0.48   0.04    0.75      19 M    125 M    0.85    0.40    0.00    0.01     2800   538053        0     68
  19    0     0.02   0.48   0.04    0.75      25 M    133 M    0.81    0.39    0.00    0.01     2912   403914        0     67
  20    0     0.02   0.48   0.04    0.76      28 M    119 M    0.76    0.37    0.00    0.01     2800   483882        0     68
  21    0     0.02   0.53   0.04    0.77      28 M    127 M    0.78    0.43    0.00    0.01     2800   583060        0     69
  22    0     0.02   0.47   0.04    0.76      27 M    123 M    0.78    0.37    0.00    0.01     2800   562771        0     70
  23    0     0.02   0.47   0.04    0.76      27 M    132 M    0.79    0.36    0.00    0.01     2800   494904        0     69
  24    0     0.02   0.53   0.04    0.78      32 M    129 M    0.75    0.47    0.00    0.01     2856   468041        0     68
  25    0     0.02   0.47   0.04    0.76      27 M    132 M    0.79    0.38    0.00    0.01     2856   421619        0     69
  26    0     0.02   0.46   0.04    0.76      26 M    123 M    0.79    0.37    0.00    0.01     2856   658344        0     69
  27    0     0.02   0.47   0.04    0.76      24 M    122 M    0.80    0.38    0.00    0.01     2856   631870        0     69
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.02   0.48   0.05    0.75     793 M   4110 M    0.81    0.41    0.00    0.01    77616   14720117        0     63
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.02   0.48   0.05    0.75     793 M   4110 M    0.81    0.41    0.00    0.01     N/A     N/A     N/A      N/A

 Instructions retired:  538 G ; Active cycles: 1124 G ; Time (TSC):  800 Gticks ; C0 (active,non-halted) core residency: 6.72 %

 C1 core residency: 37.23 %; C3 core residency: 0.00 %; C6 core residency: 56.05 %; C7 core residency: 0.00 %;
 C0 package residency: 99.95 %; C2 package residency: 0.03 %; C3 package residency: 0.00 %; C6 package residency: 0.02 %; C7 package residency: 0.00 %;
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Core    C-state distribution│00000111111111111111111111111111111666666666666666666666666666666666666666666666│
                             └────────────────────────────────────────────────────────────────────────────────┘
                             ┌────────────────────────────────────────────────────────────────────────────────┐
 Package C-state distribution│00000000000000000000000000000000000000000000000000000000000000000000000000000000│
                             └────────────────────────────────────────────────────────────────────────────────┘

 PHYSICAL CORE IPC                 : 0.96 => corresponds to 23.93 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------
MEM (GB)->|  READ |  WRITE | LOCAL | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    61.89    14.34  100 %     9642.42       0.00         203.86
---------------------------------------------------------------------------------------------------------------
