
final:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008648  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  20008648  20008648  00010648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000538  20008650  20008650  00010650  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000000b0  20008b88  20008b88  00010b88  2**2
                  ALLOC
  4 .stack        00003000  20008c38  20008c38  00010b88  2**0
                  ALLOC
  5 .comment      000001ae  00000000  00000000  00010b88  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000140  00000000  00000000  00010d36  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000007a0  00000000  00000000  00010e76  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00006497  00000000  00000000  00011616  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000fa6  00000000  00000000  00017aad  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00001cbc  00000000  00000000  00018a53  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001434  00000000  00000000  0001a710  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001fc7  00000000  00000000  0001bb44  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001641  00000000  00000000  0001db0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000307fd  00000000  00000000  0001f14c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0004f949  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000048  00000000  00000000  0004f96e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	20001d49 	.word	0x20001d49
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001151 	.word	0x20001151
2000006c:	20001181 	.word	0x20001181
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>
2000031c:	e7fe      	b.n	2000031c <WdogWakeup_IRQHandler+0x2>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20001e51 	.word	0x20001e51
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20008650 	.word	0x20008650
20000450:	20008650 	.word	0x20008650
20000454:	20008650 	.word	0x20008650
20000458:	20008b88 	.word	0x20008b88
2000045c:	00000000 	.word	0x00000000
20000460:	20008b88 	.word	0x20008b88
20000464:	20008c38 	.word	0x20008c38
20000468:	200020e1 	.word	0x200020e1
2000046c:	20000a45 	.word	0x20000a45

20000470 <__do_global_dtors_aux>:
20000470:	f648 3388 	movw	r3, #35720	; 0x8b88
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f248 6050 	movw	r0, #34384	; 0x8650
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <wait>:

//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
200004a0:	b082      	sub	sp, #8
200004a2:	9001      	str	r0, [sp, #4]
	while(numCycles != 0){
200004a4:	9b01      	ldr	r3, [sp, #4]
200004a6:	b133      	cbz	r3, 200004b6 <wait+0x16>
		numCycles--; //Each is .104 us
200004a8:	9b01      	ldr	r3, [sp, #4]
200004aa:	f103 33ff 	add.w	r3, r3, #4294967295
200004ae:	9301      	str	r3, [sp, #4]
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW);
//			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

void wait(volatile int numCycles){
	while(numCycles != 0){
200004b0:	9b01      	ldr	r3, [sp, #4]
200004b2:	2b00      	cmp	r3, #0
200004b4:	d1f8      	bne.n	200004a8 <wait+0x8>
		numCycles--; //Each is .104 us
	}
}
200004b6:	b002      	add	sp, #8
200004b8:	4770      	bx	lr
200004ba:	bf00      	nop

200004bc <pingController>:

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
	wait(100000);
}

struct Controller pingController(int rumble){
200004bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200004c0:	b0af      	sub	sp, #188	; 0xbc
200004c2:	4681      	mov	r9, r0
	c.LT = 0;
	c.RT = 0;

	//Set the poll pattern
	char pollStr[25];
	strcpy(pollStr, "0100000000000011000000111");
200004c4:	f10d 0c9c 	add.w	ip, sp, #156	; 0x9c
200004c8:	f248 2e80 	movw	lr, #33408	; 0x8280
200004cc:	f2c2 0e00 	movt	lr, #8192	; 0x2000
200004d0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200004d4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200004d8:	4663      	mov	r3, ip
200004da:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
200004de:	c303      	stmia	r3!, {r0, r1}
200004e0:	801a      	strh	r2, [r3, #0]
200004e2:	f04f 0400 	mov.w	r4, #0
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004e6:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
200004e8:	ae27      	add	r6, sp, #156	; 0x9c
			wait(2);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
200004ea:	f04f 0713 	mov.w	r7, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200004ee:	f04f 0801 	mov.w	r8, #1
			wait(2);
200004f2:	f04f 0a02 	mov.w	sl, #2
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200004f6:	4628      	mov	r0, r5
200004f8:	4629      	mov	r1, r5
200004fa:	f001 f8a5 	bl	20001648 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
200004fe:	5d33      	ldrb	r3, [r6, r4]
20000500:	2b31      	cmp	r3, #49	; 0x31
20000502:	d10a      	bne.n	2000051a <pingController+0x5e>
			wait(2);
20000504:	4650      	mov	r0, sl
20000506:	f7ff ffcb 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
2000050a:	4628      	mov	r0, r5
2000050c:	4641      	mov	r1, r8
2000050e:	f001 f89b 	bl	20001648 <MSS_GPIO_drive_inout>
			wait(19);
20000512:	4638      	mov	r0, r7
20000514:	f7ff ffc4 	bl	200004a0 <wait>
20000518:	e009      	b.n	2000052e <pingController+0x72>
		}
		else{
			wait(19);
2000051a:	4638      	mov	r0, r7
2000051c:	f7ff ffc0 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
20000520:	4628      	mov	r0, r5
20000522:	4641      	mov	r1, r8
20000524:	f001 f890 	bl	20001648 <MSS_GPIO_drive_inout>
			wait(2);
20000528:	4650      	mov	r0, sl
2000052a:	f7ff ffb9 	bl	200004a0 <wait>
	//Set the rumble bit [23]
	//if(rumble) pollStr[23] = '1';
	//else pollStr[23] = '0';

	//Send the poll pattern
	for(i = 0; i < 25; i++){
2000052e:	f104 0401 	add.w	r4, r4, #1
20000532:	2c19      	cmp	r4, #25
20000534:	d1df      	bne.n	200004f6 <pingController+0x3a>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(2);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000536:	f04f 0000 	mov.w	r0, #0
2000053a:	f04f 0102 	mov.w	r1, #2
2000053e:	f001 f883 	bl	20001648 <MSS_GPIO_drive_inout>
20000542:	f04f 0400 	mov.w	r4, #0

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
		wait(1);
20000546:	f04f 0601 	mov.w	r6, #1
    @endcode
 */
static __INLINE uint32_t
MSS_GPIO_get_inputs( void )
{
    return GPIO->GPIO_IN;
2000054a:	f243 0500 	movw	r5, #12288	; 0x3000
2000054e:	f2c4 0501 	movt	r5, #16385	; 0x4001
20000552:	4630      	mov	r0, r6
20000554:	f7ff ffa4 	bl	200004a0 <wait>
20000558:	f8d5 7084 	ldr.w	r7, [r5, #132]	; 0x84
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);

	//Read the bits being sent back
	//TODO: If we add GPIO, do c.(everything) = c.(everything) & 1;
	//Start
	for(i = 0; i < 34; i++){
2000055c:	f104 0401 	add.w	r4, r4, #1
20000560:	2c22      	cmp	r4, #34	; 0x22
20000562:	d1f6      	bne.n	20000552 <pingController+0x96>
		wait(1);
		c.Start = MSS_GPIO_get_inputs();
	}

	//Y
	wait(30);
20000564:	f04f 001e 	mov.w	r0, #30
20000568:	f7ff ff9a 	bl	200004a0 <wait>
2000056c:	f243 0400 	movw	r4, #12288	; 0x3000
20000570:	f2c4 0401 	movt	r4, #16385	; 0x4001
20000574:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000578:	9025      	str	r0, [sp, #148]	; 0x94
	c.Y = MSS_GPIO_get_inputs();

	//X
	wait(30);
2000057a:	f04f 001e 	mov.w	r0, #30
2000057e:	f7ff ff8f 	bl	200004a0 <wait>
20000582:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000586:	9124      	str	r1, [sp, #144]	; 0x90
	c.X = MSS_GPIO_get_inputs();

	//B
	wait(32);
20000588:	f04f 0020 	mov.w	r0, #32
2000058c:	f7ff ff88 	bl	200004a0 <wait>
20000590:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000594:	9223      	str	r2, [sp, #140]	; 0x8c
	c.B = MSS_GPIO_get_inputs();

	//A
	wait(33);
20000596:	f04f 0021 	mov.w	r0, #33	; 0x21
2000059a:	f7ff ff81 	bl	200004a0 <wait>
2000059e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200005a2:	9322      	str	r3, [sp, #136]	; 0x88
	c.A = MSS_GPIO_get_inputs();

	//L (After 1 cycle delay)
	wait(33);
200005a4:	f04f 0021 	mov.w	r0, #33	; 0x21
200005a8:	f7ff ff7a 	bl	200004a0 <wait>
200005ac:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	curState = MSS_GPIO_get_inputs();

	wait(33);
200005b0:	f04f 0021 	mov.w	r0, #33	; 0x21
200005b4:	f7ff ff74 	bl	200004a0 <wait>
200005b8:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200005bc:	9021      	str	r0, [sp, #132]	; 0x84
	c.L = MSS_GPIO_get_inputs();
	//R
	wait(33);
200005be:	f04f 0021 	mov.w	r0, #33	; 0x21
200005c2:	f7ff ff6d 	bl	200004a0 <wait>
200005c6:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200005ca:	9120      	str	r1, [sp, #128]	; 0x80
	c.R = MSS_GPIO_get_inputs();
	//Z
	wait(33);
200005cc:	f04f 0021 	mov.w	r0, #33	; 0x21
200005d0:	f7ff ff66 	bl	200004a0 <wait>
200005d4:	f8d4 b084 	ldr.w	fp, [r4, #132]	; 0x84
	c.Z = MSS_GPIO_get_inputs();
	//dUp
	wait(31);
200005d8:	f04f 001f 	mov.w	r0, #31
200005dc:	f7ff ff60 	bl	200004a0 <wait>
200005e0:	f8d4 a084 	ldr.w	sl, [r4, #132]	; 0x84
	c.dUp = MSS_GPIO_get_inputs();
	//dDown
	wait(31);
200005e4:	f04f 001f 	mov.w	r0, #31
200005e8:	f7ff ff5a 	bl	200004a0 <wait>
200005ec:	f8d4 8084 	ldr.w	r8, [r4, #132]	; 0x84
	c.dDown = MSS_GPIO_get_inputs();
	//dRight
	wait(32);
200005f0:	f04f 0020 	mov.w	r0, #32
200005f4:	f7ff ff54 	bl	200004a0 <wait>
200005f8:	f8d4 6084 	ldr.w	r6, [r4, #132]	; 0x84
	c.dRight = MSS_GPIO_get_inputs();
	//dLeft
	wait(32);
200005fc:	f04f 0020 	mov.w	r0, #32
20000600:	f7ff ff4e 	bl	200004a0 <wait>
20000604:	f8d4 5084 	ldr.w	r5, [r4, #132]	; 0x84
	c.dLeft = MSS_GPIO_get_inputs();

	//JoyX (8 bits)
	//bit 7
	wait(32);
20000608:	f04f 0020 	mov.w	r0, #32
2000060c:	f7ff ff48 	bl	200004a0 <wait>
20000610:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000614:	921f      	str	r2, [sp, #124]	; 0x7c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
20000616:	f04f 0020 	mov.w	r0, #32
2000061a:	f7ff ff41 	bl	200004a0 <wait>
2000061e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000622:	931e      	str	r3, [sp, #120]	; 0x78
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000624:	f04f 0020 	mov.w	r0, #32
20000628:	f7ff ff3a 	bl	200004a0 <wait>
2000062c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000630:	901d      	str	r0, [sp, #116]	; 0x74
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(32);
20000632:	f04f 0020 	mov.w	r0, #32
20000636:	f7ff ff33 	bl	200004a0 <wait>
2000063a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000063e:	911c      	str	r1, [sp, #112]	; 0x70
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(32);
20000640:	f04f 0020 	mov.w	r0, #32
20000644:	f7ff ff2c 	bl	200004a0 <wait>
20000648:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000064c:	921b      	str	r2, [sp, #108]	; 0x6c
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(32);
2000064e:	f04f 0020 	mov.w	r0, #32
20000652:	f7ff ff25 	bl	200004a0 <wait>
20000656:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
2000065a:	931a      	str	r3, [sp, #104]	; 0x68
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(32);
2000065c:	f04f 0020 	mov.w	r0, #32
20000660:	f7ff ff1e 	bl	200004a0 <wait>
20000664:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000668:	9019      	str	r0, [sp, #100]	; 0x64
	c.joyX = c.joyX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(32);
2000066a:	f04f 0020 	mov.w	r0, #32
2000066e:	f7ff ff17 	bl	200004a0 <wait>
20000672:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000676:	9118      	str	r1, [sp, #96]	; 0x60



	//JoyY (8 bits)
	//bit 7
	wait(30);
20000678:	f04f 001e 	mov.w	r0, #30
2000067c:	f7ff ff10 	bl	200004a0 <wait>
20000680:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000684:	9217      	str	r2, [sp, #92]	; 0x5c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
20000686:	f04f 001e 	mov.w	r0, #30
2000068a:	f7ff ff09 	bl	200004a0 <wait>
2000068e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000692:	9316      	str	r3, [sp, #88]	; 0x58
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(30);
20000694:	f04f 001e 	mov.w	r0, #30
20000698:	f7ff ff02 	bl	200004a0 <wait>
2000069c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200006a0:	9015      	str	r0, [sp, #84]	; 0x54
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(30);
200006a2:	f04f 001e 	mov.w	r0, #30
200006a6:	f7ff fefb 	bl	200004a0 <wait>
200006aa:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200006ae:	9114      	str	r1, [sp, #80]	; 0x50
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(30);
200006b0:	f04f 001e 	mov.w	r0, #30
200006b4:	f7ff fef4 	bl	200004a0 <wait>
200006b8:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200006bc:	9213      	str	r2, [sp, #76]	; 0x4c
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 3);


	//Bit 2
	wait(31);
200006be:	f04f 001f 	mov.w	r0, #31
200006c2:	f7ff feed 	bl	200004a0 <wait>
200006c6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200006ca:	9312      	str	r3, [sp, #72]	; 0x48
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 2);


	//Bit 1
	wait(31);
200006cc:	f04f 001f 	mov.w	r0, #31
200006d0:	f7ff fee6 	bl	200004a0 <wait>
200006d4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200006d8:	9011      	str	r0, [sp, #68]	; 0x44
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
200006da:	f04f 001e 	mov.w	r0, #30
200006de:	f7ff fedf 	bl	200004a0 <wait>
200006e2:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
200006e6:	9110      	str	r1, [sp, #64]	; 0x40
	c.joyY = c.joyY | ((MSS_GPIO_get_inputs() & 1));


	//cX (8 bits)
	//bit 7
	wait(30);
200006e8:	f04f 001e 	mov.w	r0, #30
200006ec:	f7ff fed8 	bl	200004a0 <wait>
200006f0:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
200006f4:	920f      	str	r2, [sp, #60]	; 0x3c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(30);
200006f6:	f04f 001e 	mov.w	r0, #30
200006fa:	f7ff fed1 	bl	200004a0 <wait>
200006fe:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000702:	930e      	str	r3, [sp, #56]	; 0x38
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000704:	f04f 0020 	mov.w	r0, #32
20000708:	f7ff feca 	bl	200004a0 <wait>
2000070c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000710:	900d      	str	r0, [sp, #52]	; 0x34
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
20000712:	f04f 001f 	mov.w	r0, #31
20000716:	f7ff fec3 	bl	200004a0 <wait>
2000071a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000071e:	910c      	str	r1, [sp, #48]	; 0x30
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
20000720:	f04f 0022 	mov.w	r0, #34	; 0x22
20000724:	f7ff febc 	bl	200004a0 <wait>
20000728:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000072c:	920b      	str	r2, [sp, #44]	; 0x2c
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
2000072e:	f04f 001f 	mov.w	r0, #31
20000732:	f7ff feb5 	bl	200004a0 <wait>
20000736:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
2000073a:	930a      	str	r3, [sp, #40]	; 0x28
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
2000073c:	f04f 0020 	mov.w	r0, #32
20000740:	f7ff feae 	bl	200004a0 <wait>
20000744:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000748:	9009      	str	r0, [sp, #36]	; 0x24
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
2000074a:	f04f 001e 	mov.w	r0, #30
2000074e:	f7ff fea7 	bl	200004a0 <wait>
20000752:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
20000756:	9108      	str	r1, [sp, #32]
	c.cX = c.cX | ((MSS_GPIO_get_inputs() & 1));


	//cY (8 bits)
	//bit 7
	wait(32);
20000758:	f04f 0020 	mov.w	r0, #32
2000075c:	f7ff fea0 	bl	200004a0 <wait>
20000760:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
20000764:	9207      	str	r2, [sp, #28]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 7);

	//Bit 6
	wait(32);
20000766:	f04f 0020 	mov.w	r0, #32
2000076a:	f7ff fe99 	bl	200004a0 <wait>
2000076e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
20000772:	9306      	str	r3, [sp, #24]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 6);

	//Bit 5
	wait(32);
20000774:	f04f 0020 	mov.w	r0, #32
20000778:	f7ff fe92 	bl	200004a0 <wait>
2000077c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
20000780:	9005      	str	r0, [sp, #20]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 5);

	//Bit 4
	wait(31);
20000782:	f04f 001f 	mov.w	r0, #31
20000786:	f7ff fe8b 	bl	200004a0 <wait>
2000078a:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
2000078e:	9104      	str	r1, [sp, #16]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 4);

	//Bit 3
	wait(34);
20000790:	f04f 0022 	mov.w	r0, #34	; 0x22
20000794:	f7ff fe84 	bl	200004a0 <wait>
20000798:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
2000079c:	9203      	str	r2, [sp, #12]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 3);

	//Bit 2
	wait(31);
2000079e:	f04f 001f 	mov.w	r0, #31
200007a2:	f7ff fe7d 	bl	200004a0 <wait>
200007a6:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
200007aa:	9302      	str	r3, [sp, #8]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 2);

	//Bit 1
	wait(32);
200007ac:	f04f 0020 	mov.w	r0, #32
200007b0:	f7ff fe76 	bl	200004a0 <wait>
200007b4:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
200007b8:	9001      	str	r0, [sp, #4]
	c.cY = c.cY | ((MSS_GPIO_get_inputs() & 1) << 1);

	//Bit 0
	wait(30);
200007ba:	f04f 001e 	mov.w	r0, #30
200007be:	f7ff fe6f 	bl	200004a0 <wait>
200007c2:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
	//printf("JoyX: %x\n\t", c.joyX);
	//printf("JoyY: %x\n\t", c.joyY);
	//printf("cX:   %x\n\t", c.cX);
	//printf("cY:   %x\n\t", c.cY);

	return c;
200007c6:	f04f 0200 	mov.w	r2, #0
200007ca:	f8c9 2004 	str.w	r2, [r9, #4]
200007ce:	f8c9 5030 	str.w	r5, [r9, #48]	; 0x30
200007d2:	f8c9 602c 	str.w	r6, [r9, #44]	; 0x2c
200007d6:	f8c9 8028 	str.w	r8, [r9, #40]	; 0x28
200007da:	f8c9 a024 	str.w	sl, [r9, #36]	; 0x24
200007de:	f8c9 b020 	str.w	fp, [r9, #32]
200007e2:	9920      	ldr	r1, [sp, #128]	; 0x80
200007e4:	f8c9 101c 	str.w	r1, [r9, #28]
200007e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
200007ea:	f8c9 2018 	str.w	r2, [r9, #24]
200007ee:	9822      	ldr	r0, [sp, #136]	; 0x88
200007f0:	f8c9 0014 	str.w	r0, [r9, #20]
200007f4:	9923      	ldr	r1, [sp, #140]	; 0x8c
200007f6:	f8c9 1010 	str.w	r1, [r9, #16]
200007fa:	9a24      	ldr	r2, [sp, #144]	; 0x90
200007fc:	f8c9 200c 	str.w	r2, [r9, #12]
20000800:	9825      	ldr	r0, [sp, #148]	; 0x94
20000802:	f8c9 0008 	str.w	r0, [r9, #8]
20000806:	f8c9 7000 	str.w	r7, [r9]
2000080a:	f04f 0200 	mov.w	r2, #0
2000080e:	f8c9 2048 	str.w	r2, [r9, #72]	; 0x48
20000812:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
20000816:	9907      	ldr	r1, [sp, #28]
20000818:	ea4f 12c1 	mov.w	r2, r1, lsl #7
2000081c:	f002 02ff 	and.w	r2, r2, #255	; 0xff
20000820:	9806      	ldr	r0, [sp, #24]
20000822:	f000 0101 	and.w	r1, r0, #1
20000826:	ea42 1281 	orr.w	r2, r2, r1, lsl #6
2000082a:	f003 0301 	and.w	r3, r3, #1
2000082e:	ea42 0303 	orr.w	r3, r2, r3
20000832:	9905      	ldr	r1, [sp, #20]
20000834:	f001 0201 	and.w	r2, r1, #1
20000838:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
2000083c:	9804      	ldr	r0, [sp, #16]
2000083e:	f000 0201 	and.w	r2, r0, #1
20000842:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
20000846:	9903      	ldr	r1, [sp, #12]
20000848:	f001 0201 	and.w	r2, r1, #1
2000084c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
20000850:	9802      	ldr	r0, [sp, #8]
20000852:	f000 0201 	and.w	r2, r0, #1
20000856:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
2000085a:	9901      	ldr	r1, [sp, #4]
2000085c:	f001 0201 	and.w	r2, r1, #1
20000860:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
20000864:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
20000868:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
2000086a:	ea4f 13c2 	mov.w	r3, r2, lsl #7
2000086e:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20000872:	980e      	ldr	r0, [sp, #56]	; 0x38
20000874:	f000 0201 	and.w	r2, r0, #1
20000878:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
2000087c:	9908      	ldr	r1, [sp, #32]
2000087e:	f001 0201 	and.w	r2, r1, #1
20000882:	ea43 0302 	orr.w	r3, r3, r2
20000886:	980d      	ldr	r0, [sp, #52]	; 0x34
20000888:	f000 0201 	and.w	r2, r0, #1
2000088c:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
20000890:	990c      	ldr	r1, [sp, #48]	; 0x30
20000892:	f001 0201 	and.w	r2, r1, #1
20000896:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
2000089a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000089c:	f000 0201 	and.w	r2, r0, #1
200008a0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
200008a4:	990a      	ldr	r1, [sp, #40]	; 0x28
200008a6:	f001 0201 	and.w	r2, r1, #1
200008aa:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
200008ae:	9809      	ldr	r0, [sp, #36]	; 0x24
200008b0:	f000 0201 	and.w	r2, r0, #1
200008b4:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
200008b8:	f8c9 303c 	str.w	r3, [r9, #60]	; 0x3c
200008bc:	9917      	ldr	r1, [sp, #92]	; 0x5c
200008be:	ea4f 13c1 	mov.w	r3, r1, lsl #7
200008c2:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200008c6:	9816      	ldr	r0, [sp, #88]	; 0x58
200008c8:	f000 0201 	and.w	r2, r0, #1
200008cc:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
200008d0:	9910      	ldr	r1, [sp, #64]	; 0x40
200008d2:	f001 0201 	and.w	r2, r1, #1
200008d6:	ea43 0302 	orr.w	r3, r3, r2
200008da:	9815      	ldr	r0, [sp, #84]	; 0x54
200008dc:	f000 0201 	and.w	r2, r0, #1
200008e0:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
200008e4:	9914      	ldr	r1, [sp, #80]	; 0x50
200008e6:	f001 0201 	and.w	r2, r1, #1
200008ea:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
200008ee:	9813      	ldr	r0, [sp, #76]	; 0x4c
200008f0:	f000 0201 	and.w	r2, r0, #1
200008f4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
200008f8:	9912      	ldr	r1, [sp, #72]	; 0x48
200008fa:	f001 0201 	and.w	r2, r1, #1
200008fe:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
20000902:	9811      	ldr	r0, [sp, #68]	; 0x44
20000904:	f000 0201 	and.w	r2, r0, #1
20000908:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
2000090c:	f8c9 3038 	str.w	r3, [r9, #56]	; 0x38
20000910:	991f      	ldr	r1, [sp, #124]	; 0x7c
20000912:	ea4f 13c1 	mov.w	r3, r1, lsl #7
20000916:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000091a:	981e      	ldr	r0, [sp, #120]	; 0x78
2000091c:	f000 0201 	and.w	r2, r0, #1
20000920:	ea43 1282 	orr.w	r2, r3, r2, lsl #6
20000924:	9918      	ldr	r1, [sp, #96]	; 0x60
20000926:	f001 0301 	and.w	r3, r1, #1
2000092a:	ea42 0303 	orr.w	r3, r2, r3
2000092e:	981d      	ldr	r0, [sp, #116]	; 0x74
20000930:	f000 0201 	and.w	r2, r0, #1
20000934:	ea43 1342 	orr.w	r3, r3, r2, lsl #5
20000938:	991c      	ldr	r1, [sp, #112]	; 0x70
2000093a:	f001 0201 	and.w	r2, r1, #1
2000093e:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
20000942:	981b      	ldr	r0, [sp, #108]	; 0x6c
20000944:	f000 0201 	and.w	r2, r0, #1
20000948:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
2000094c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000094e:	f001 0201 	and.w	r2, r1, #1
20000952:	ea43 0382 	orr.w	r3, r3, r2, lsl #2
20000956:	9819      	ldr	r0, [sp, #100]	; 0x64
20000958:	f000 0201 	and.w	r2, r0, #1
2000095c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
20000960:	f8c9 3034 	str.w	r3, [r9, #52]	; 0x34
}
20000964:	4648      	mov	r0, r9
20000966:	b02f      	add	sp, #188	; 0xbc
20000968:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

2000096c <pollController>:

void pollController(struct Controller *c, struct Controller *cPrev){
2000096c:	b570      	push	{r4, r5, r6, lr}
2000096e:	b094      	sub	sp, #80	; 0x50
20000970:	4604      	mov	r4, r0
20000972:	460e      	mov	r6, r1
	*c = pingController(1);
20000974:	466d      	mov	r5, sp
20000976:	4668      	mov	r0, sp
20000978:	f04f 0101 	mov.w	r1, #1
2000097c:	f7ff fd9e 	bl	200004bc <pingController>
20000980:	4620      	mov	r0, r4
20000982:	4669      	mov	r1, sp
20000984:	f04f 024c 	mov.w	r2, #76	; 0x4c
20000988:	f001 fbd2 	bl	20002130 <memcpy>
	c->StartOnDown = 0;
2000098c:	f04f 0300 	mov.w	r3, #0
20000990:	6063      	str	r3, [r4, #4]
	if(!cPrev->Start && c->Start){
20000992:	6833      	ldr	r3, [r6, #0]
20000994:	b923      	cbnz	r3, 200009a0 <pollController+0x34>
20000996:	6823      	ldr	r3, [r4, #0]
20000998:	b113      	cbz	r3, 200009a0 <pollController+0x34>
		c->StartOnDown = 1;
2000099a:	f04f 0301 	mov.w	r3, #1
2000099e:	6063      	str	r3, [r4, #4]
	}

	*cPrev = *c;
200009a0:	4630      	mov	r0, r6
200009a2:	4621      	mov	r1, r4
200009a4:	f04f 024c 	mov.w	r2, #76	; 0x4c
200009a8:	f001 fbc2 	bl	20002130 <memcpy>
	if(c->StartOnDown) printf("Start on down!\n");
200009ac:	6863      	ldr	r3, [r4, #4]
200009ae:	b12b      	cbz	r3, 200009bc <pollController+0x50>
200009b0:	f248 209c 	movw	r0, #33436	; 0x829c
200009b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b8:	f001 fcbe 	bl	20002338 <puts>
}
200009bc:	b014      	add	sp, #80	; 0x50
200009be:	bd70      	pop	{r4, r5, r6, pc}

200009c0 <initController>:
	while(numCycles != 0){
		numCycles--; //Each is .104 us
	}
}

void initController(){
200009c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200009c4:	b084      	sub	sp, #16
	int i;

	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");
200009c6:	ab01      	add	r3, sp, #4
200009c8:	f248 22ac 	movw	r2, #33452	; 0x82ac
200009cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
200009d0:	ca07      	ldmia	r2!, {r0, r1, r2}
200009d2:	c303      	stmia	r3!, {r0, r1}
200009d4:	801a      	strh	r2, [r3, #0]
200009d6:	f04f 0400 	mov.w	r4, #0

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200009da:	4625      	mov	r5, r4
		if(pollStr[i] == '1'){
200009dc:	af01      	add	r7, sp, #4
			wait(1);
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(19);
		}
		else{
			wait(19);
200009de:	f04f 0813 	mov.w	r8, #19
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200009e2:	f04f 0601 	mov.w	r6, #1
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
		MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_LOW); //Takes 0.7746 us
200009e6:	4628      	mov	r0, r5
200009e8:	4629      	mov	r1, r5
200009ea:	f000 fe2d 	bl	20001648 <MSS_GPIO_drive_inout>
		if(pollStr[i] == '1'){
200009ee:	5d3b      	ldrb	r3, [r7, r4]
200009f0:	2b31      	cmp	r3, #49	; 0x31
200009f2:	d10a      	bne.n	20000a0a <initController+0x4a>
			wait(1);
200009f4:	4630      	mov	r0, r6
200009f6:	f7ff fd53 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
200009fa:	4628      	mov	r0, r5
200009fc:	4631      	mov	r1, r6
200009fe:	f000 fe23 	bl	20001648 <MSS_GPIO_drive_inout>
			wait(19);
20000a02:	4640      	mov	r0, r8
20000a04:	f7ff fd4c 	bl	200004a0 <wait>
20000a08:	e009      	b.n	20000a1e <initController+0x5e>
		}
		else{
			wait(19);
20000a0a:	4640      	mov	r0, r8
20000a0c:	f7ff fd48 	bl	200004a0 <wait>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
20000a10:	4628      	mov	r0, r5
20000a12:	4631      	mov	r1, r6
20000a14:	f000 fe18 	bl	20001648 <MSS_GPIO_drive_inout>
			wait(1);
20000a18:	4630      	mov	r0, r6
20000a1a:	f7ff fd41 	bl	200004a0 <wait>
	//Set the poll pattern
	char pollStr[9];
	strcpy(pollStr, "000000001");

	//Send the poll pattern
	for(i = 0; i < 9; i++){
20000a1e:	f104 0401 	add.w	r4, r4, #1
20000a22:	2c09      	cmp	r4, #9
20000a24:	d1df      	bne.n	200009e6 <initController+0x26>
			MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_DRIVE_HIGH);
			wait(1);
		}
	}

	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000a26:	f04f 0000 	mov.w	r0, #0
20000a2a:	f04f 0102 	mov.w	r1, #2
20000a2e:	f000 fe0b 	bl	20001648 <MSS_GPIO_drive_inout>
	wait(100000);
20000a32:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000a36:	f2c0 0001 	movt	r0, #1
20000a3a:	f7ff fd31 	bl	200004a0 <wait>
}
20000a3e:	b004      	add	sp, #16
20000a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20000a44 <main>:

//////////////////
// Tie-Everything-Together Code
//////////////////

int main(){
20000a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20000a48:	b0bf      	sub	sp, #252	; 0xfc

	int distance;
	int mode;

	//SmartFusion Global Initializations
	MSS_GPIO_init();
20000a4a:	f000 fdb1 	bl	200015b0 <MSS_GPIO_init>
	MSS_UART_init(
20000a4e:	f648 30e0 	movw	r0, #35808	; 0x8be0
20000a52:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a56:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
20000a5a:	f04f 0203 	mov.w	r2, #3
20000a5e:	f000 fcff 	bl	20001460 <MSS_UART_init>
		&g_mss_uart1,
	    MSS_UART_115200_BAUD,
	    MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
	);
	UART_init(&g_uart, UART_BASE_REG,
20000a62:	f648 30d8 	movw	r0, #35800	; 0x8bd8
20000a66:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a6a:	f240 0100 	movw	r1, #0
20000a6e:	f2c4 0105 	movt	r1, #16389	; 0x4005
20000a72:	f04f 02a2 	mov.w	r2, #162	; 0xa2
20000a76:	f04f 0301 	mov.w	r3, #1
20000a7a:	f001 f87f 	bl	20001b7c <UART_init>
	);


	//Controller Initialization
	struct Controller c, cPrev;
	cPrev.Start = 0;
20000a7e:	f04f 0400 	mov.w	r4, #0
20000a82:	9418      	str	r4, [sp, #96]	; 0x60
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_INOUT_MODE);
20000a84:	4620      	mov	r0, r4
20000a86:	f04f 0103 	mov.w	r1, #3
20000a8a:	f000 fdc1 	bl	20001610 <MSS_GPIO_config>
	MSS_GPIO_drive_inout(MSS_GPIO_0, MSS_GPIO_HIGH_Z);
20000a8e:	4620      	mov	r0, r4
20000a90:	f04f 0102 	mov.w	r1, #2
20000a94:	f000 fdd8 	bl	20001648 <MSS_GPIO_drive_inout>
	initController();
20000a98:	f7ff ff92 	bl	200009c0 <initController>
	printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);*/

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000a9c:	ad2b      	add	r5, sp, #172	; 0xac
20000a9e:	ae18      	add	r6, sp, #96	; 0x60
		joyX = c.joyX;
		joyY = c.joyY;
		cX = c.cX;
		cY = c.cY;
		if(c.StartOnDown){
			txSize = sprintf(tx, "%i %i %i %i %i %i", joyX, joyY, cX, cY, B, Start) + 1;
20000aa0:	af04      	add	r7, sp, #16
20000aa2:	f248 28b8 	movw	r8, #33464	; 0x82b8
20000aa6:	f2c2 0800 	movt	r8, #8192	; 0x2000
			MSS_UART_polled_tx(&g_mss_uart1, tx, txSize);
20000aaa:	f648 3ae0 	movw	sl, #35808	; 0x8be0
20000aae:	f2c2 0a00 	movt	sl, #8192	; 0x2000
			UART_send(&g_uart,tx,sizeof(tx));
20000ab2:	f648 39d8 	movw	r9, #35800	; 0x8bd8
20000ab6:	f2c2 0900 	movt	r9, #8192	; 0x2000
		printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
	    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);

*/

		wait(1000000);
20000aba:	f244 2440 	movw	r4, #16960	; 0x4240
20000abe:	f2c0 040f 	movt	r4, #15
	printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);*/

	//Main Loop
	while(1){
		pollController(&c,&cPrev);
20000ac2:	4628      	mov	r0, r5
20000ac4:	4631      	mov	r1, r6
20000ac6:	f7ff ff51 	bl	2000096c <pollController>

		//Send data to the controller
		B = c.B;
20000aca:	f8dd c0bc 	ldr.w	ip, [sp, #188]	; 0xbc
		Start = c.Start;
20000ace:	982b      	ldr	r0, [sp, #172]	; 0xac
		joyX = c.joyX;
20000ad0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
		joyY = c.joyY;
20000ad2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
		cX = c.cX;
20000ad4:	f8dd b0e8 	ldr.w	fp, [sp, #232]	; 0xe8
		cY = c.cY;
20000ad8:	f8dd e0ec 	ldr.w	lr, [sp, #236]	; 0xec
		if(c.StartOnDown){
20000adc:	992c      	ldr	r1, [sp, #176]	; 0xb0
20000ade:	b1b1      	cbz	r1, 20000b0e <main+0xca>
			txSize = sprintf(tx, "%i %i %i %i %i %i", joyX, joyY, cX, cY, B, Start) + 1;
20000ae0:	f8cd b000 	str.w	fp, [sp]
20000ae4:	f8cd e004 	str.w	lr, [sp, #4]
20000ae8:	f8cd c008 	str.w	ip, [sp, #8]
20000aec:	9003      	str	r0, [sp, #12]
20000aee:	4638      	mov	r0, r7
20000af0:	4641      	mov	r1, r8
20000af2:	f001 fc29 	bl	20002348 <sprintf>
			MSS_UART_polled_tx(&g_mss_uart1, tx, txSize);
20000af6:	f100 0201 	add.w	r2, r0, #1
20000afa:	4650      	mov	r0, sl
20000afc:	4639      	mov	r1, r7
20000afe:	f000 f873 	bl	20000be8 <MSS_UART_polled_tx>
			UART_send(&g_uart,tx,sizeof(tx));
20000b02:	4648      	mov	r0, r9
20000b04:	4639      	mov	r1, r7
20000b06:	f04f 0250 	mov.w	r2, #80	; 0x50
20000b0a:	f000 ffc5 	bl	20001a98 <UART_send>
		printMeSize = sprintf(printMe, "      EECS 373: Awesome Turret     ") + 1;
	    MSS_UART_polled_tx(&g_mss_uart1, printMe, printMeSize);

*/

		wait(1000000);
20000b0e:	4620      	mov	r0, r4
20000b10:	f7ff fcc6 	bl	200004a0 <wait>
	}
20000b14:	e7d5      	b.n	20000ac2 <main+0x7e>
20000b16:	bf00      	nop

20000b18 <NVIC_init>:
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
20000b18:	be00      	bkpt	0x0000
}
20000b1a:	4770      	bx	lr

20000b1c <NVIC_set_handler>:
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
20000b1c:	be00      	bkpt	0x0000
}
20000b1e:	4770      	bx	lr

20000b20 <NVIC_set_priority>:
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b20:	be00      	bkpt	0x0000
}
20000b22:	4770      	bx	lr

20000b24 <NVIC_enable_interrupt>:
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b24:	be00      	bkpt	0x0000
}
20000b26:	4770      	bx	lr

20000b28 <NVIC_disable_interrupt>:
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b28:	be00      	bkpt	0x0000
}
20000b2a:	4770      	bx	lr

20000b2c <NVIC_clear_interrupt>:
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
20000b2c:	be00      	bkpt	0x0000
}
20000b2e:	4770      	bx	lr

20000b30 <HAL_disable_interrupts>:
20000b30:	f3ef 8010 	mrs	r0, PRIMASK
20000b34:	b672      	cpsid	i
20000b36:	4770      	bx	lr

20000b38 <HAL_restore_interrupts>:
20000b38:	f380 8810 	msr	PRIMASK, r0
20000b3c:	4770      	bx	lr
	...

20000b40 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
20000b40:	b084      	sub	sp, #16
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
        volatile uint32_t assert_line = line_no;
20000b42:	9102      	str	r1, [sp, #8]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
20000b44:	7803      	ldrb	r3, [r0, #0]
20000b46:	f88d 300f 	strb.w	r3, [sp, #15]
		i_dummy = assert_line;
20000b4a:	9b02      	ldr	r3, [sp, #8]
20000b4c:	9301      	str	r3, [sp, #4]
		i_dummy++;
20000b4e:	9b01      	ldr	r3, [sp, #4]
20000b50:	f103 0301 	add.w	r3, r3, #1
20000b54:	9301      	str	r3, [sp, #4]
20000b56:	e7f4      	b.n	20000b42 <HAL_assert_fail+0x2>

20000b58 <HW_set_32bit_reg>:
20000b58:	6001      	str	r1, [r0, #0]
20000b5a:	4770      	bx	lr

20000b5c <HW_get_32bit_reg>:
20000b5c:	6800      	ldr	r0, [r0, #0]
20000b5e:	4770      	bx	lr

20000b60 <HW_set_32bit_reg_field>:
20000b60:	b50e      	push	{r1, r2, r3, lr}
20000b62:	fa03 f301 	lsl.w	r3, r3, r1
20000b66:	ea03 0302 	and.w	r3, r3, r2
20000b6a:	6801      	ldr	r1, [r0, #0]
20000b6c:	ea6f 0202 	mvn.w	r2, r2
20000b70:	ea01 0102 	and.w	r1, r1, r2
20000b74:	ea41 0103 	orr.w	r1, r1, r3
20000b78:	6001      	str	r1, [r0, #0]
20000b7a:	bd0e      	pop	{r1, r2, r3, pc}

20000b7c <HW_get_32bit_reg_field>:
20000b7c:	6800      	ldr	r0, [r0, #0]
20000b7e:	ea00 0002 	and.w	r0, r0, r2
20000b82:	fa20 f001 	lsr.w	r0, r0, r1
20000b86:	4770      	bx	lr

20000b88 <HW_set_16bit_reg>:
20000b88:	8001      	strh	r1, [r0, #0]
20000b8a:	4770      	bx	lr

20000b8c <HW_get_16bit_reg>:
20000b8c:	8800      	ldrh	r0, [r0, #0]
20000b8e:	4770      	bx	lr

20000b90 <HW_set_16bit_reg_field>:
20000b90:	b50e      	push	{r1, r2, r3, lr}
20000b92:	fa03 f301 	lsl.w	r3, r3, r1
20000b96:	ea03 0302 	and.w	r3, r3, r2
20000b9a:	8801      	ldrh	r1, [r0, #0]
20000b9c:	ea6f 0202 	mvn.w	r2, r2
20000ba0:	ea01 0102 	and.w	r1, r1, r2
20000ba4:	ea41 0103 	orr.w	r1, r1, r3
20000ba8:	8001      	strh	r1, [r0, #0]
20000baa:	bd0e      	pop	{r1, r2, r3, pc}

20000bac <HW_get_16bit_reg_field>:
20000bac:	8800      	ldrh	r0, [r0, #0]
20000bae:	ea00 0002 	and.w	r0, r0, r2
20000bb2:	fa20 f001 	lsr.w	r0, r0, r1
20000bb6:	4770      	bx	lr

20000bb8 <HW_set_8bit_reg>:
20000bb8:	7001      	strb	r1, [r0, #0]
20000bba:	4770      	bx	lr

20000bbc <HW_get_8bit_reg>:
20000bbc:	7800      	ldrb	r0, [r0, #0]
20000bbe:	4770      	bx	lr

20000bc0 <HW_set_8bit_reg_field>:
20000bc0:	b50e      	push	{r1, r2, r3, lr}
20000bc2:	fa03 f301 	lsl.w	r3, r3, r1
20000bc6:	ea03 0302 	and.w	r3, r3, r2
20000bca:	7801      	ldrb	r1, [r0, #0]
20000bcc:	ea6f 0202 	mvn.w	r2, r2
20000bd0:	ea01 0102 	and.w	r1, r1, r2
20000bd4:	ea41 0103 	orr.w	r1, r1, r3
20000bd8:	7001      	strb	r1, [r0, #0]
20000bda:	bd0e      	pop	{r1, r2, r3, pc}

20000bdc <HW_get_8bit_reg_field>:
20000bdc:	7800      	ldrb	r0, [r0, #0]
20000bde:	ea00 0002 	and.w	r0, r0, r2
20000be2:	fa20 f001 	lsr.w	r0, r0, r1
20000be6:	4770      	bx	lr

20000be8 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000be8:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000bec:	f648 4308 	movw	r3, #35848	; 0x8c08
20000bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bf4:	4298      	cmp	r0, r3
20000bf6:	d006      	beq.n	20000c06 <MSS_UART_polled_tx+0x1e>
20000bf8:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c00:	4298      	cmp	r0, r3
20000c02:	d000      	beq.n	20000c06 <MSS_UART_polled_tx+0x1e>
20000c04:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000c06:	b901      	cbnz	r1, 20000c0a <MSS_UART_polled_tx+0x22>
20000c08:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000c0a:	b902      	cbnz	r2, 20000c0e <MSS_UART_polled_tx+0x26>
20000c0c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000c0e:	f648 4308 	movw	r3, #35848	; 0x8c08
20000c12:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c16:	4298      	cmp	r0, r3
20000c18:	d005      	beq.n	20000c26 <MSS_UART_polled_tx+0x3e>
20000c1a:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c22:	4298      	cmp	r0, r3
20000c24:	d133      	bne.n	20000c8e <MSS_UART_polled_tx+0xa6>
20000c26:	1e13      	subs	r3, r2, #0
20000c28:	bf18      	it	ne
20000c2a:	2301      	movne	r3, #1
20000c2c:	2900      	cmp	r1, #0
20000c2e:	bf0c      	ite	eq
20000c30:	2300      	moveq	r3, #0
20000c32:	f003 0301 	andne.w	r3, r3, #1
20000c36:	2b00      	cmp	r3, #0
20000c38:	d029      	beq.n	20000c8e <MSS_UART_polled_tx+0xa6>
20000c3a:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000c3e:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000c40:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000c44:	6803      	ldr	r3, [r0, #0]
20000c46:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
20000c48:	f890 c00a 	ldrb.w	ip, [r0, #10]
20000c4c:	ea43 0c0c 	orr.w	ip, r3, ip
20000c50:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000c54:	f013 0f20 	tst.w	r3, #32
20000c58:	d017      	beq.n	20000c8a <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000c5a:	2a0f      	cmp	r2, #15
20000c5c:	d904      	bls.n	20000c68 <MSS_UART_polled_tx+0x80>
20000c5e:	4656      	mov	r6, sl
20000c60:	46bc      	mov	ip, r7
20000c62:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000c64:	440f      	add	r7, r1
20000c66:	e004      	b.n	20000c72 <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000c68:	b90a      	cbnz	r2, 20000c6e <MSS_UART_polled_tx+0x86>
20000c6a:	4643      	mov	r3, r8
20000c6c:	e00b      	b.n	20000c86 <MSS_UART_polled_tx+0x9e>
20000c6e:	4616      	mov	r6, r2
20000c70:	e7f6      	b.n	20000c60 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000c72:	6804      	ldr	r4, [r0, #0]
20000c74:	5cfd      	ldrb	r5, [r7, r3]
20000c76:	7025      	strb	r5, [r4, #0]
20000c78:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000c7c:	f103 0301 	add.w	r3, r3, #1
20000c80:	429e      	cmp	r6, r3
20000c82:	d8f6      	bhi.n	20000c72 <MSS_UART_polled_tx+0x8a>
20000c84:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000c86:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
20000c8a:	2a00      	cmp	r2, #0
20000c8c:	d1da      	bne.n	20000c44 <MSS_UART_polled_tx+0x5c>
    }
}
20000c8e:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
20000c92:	4770      	bx	lr

20000c94 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000c94:	b4f0      	push	{r4, r5, r6, r7}
    uint32_t char_idx = 0U;
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c96:	f648 4308 	movw	r3, #35848	; 0x8c08
20000c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c9e:	4298      	cmp	r0, r3
20000ca0:	d006      	beq.n	20000cb0 <MSS_UART_polled_tx_string+0x1c>
20000ca2:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000caa:	4298      	cmp	r0, r3
20000cac:	d000      	beq.n	20000cb0 <MSS_UART_polled_tx_string+0x1c>
20000cae:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000cb0:	b901      	cbnz	r1, 20000cb4 <MSS_UART_polled_tx_string+0x20>
20000cb2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000cb4:	f648 4308 	movw	r3, #35848	; 0x8c08
20000cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cbc:	4298      	cmp	r0, r3
20000cbe:	d005      	beq.n	20000ccc <MSS_UART_polled_tx_string+0x38>
20000cc0:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000cc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cc8:	4298      	cmp	r0, r3
20000cca:	d128      	bne.n	20000d1e <MSS_UART_polled_tx_string+0x8a>
20000ccc:	b339      	cbz	r1, 20000d1e <MSS_UART_polled_tx_string+0x8a>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000cce:	780d      	ldrb	r5, [r1, #0]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000cd0:	b32d      	cbz	r5, 20000d1e <MSS_UART_polled_tx_string+0x8a>
20000cd2:	f04f 0c00 	mov.w	ip, #0

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000cd6:	4666      	mov	r6, ip
         */
        while ( 0U != data_byte )
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000cd8:	6804      	ldr	r4, [r0, #0]
20000cda:	7d23      	ldrb	r3, [r4, #20]
                this_uart->status |= status;
20000cdc:	7a82      	ldrb	r2, [r0, #10]
20000cde:	ea43 0202 	orr.w	r2, r3, r2
20000ce2:	7282      	strb	r2, [r0, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000ce4:	f013 0f20 	tst.w	r3, #32
20000ce8:	d0f7      	beq.n	20000cda <MSS_UART_polled_tx_string+0x46>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000cea:	b1c5      	cbz	r5, 20000d1e <MSS_UART_polled_tx_string+0x8a>
20000cec:	4633      	mov	r3, r6
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
                ++fill_size;
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000cee:	eb01 070c 	add.w	r7, r1, ip
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000cf2:	6802      	ldr	r2, [r0, #0]
20000cf4:	b2ed      	uxtb	r5, r5
20000cf6:	7015      	strb	r5, [r2, #0]
                ++fill_size;
20000cf8:	f103 0301 	add.w	r3, r3, #1
20000cfc:	eb03 040c 	add.w	r4, r3, ip
                char_idx++;
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000d00:	5cfd      	ldrb	r5, [r7, r3]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000d02:	2b0f      	cmp	r3, #15
20000d04:	bf8c      	ite	hi
20000d06:	2200      	movhi	r2, #0
20000d08:	2201      	movls	r2, #1
20000d0a:	2d00      	cmp	r5, #0
20000d0c:	bf0c      	ite	eq
20000d0e:	2200      	moveq	r2, #0
20000d10:	f002 0201 	andne.w	r2, r2, #1
20000d14:	2a00      	cmp	r2, #0
20000d16:	d1ec      	bne.n	20000cf2 <MSS_UART_polled_tx_string+0x5e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000d18:	b10d      	cbz	r5, 20000d1e <MSS_UART_polled_tx_string+0x8a>
20000d1a:	46a4      	mov	ip, r4
20000d1c:	e7dc      	b.n	20000cd8 <MSS_UART_polled_tx_string+0x44>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20000d1e:	bcf0      	pop	{r4, r5, r6, r7}
20000d20:	4770      	bx	lr
20000d22:	bf00      	nop

20000d24 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000d24:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d26:	f648 4308 	movw	r3, #35848	; 0x8c08
20000d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d2e:	4298      	cmp	r0, r3
20000d30:	d006      	beq.n	20000d40 <MSS_UART_irq_tx+0x1c>
20000d32:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d3a:	4298      	cmp	r0, r3
20000d3c:	d000      	beq.n	20000d40 <MSS_UART_irq_tx+0x1c>
20000d3e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
20000d40:	b901      	cbnz	r1, 20000d44 <MSS_UART_irq_tx+0x20>
20000d42:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000d44:	b90a      	cbnz	r2, 20000d4a <MSS_UART_irq_tx+0x26>
20000d46:	be00      	bkpt	0x0000
20000d48:	e036      	b.n	20000db8 <MSS_UART_irq_tx+0x94>

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
20000d4a:	2900      	cmp	r1, #0
20000d4c:	d034      	beq.n	20000db8 <MSS_UART_irq_tx+0x94>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
20000d4e:	f648 4308 	movw	r3, #35848	; 0x8c08
20000d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d56:	4298      	cmp	r0, r3
20000d58:	d005      	beq.n	20000d66 <MSS_UART_irq_tx+0x42>
20000d5a:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000d5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d62:	4298      	cmp	r0, r3
20000d64:	d128      	bne.n	20000db8 <MSS_UART_irq_tx+0x94>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
20000d66:	60c1      	str	r1, [r0, #12]
        this_uart->tx_buff_size = tx_size;
20000d68:	6102      	str	r2, [r0, #16]
        this_uart->tx_idx = (uint16_t)0;
20000d6a:	f04f 0300 	mov.w	r3, #0
20000d6e:	6143      	str	r3, [r0, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000d70:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000d72:	b219      	sxth	r1, r3
20000d74:	ea4f 1151 	mov.w	r1, r1, lsr #5
20000d78:	f003 031f 	and.w	r3, r3, #31
20000d7c:	f04f 0201 	mov.w	r2, #1
20000d80:	fa02 f403 	lsl.w	r4, r2, r3
20000d84:	f24e 1300 	movw	r3, #57600	; 0xe100
20000d88:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000d8c:	f101 0160 	add.w	r1, r1, #96	; 0x60
20000d90:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
20000d94:	f640 71cd 	movw	r1, #4045	; 0xfcd
20000d98:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000d9c:	6201      	str	r1, [r0, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
20000d9e:	6841      	ldr	r1, [r0, #4]
20000da0:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000da4:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000da6:	b208      	sxth	r0, r1
20000da8:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000dac:	f001 011f 	and.w	r1, r1, #31
20000db0:	fa02 f201 	lsl.w	r2, r2, r1
20000db4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000db8:	bc10      	pop	{r4}
20000dba:	4770      	bx	lr

20000dbc <MSS_UART_tx_complete>:
)
{
    int8_t ret_value = 0;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dbc:	f648 4308 	movw	r3, #35848	; 0x8c08
20000dc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dc4:	4298      	cmp	r0, r3
20000dc6:	d009      	beq.n	20000ddc <MSS_UART_tx_complete+0x20>
20000dc8:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dd0:	4298      	cmp	r0, r3
20000dd2:	d003      	beq.n	20000ddc <MSS_UART_tx_complete+0x20>
20000dd4:	be00      	bkpt	0x0000
20000dd6:	f04f 0000 	mov.w	r0, #0
20000dda:	4770      	bx	lr

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000ddc:	6803      	ldr	r3, [r0, #0]
20000dde:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20000de0:	7a82      	ldrb	r2, [r0, #10]
20000de2:	ea43 0202 	orr.w	r2, r3, r2
20000de6:	7282      	strb	r2, [r0, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
20000de8:	6902      	ldr	r2, [r0, #16]
20000dea:	b112      	cbz	r2, 20000df2 <MSS_UART_tx_complete+0x36>
20000dec:	f04f 0000 	mov.w	r0, #0
20000df0:	4770      	bx	lr
20000df2:	f3c3 1080 	ubfx	r0, r3, #6, #1
        {
            ret_value = (int8_t)1;
        }
    }
    return ret_value;
}
20000df6:	4770      	bx	lr

20000df8 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000df8:	b410      	push	{r4}
20000dfa:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000dfc:	f648 4008 	movw	r0, #35848	; 0x8c08
20000e00:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e04:	4283      	cmp	r3, r0
20000e06:	d006      	beq.n	20000e16 <MSS_UART_get_rx+0x1e>
20000e08:	f648 30e0 	movw	r0, #35808	; 0x8be0
20000e0c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e10:	4283      	cmp	r3, r0
20000e12:	d000      	beq.n	20000e16 <MSS_UART_get_rx+0x1e>
20000e14:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000e16:	b901      	cbnz	r1, 20000e1a <MSS_UART_get_rx+0x22>
20000e18:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000e1a:	b902      	cbnz	r2, 20000e1e <MSS_UART_get_rx+0x26>
20000e1c:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e1e:	f648 4008 	movw	r0, #35848	; 0x8c08
20000e22:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e26:	4283      	cmp	r3, r0
20000e28:	d005      	beq.n	20000e36 <MSS_UART_get_rx+0x3e>
20000e2a:	f648 30e0 	movw	r0, #35808	; 0x8be0
20000e2e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000e32:	4283      	cmp	r3, r0
20000e34:	d12a      	bne.n	20000e8c <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
20000e36:	1e10      	subs	r0, r2, #0
20000e38:	bf18      	it	ne
20000e3a:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000e3c:	2900      	cmp	r1, #0
20000e3e:	bf0c      	ite	eq
20000e40:	2400      	moveq	r4, #0
20000e42:	f000 0401 	andne.w	r4, r0, #1
20000e46:	b30c      	cbz	r4, 20000e8c <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000e48:	681c      	ldr	r4, [r3, #0]
20000e4a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
20000e4e:	7a9c      	ldrb	r4, [r3, #10]
20000e50:	ea4c 0404 	orr.w	r4, ip, r4
20000e54:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e56:	ea1c 0f00 	tst.w	ip, r0
20000e5a:	d017      	beq.n	20000e8c <MSS_UART_get_rx+0x94>
20000e5c:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000e60:	681c      	ldr	r4, [r3, #0]
20000e62:	f894 c000 	ldrb.w	ip, [r4]
20000e66:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
20000e6a:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
20000e6e:	681c      	ldr	r4, [r3, #0]
20000e70:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
20000e74:	7a9c      	ldrb	r4, [r3, #10]
20000e76:	ea4c 0404 	orr.w	r4, ip, r4
20000e7a:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000e7c:	4282      	cmp	r2, r0
20000e7e:	bf94      	ite	ls
20000e80:	2400      	movls	r4, #0
20000e82:	f00c 0401 	andhi.w	r4, ip, #1
20000e86:	2c00      	cmp	r4, #0
20000e88:	d1ea      	bne.n	20000e60 <MSS_UART_get_rx+0x68>
20000e8a:	e001      	b.n	20000e90 <MSS_UART_get_rx+0x98>
20000e8c:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
20000e90:	bc10      	pop	{r4}
20000e92:	4770      	bx	lr

20000e94 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
20000e94:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e96:	f648 4308 	movw	r3, #35848	; 0x8c08
20000e9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9e:	4298      	cmp	r0, r3
20000ea0:	d007      	beq.n	20000eb2 <MSS_UART_enable_irq+0x1e>
20000ea2:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000ea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eaa:	4298      	cmp	r0, r3
20000eac:	d001      	beq.n	20000eb2 <MSS_UART_enable_irq+0x1e>
20000eae:	be00      	bkpt	0x0000
20000eb0:	e022      	b.n	20000ef8 <MSS_UART_enable_irq+0x64>

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000eb2:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000eb4:	fa0f fc83 	sxth.w	ip, r3
20000eb8:	ea4f 1c5c 	mov.w	ip, ip, lsr #5
20000ebc:	f003 031f 	and.w	r3, r3, #31
20000ec0:	f04f 0201 	mov.w	r2, #1
20000ec4:	fa02 f403 	lsl.w	r4, r2, r3
20000ec8:	f24e 1300 	movw	r3, #57600	; 0xe100
20000ecc:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000ed0:	f10c 0c60 	add.w	ip, ip, #96	; 0x60
20000ed4:	f843 402c 	str.w	r4, [r3, ip, lsl #2]
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
20000ed8:	6804      	ldr	r4, [r0, #0]
20000eda:	f894 c004 	ldrb.w	ip, [r4, #4]
20000ede:	ea41 010c 	orr.w	r1, r1, ip
20000ee2:	7121      	strb	r1, [r4, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000ee4:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20000ee6:	b208      	sxth	r0, r1
20000ee8:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000eec:	f001 011f 	and.w	r1, r1, #31
20000ef0:	fa02 f201 	lsl.w	r2, r2, r1
20000ef4:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20000ef8:	bc10      	pop	{r4}
20000efa:	4770      	bx	lr

20000efc <MSS_UART_disable_irq>:
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000efc:	f648 4308 	movw	r3, #35848	; 0x8c08
20000f00:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f04:	4298      	cmp	r0, r3
20000f06:	d007      	beq.n	20000f18 <MSS_UART_disable_irq+0x1c>
20000f08:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f10:	4298      	cmp	r0, r3
20000f12:	d001      	beq.n	20000f18 <MSS_UART_disable_irq+0x1c>
20000f14:	be00      	bkpt	0x0000
20000f16:	4770      	bx	lr
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
20000f18:	6803      	ldr	r3, [r0, #0]
20000f1a:	791a      	ldrb	r2, [r3, #4]
20000f1c:	ea22 0201 	bic.w	r2, r2, r1
20000f20:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000f22:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000f24:	b218      	sxth	r0, r3
20000f26:	ea4f 1050 	mov.w	r0, r0, lsr #5
20000f2a:	f003 031f 	and.w	r3, r3, #31
20000f2e:	f04f 0201 	mov.w	r2, #1
20000f32:	fa02 f203 	lsl.w	r2, r2, r3
20000f36:	f24e 1300 	movw	r3, #57600	; 0xe100
20000f3a:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000f3e:	f100 0c60 	add.w	ip, r0, #96	; 0x60
20000f42:	f843 202c 	str.w	r2, [r3, ip, lsl #2]

        if( irq_mask == IIRF_MASK )
20000f46:	290f      	cmp	r1, #15
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
20000f48:	bf01      	itttt	eq
20000f4a:	f24e 1300 	movweq	r3, #57600	; 0xe100
20000f4e:	f2ce 0300 	movteq	r3, #57344	; 0xe000
20000f52:	3020      	addeq	r0, #32
20000f54:	f843 2020 	streq.w	r2, [r3, r0, lsl #2]
20000f58:	4770      	bx	lr
20000f5a:	bf00      	nop

20000f5c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000f5c:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f5e:	f648 4308 	movw	r3, #35848	; 0x8c08
20000f62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f66:	4298      	cmp	r0, r3
20000f68:	d007      	beq.n	20000f7a <MSS_UART_isr+0x1e>
20000f6a:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000f6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f72:	4298      	cmp	r0, r3
20000f74:	d001      	beq.n	20000f7a <MSS_UART_isr+0x1e>
20000f76:	be00      	bkpt	0x0000
20000f78:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000f7a:	6803      	ldr	r3, [r0, #0]
20000f7c:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
20000f7e:	f003 030f 	and.w	r3, r3, #15
20000f82:	2b0c      	cmp	r3, #12
20000f84:	d820      	bhi.n	20000fc8 <MSS_UART_isr+0x6c>
20000f86:	e8df f003 	tbb	[pc, r3]
20000f8a:	1f07      	.short	0x1f07
20000f8c:	1f131f0d 	.word	0x1f131f0d
20000f90:	1f1f1f19 	.word	0x1f1f1f19
20000f94:	1f1f      	.short	0x1f1f
20000f96:	13          	.byte	0x13
20000f97:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000f98:	6a43      	ldr	r3, [r0, #36]	; 0x24
20000f9a:	b90b      	cbnz	r3, 20000fa0 <MSS_UART_isr+0x44>
20000f9c:	be00      	bkpt	0x0000
20000f9e:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000fa0:	4798      	blx	r3
20000fa2:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000fa4:	6a03      	ldr	r3, [r0, #32]
20000fa6:	b90b      	cbnz	r3, 20000fac <MSS_UART_isr+0x50>
20000fa8:	be00      	bkpt	0x0000
20000faa:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
20000fac:	4798      	blx	r3
20000fae:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000fb0:	69c3      	ldr	r3, [r0, #28]
20000fb2:	b90b      	cbnz	r3, 20000fb8 <MSS_UART_isr+0x5c>
20000fb4:	be00      	bkpt	0x0000
20000fb6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
20000fb8:	4798      	blx	r3
20000fba:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000fbc:	6983      	ldr	r3, [r0, #24]
20000fbe:	b90b      	cbnz	r3, 20000fc4 <MSS_UART_isr+0x68>
20000fc0:	be00      	bkpt	0x0000
20000fc2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
20000fc4:	4798      	blx	r3
20000fc6:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000fc8:	be00      	bkpt	0x0000
20000fca:	bd08      	pop	{r3, pc}

20000fcc <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000fcc:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000fce:	f648 4308 	movw	r3, #35848	; 0x8c08
20000fd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fd6:	4298      	cmp	r0, r3
20000fd8:	d006      	beq.n	20000fe8 <default_tx_handler+0x1c>
20000fda:	f648 33e0 	movw	r3, #35808	; 0x8be0
20000fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fe2:	4298      	cmp	r0, r3
20000fe4:	d000      	beq.n	20000fe8 <default_tx_handler+0x1c>
20000fe6:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000fe8:	68c2      	ldr	r2, [r0, #12]
20000fea:	b902      	cbnz	r2, 20000fee <default_tx_handler+0x22>
20000fec:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000fee:	6901      	ldr	r1, [r0, #16]
20000ff0:	b901      	cbnz	r1, 20000ff4 <default_tx_handler+0x28>
20000ff2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000ff4:	f648 4308 	movw	r3, #35848	; 0x8c08
20000ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ffc:	4298      	cmp	r0, r3
20000ffe:	d005      	beq.n	2000100c <default_tx_handler+0x40>
20001000:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001004:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001008:	4298      	cmp	r0, r3
2000100a:	d130      	bne.n	2000106e <default_tx_handler+0xa2>
2000100c:	2a00      	cmp	r2, #0
2000100e:	d02e      	beq.n	2000106e <default_tx_handler+0xa2>
20001010:	2900      	cmp	r1, #0
20001012:	d02c      	beq.n	2000106e <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20001014:	6803      	ldr	r3, [r0, #0]
20001016:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001018:	7a82      	ldrb	r2, [r0, #10]
2000101a:	ea43 0202 	orr.w	r2, r3, r2
2000101e:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20001020:	f013 0f20 	tst.w	r3, #32
20001024:	d01a      	beq.n	2000105c <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20001026:	6902      	ldr	r2, [r0, #16]
20001028:	6943      	ldr	r3, [r0, #20]
2000102a:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
2000102e:	2b0f      	cmp	r3, #15
20001030:	d904      	bls.n	2000103c <default_tx_handler+0x70>
20001032:	f04f 0c10 	mov.w	ip, #16
20001036:	f04f 0300 	mov.w	r3, #0
2000103a:	e002      	b.n	20001042 <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000103c:	b173      	cbz	r3, 2000105c <default_tx_handler+0x90>
2000103e:	469c      	mov	ip, r3
20001040:	e7f9      	b.n	20001036 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20001042:	6802      	ldr	r2, [r0, #0]
20001044:	68c4      	ldr	r4, [r0, #12]
20001046:	6941      	ldr	r1, [r0, #20]
20001048:	5c61      	ldrb	r1, [r4, r1]
2000104a:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
2000104c:	6942      	ldr	r2, [r0, #20]
2000104e:	f102 0201 	add.w	r2, r2, #1
20001052:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20001054:	f103 0301 	add.w	r3, r3, #1
20001058:	4563      	cmp	r3, ip
2000105a:	d3f2      	bcc.n	20001042 <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
2000105c:	6942      	ldr	r2, [r0, #20]
2000105e:	6903      	ldr	r3, [r0, #16]
20001060:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001062:	bf01      	itttt	eq
20001064:	2300      	moveq	r3, #0
20001066:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001068:	6842      	ldreq	r2, [r0, #4]
2000106a:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
2000106e:	bc10      	pop	{r4}
20001070:	4770      	bx	lr
20001072:	bf00      	nop

20001074 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20001074:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001076:	f648 4308 	movw	r3, #35848	; 0x8c08
2000107a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000107e:	4298      	cmp	r0, r3
20001080:	d006      	beq.n	20001090 <MSS_UART_set_rx_handler+0x1c>
20001082:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001086:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000108a:	4298      	cmp	r0, r3
2000108c:	d000      	beq.n	20001090 <MSS_UART_set_rx_handler+0x1c>
2000108e:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20001090:	b901      	cbnz	r1, 20001094 <MSS_UART_set_rx_handler+0x20>
20001092:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20001094:	2ac0      	cmp	r2, #192	; 0xc0
20001096:	d900      	bls.n	2000109a <MSS_UART_set_rx_handler+0x26>
20001098:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000109a:	f648 4308 	movw	r3, #35848	; 0x8c08
2000109e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010a2:	4298      	cmp	r0, r3
200010a4:	d005      	beq.n	200010b2 <MSS_UART_set_rx_handler+0x3e>
200010a6:	f648 33e0 	movw	r3, #35808	; 0x8be0
200010aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ae:	4298      	cmp	r0, r3
200010b0:	d12f      	bne.n	20001112 <MSS_UART_set_rx_handler+0x9e>
200010b2:	2ac0      	cmp	r2, #192	; 0xc0
200010b4:	bf8c      	ite	hi
200010b6:	2300      	movhi	r3, #0
200010b8:	2301      	movls	r3, #1
200010ba:	2900      	cmp	r1, #0
200010bc:	bf0c      	ite	eq
200010be:	2300      	moveq	r3, #0
200010c0:	f003 0301 	andne.w	r3, r3, #1
200010c4:	b32b      	cbz	r3, 20001112 <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200010c6:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200010c8:	6803      	ldr	r3, [r0, #0]
200010ca:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
200010ce:	f042 020a 	orr.w	r2, r2, #10
200010d2:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200010d4:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200010d6:	b219      	sxth	r1, r3
200010d8:	ea4f 1151 	mov.w	r1, r1, lsr #5
200010dc:	f003 031f 	and.w	r3, r3, #31
200010e0:	f04f 0201 	mov.w	r2, #1
200010e4:	fa02 f403 	lsl.w	r4, r2, r3
200010e8:	f24e 1300 	movw	r3, #57600	; 0xe100
200010ec:	f2ce 0300 	movt	r3, #57344	; 0xe000
200010f0:	f101 0160 	add.w	r1, r1, #96	; 0x60
200010f4:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
200010f8:	6841      	ldr	r1, [r0, #4]
200010fa:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
200010fe:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001100:	b208      	sxth	r0, r1
20001102:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001106:	f001 011f 	and.w	r1, r1, #31
2000110a:	fa02 f201 	lsl.w	r2, r2, r1
2000110e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001112:	bc10      	pop	{r4}
20001114:	4770      	bx	lr
20001116:	bf00      	nop

20001118 <MSS_UART_set_loopback>:
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001118:	f648 4308 	movw	r3, #35848	; 0x8c08
2000111c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001120:	4298      	cmp	r0, r3
20001122:	d007      	beq.n	20001134 <MSS_UART_set_loopback+0x1c>
20001124:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001128:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112c:	4298      	cmp	r0, r3
2000112e:	d001      	beq.n	20001134 <MSS_UART_set_loopback+0x1c>
20001130:	be00      	bkpt	0x0000
20001132:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
20001134:	b929      	cbnz	r1, 20001142 <MSS_UART_set_loopback+0x2a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
20001136:	6843      	ldr	r3, [r0, #4]
20001138:	f04f 0200 	mov.w	r2, #0
2000113c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
20001140:	4770      	bx	lr
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
20001142:	6843      	ldr	r3, [r0, #4]
20001144:	f04f 0201 	mov.w	r2, #1
20001148:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
2000114c:	4770      	bx	lr
2000114e:	bf00      	nop

20001150 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001150:	4668      	mov	r0, sp
20001152:	f020 0107 	bic.w	r1, r0, #7
20001156:	468d      	mov	sp, r1
20001158:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
2000115a:	f648 4008 	movw	r0, #35848	; 0x8c08
2000115e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001162:	f7ff fefb 	bl	20000f5c <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001166:	f24e 1300 	movw	r3, #57600	; 0xe100
2000116a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000116e:	f44f 6280 	mov.w	r2, #1024	; 0x400
20001172:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
20001176:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
2000117a:	4685      	mov	sp, r0
2000117c:	4770      	bx	lr
2000117e:	bf00      	nop

20001180 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001180:	4668      	mov	r0, sp
20001182:	f020 0107 	bic.w	r1, r0, #7
20001186:	468d      	mov	sp, r1
20001188:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
2000118a:	f648 30e0 	movw	r0, #35808	; 0x8be0
2000118e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001192:	f7ff fee3 	bl	20000f5c <MSS_UART_isr>
20001196:	f24e 1300 	movw	r3, #57600	; 0xe100
2000119a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000119e:	f44f 6200 	mov.w	r2, #2048	; 0x800
200011a2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
200011a6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
200011aa:	4685      	mov	sp, r0
200011ac:	4770      	bx	lr
200011ae:	bf00      	nop

200011b0 <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200011b0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200011b2:	f648 4308 	movw	r3, #35848	; 0x8c08
200011b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011ba:	4298      	cmp	r0, r3
200011bc:	d006      	beq.n	200011cc <MSS_UART_set_rxstatus_handler+0x1c>
200011be:	f648 33e0 	movw	r3, #35808	; 0x8be0
200011c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011c6:	4298      	cmp	r0, r3
200011c8:	d000      	beq.n	200011cc <MSS_UART_set_rxstatus_handler+0x1c>
200011ca:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
200011cc:	b901      	cbnz	r1, 200011d0 <MSS_UART_set_rxstatus_handler+0x20>
200011ce:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011d0:	f648 4308 	movw	r3, #35848	; 0x8c08
200011d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011d8:	4298      	cmp	r0, r3
200011da:	d005      	beq.n	200011e8 <MSS_UART_set_rxstatus_handler+0x38>
200011dc:	f648 33e0 	movw	r3, #35808	; 0x8be0
200011e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200011e4:	4298      	cmp	r0, r3
200011e6:	d120      	bne.n	2000122a <MSS_UART_set_rxstatus_handler+0x7a>
200011e8:	b1f9      	cbz	r1, 2000122a <MSS_UART_set_rxstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
200011ea:	6181      	str	r1, [r0, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200011ec:	8903      	ldrh	r3, [r0, #8]
200011ee:	b219      	sxth	r1, r3
200011f0:	ea4f 1151 	mov.w	r1, r1, lsr #5
200011f4:	f003 031f 	and.w	r3, r3, #31
200011f8:	f04f 0201 	mov.w	r2, #1
200011fc:	fa02 f403 	lsl.w	r4, r2, r3
20001200:	f24e 1300 	movw	r3, #57600	; 0xe100
20001204:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001208:	f101 0160 	add.w	r1, r1, #96	; 0x60
2000120c:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
20001210:	6841      	ldr	r1, [r0, #4]
20001212:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20001216:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001218:	b208      	sxth	r0, r1
2000121a:	ea4f 1050 	mov.w	r0, r0, lsr #5
2000121e:	f001 011f 	and.w	r1, r1, #31
20001222:	fa02 f201 	lsl.w	r2, r2, r1
20001226:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
2000122a:	bc10      	pop	{r4}
2000122c:	4770      	bx	lr
2000122e:	bf00      	nop

20001230 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
20001230:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001232:	f648 4308 	movw	r3, #35848	; 0x8c08
20001236:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000123a:	4298      	cmp	r0, r3
2000123c:	d006      	beq.n	2000124c <MSS_UART_set_tx_handler+0x1c>
2000123e:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001242:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001246:	4298      	cmp	r0, r3
20001248:	d000      	beq.n	2000124c <MSS_UART_set_tx_handler+0x1c>
2000124a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
2000124c:	b901      	cbnz	r1, 20001250 <MSS_UART_set_tx_handler+0x20>
2000124e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001250:	f648 4308 	movw	r3, #35848	; 0x8c08
20001254:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001258:	4298      	cmp	r0, r3
2000125a:	d005      	beq.n	20001268 <MSS_UART_set_tx_handler+0x38>
2000125c:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001260:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001264:	4298      	cmp	r0, r3
20001266:	d124      	bne.n	200012b2 <MSS_UART_set_tx_handler+0x82>
20001268:	b319      	cbz	r1, 200012b2 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
2000126a:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
2000126c:	f04f 0300 	mov.w	r3, #0
20001270:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
20001272:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20001274:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001276:	b219      	sxth	r1, r3
20001278:	ea4f 1151 	mov.w	r1, r1, lsr #5
2000127c:	f003 031f 	and.w	r3, r3, #31
20001280:	f04f 0201 	mov.w	r2, #1
20001284:	fa02 f403 	lsl.w	r4, r2, r3
20001288:	f24e 1300 	movw	r3, #57600	; 0xe100
2000128c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001290:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001294:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
20001298:	6841      	ldr	r1, [r0, #4]
2000129a:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000129e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200012a0:	b208      	sxth	r0, r1
200012a2:	ea4f 1050 	mov.w	r0, r0, lsr #5
200012a6:	f001 011f 	and.w	r1, r1, #31
200012aa:	fa02 f201 	lsl.w	r2, r2, r1
200012ae:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
200012b2:	bc10      	pop	{r4}
200012b4:	4770      	bx	lr
200012b6:	bf00      	nop

200012b8 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
200012b8:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200012ba:	f648 4308 	movw	r3, #35848	; 0x8c08
200012be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012c2:	4298      	cmp	r0, r3
200012c4:	d006      	beq.n	200012d4 <MSS_UART_set_modemstatus_handler+0x1c>
200012c6:	f648 33e0 	movw	r3, #35808	; 0x8be0
200012ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ce:	4298      	cmp	r0, r3
200012d0:	d000      	beq.n	200012d4 <MSS_UART_set_modemstatus_handler+0x1c>
200012d2:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200012d4:	b901      	cbnz	r1, 200012d8 <MSS_UART_set_modemstatus_handler+0x20>
200012d6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200012d8:	f648 4308 	movw	r3, #35848	; 0x8c08
200012dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012e0:	4298      	cmp	r0, r3
200012e2:	d005      	beq.n	200012f0 <MSS_UART_set_modemstatus_handler+0x38>
200012e4:	f648 33e0 	movw	r3, #35808	; 0x8be0
200012e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ec:	4298      	cmp	r0, r3
200012ee:	d120      	bne.n	20001332 <MSS_UART_set_modemstatus_handler+0x7a>
200012f0:	b1f9      	cbz	r1, 20001332 <MSS_UART_set_modemstatus_handler+0x7a>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
200012f2:	6241      	str	r1, [r0, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200012f4:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200012f6:	b219      	sxth	r1, r3
200012f8:	ea4f 1151 	mov.w	r1, r1, lsr #5
200012fc:	f003 031f 	and.w	r3, r3, #31
20001300:	f04f 0201 	mov.w	r2, #1
20001304:	fa02 f403 	lsl.w	r4, r2, r3
20001308:	f24e 1300 	movw	r3, #57600	; 0xe100
2000130c:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001310:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001314:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
20001318:	6841      	ldr	r1, [r0, #4]
2000131a:	f8c1 208c 	str.w	r2, [r1, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
2000131e:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001320:	b208      	sxth	r0, r1
20001322:	ea4f 1050 	mov.w	r0, r0, lsr #5
20001326:	f001 011f 	and.w	r1, r1, #31
2000132a:	fa02 f201 	lsl.w	r2, r2, r1
2000132e:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
20001332:	bc10      	pop	{r4}
20001334:	4770      	bx	lr
20001336:	bf00      	nop

20001338 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001338:	b410      	push	{r4}
2000133a:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000133c:	f648 4008 	movw	r0, #35848	; 0x8c08
20001340:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001344:	4283      	cmp	r3, r0
20001346:	d006      	beq.n	20001356 <MSS_UART_fill_tx_fifo+0x1e>
20001348:	f648 30e0 	movw	r0, #35808	; 0x8be0
2000134c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001350:	4283      	cmp	r3, r0
20001352:	d000      	beq.n	20001356 <MSS_UART_fill_tx_fifo+0x1e>
20001354:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
20001356:	b901      	cbnz	r1, 2000135a <MSS_UART_fill_tx_fifo+0x22>
20001358:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
2000135a:	b902      	cbnz	r2, 2000135e <MSS_UART_fill_tx_fifo+0x26>
2000135c:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
2000135e:	f648 4008 	movw	r0, #35848	; 0x8c08
20001362:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001366:	4283      	cmp	r3, r0
20001368:	d005      	beq.n	20001376 <MSS_UART_fill_tx_fifo+0x3e>
2000136a:	f648 30e0 	movw	r0, #35808	; 0x8be0
2000136e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001372:	4283      	cmp	r3, r0
20001374:	d126      	bne.n	200013c4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
20001376:	1e10      	subs	r0, r2, #0
20001378:	bf18      	it	ne
2000137a:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
2000137c:	2900      	cmp	r1, #0
2000137e:	bf0c      	ite	eq
20001380:	2400      	moveq	r4, #0
20001382:	f000 0401 	andne.w	r4, r0, #1
20001386:	b1ec      	cbz	r4, 200013c4 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
20001388:	681c      	ldr	r4, [r3, #0]
2000138a:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
2000138e:	7a9c      	ldrb	r4, [r3, #10]
20001390:	ea4c 0404 	orr.w	r4, ip, r4
20001394:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
20001396:	f01c 0f20 	tst.w	ip, #32
2000139a:	d013      	beq.n	200013c4 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
2000139c:	2a0f      	cmp	r2, #15
2000139e:	d904      	bls.n	200013aa <MSS_UART_fill_tx_fifo+0x72>
200013a0:	f04f 0410 	mov.w	r4, #16
200013a4:	f04f 0000 	mov.w	r0, #0
200013a8:	e002      	b.n	200013b0 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013aa:	b158      	cbz	r0, 200013c4 <MSS_UART_fill_tx_fifo+0x8c>
200013ac:	4614      	mov	r4, r2
200013ae:	e7f9      	b.n	200013a4 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
200013b0:	681a      	ldr	r2, [r3, #0]
200013b2:	f811 c000 	ldrb.w	ip, [r1, r0]
200013b6:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
200013ba:	f100 0001 	add.w	r0, r0, #1
200013be:	42a0      	cmp	r0, r4
200013c0:	d3f6      	bcc.n	200013b0 <MSS_UART_fill_tx_fifo+0x78>
200013c2:	e001      	b.n	200013c8 <MSS_UART_fill_tx_fifo+0x90>
200013c4:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
200013c8:	bc10      	pop	{r4}
200013ca:	4770      	bx	lr

200013cc <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
200013cc:	4602      	mov	r2, r0
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200013ce:	f648 4308 	movw	r3, #35848	; 0x8c08
200013d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d6:	4298      	cmp	r0, r3
200013d8:	d009      	beq.n	200013ee <MSS_UART_get_rx_status+0x22>
200013da:	f648 33e0 	movw	r3, #35808	; 0x8be0
200013de:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e2:	4298      	cmp	r0, r3
200013e4:	d003      	beq.n	200013ee <MSS_UART_get_rx_status+0x22>
200013e6:	be00      	bkpt	0x0000
200013e8:	f04f 00ff 	mov.w	r0, #255	; 0xff
200013ec:	4770      	bx	lr
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
200013ee:	6813      	ldr	r3, [r2, #0]
200013f0:	7d18      	ldrb	r0, [r3, #20]
        status = (this_uart->status & STATUS_ERROR_MASK );
200013f2:	7a93      	ldrb	r3, [r2, #10]
200013f4:	ea40 0003 	orr.w	r0, r0, r3
200013f8:	f000 009e 	and.w	r0, r0, #158	; 0x9e
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
200013fc:	f04f 0300 	mov.w	r3, #0
20001400:	7293      	strb	r3, [r2, #10]
    }
    return status;
}
20001402:	4770      	bx	lr

20001404 <MSS_UART_get_modem_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_INVALID_PARAM;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001404:	f648 4308 	movw	r3, #35848	; 0x8c08
20001408:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000140c:	4298      	cmp	r0, r3
2000140e:	d009      	beq.n	20001424 <MSS_UART_get_modem_status+0x20>
20001410:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001414:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001418:	4298      	cmp	r0, r3
2000141a:	d003      	beq.n	20001424 <MSS_UART_get_modem_status+0x20>
2000141c:	be00      	bkpt	0x0000
2000141e:	f04f 00ff 	mov.w	r0, #255	; 0xff
20001422:	4770      	bx	lr
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
20001424:	6803      	ldr	r3, [r0, #0]
20001426:	7e18      	ldrb	r0, [r3, #24]
    }
    return status;
}
20001428:	4770      	bx	lr
2000142a:	bf00      	nop

2000142c <MSS_UART_get_tx_status>:
    mss_uart_instance_t * this_uart
)
{
    uint8_t status = MSS_UART_TX_BUSY;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000142c:	f648 4308 	movw	r3, #35848	; 0x8c08
20001430:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001434:	4298      	cmp	r0, r3
20001436:	d009      	beq.n	2000144c <MSS_UART_get_tx_status+0x20>
20001438:	f648 33e0 	movw	r3, #35808	; 0x8be0
2000143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001440:	4298      	cmp	r0, r3
20001442:	d003      	beq.n	2000144c <MSS_UART_get_tx_status+0x20>
20001444:	be00      	bkpt	0x0000
20001446:	f04f 0000 	mov.w	r0, #0
2000144a:	4770      	bx	lr

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
2000144c:	6803      	ldr	r3, [r0, #0]
2000144e:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
20001450:	7a82      	ldrb	r2, [r0, #10]
20001452:	ea43 0202 	orr.w	r2, r3, r2
20001456:	7282      	strb	r2, [r0, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
20001458:	f003 0060 	and.w	r0, r3, #96	; 0x60
    }
    return status;
}
2000145c:	4770      	bx	lr
2000145e:	bf00      	nop

20001460 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001460:	b570      	push	{r4, r5, r6, lr}
20001462:	4604      	mov	r4, r0
20001464:	460d      	mov	r5, r1
20001466:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001468:	f648 4308 	movw	r3, #35848	; 0x8c08
2000146c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001470:	4298      	cmp	r0, r3
20001472:	d006      	beq.n	20001482 <MSS_UART_init+0x22>
20001474:	f648 33e0 	movw	r3, #35808	; 0x8be0
20001478:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000147c:	4298      	cmp	r0, r3
2000147e:	d000      	beq.n	20001482 <MSS_UART_init+0x22>
20001480:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001482:	b905      	cbnz	r5, 20001486 <MSS_UART_init+0x26>
20001484:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001486:	f000 fce5 	bl	20001e54 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
2000148a:	f648 4308 	movw	r3, #35848	; 0x8c08
2000148e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001492:	429c      	cmp	r4, r3
20001494:	d126      	bne.n	200014e4 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
20001496:	f648 4308 	movw	r3, #35848	; 0x8c08
2000149a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000149e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200014a2:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200014a4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200014a8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200014aa:	f04f 020a 	mov.w	r2, #10
200014ae:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200014b0:	f248 635c 	movw	r3, #34396	; 0x865c
200014b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200014b8:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200014ba:	f242 0300 	movw	r3, #8192	; 0x2000
200014be:	f2ce 0304 	movt	r3, #57348	; 0xe004
200014c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200014c8:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200014ca:	f24e 1200 	movw	r2, #57600	; 0xe100
200014ce:	f2ce 0200 	movt	r2, #57344	; 0xe000
200014d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
200014d6:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
200014da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200014dc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
200014e0:	631a      	str	r2, [r3, #48]	; 0x30
200014e2:	e025      	b.n	20001530 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
200014e4:	f240 0300 	movw	r3, #0
200014e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200014ec:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
200014ee:	f240 0300 	movw	r3, #0
200014f2:	f2c4 2320 	movt	r3, #16928	; 0x4220
200014f6:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
200014f8:	f04f 030b 	mov.w	r3, #11
200014fc:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
200014fe:	f248 6360 	movw	r3, #34400	; 0x8660
20001502:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001506:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001508:	f242 0300 	movw	r3, #8192	; 0x2000
2000150c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001510:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001512:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001516:	631a      	str	r2, [r3, #48]	; 0x30
20001518:	f24e 1200 	movw	r2, #57600	; 0xe100
2000151c:	f2ce 0200 	movt	r2, #57344	; 0xe000
20001520:	f44f 6100 	mov.w	r1, #2048	; 0x800
20001524:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001528:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2000152a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000152e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001530:	6823      	ldr	r3, [r4, #0]
20001532:	f04f 0200 	mov.w	r2, #0
20001536:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001538:	b915      	cbnz	r5, 20001540 <MSS_UART_init+0xe0>
2000153a:	f04f 0501 	mov.w	r5, #1
2000153e:	e00f      	b.n	20001560 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001540:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
20001544:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001548:	ea4f 1515 	mov.w	r5, r5, lsr #4
2000154c:	bf18      	it	ne
2000154e:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001550:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
20001554:	bf38      	it	cc
20001556:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001558:	d302      	bcc.n	20001560 <MSS_UART_init+0x100>
2000155a:	be00      	bkpt	0x0000
2000155c:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001560:	6863      	ldr	r3, [r4, #4]
20001562:	f04f 0201 	mov.w	r2, #1
20001566:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
2000156a:	6823      	ldr	r3, [r4, #0]
2000156c:	ea4f 2215 	mov.w	r2, r5, lsr #8
20001570:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001572:	6823      	ldr	r3, [r4, #0]
20001574:	b2ed      	uxtb	r5, r5
20001576:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001578:	6862      	ldr	r2, [r4, #4]
2000157a:	f04f 0300 	mov.w	r3, #0
2000157e:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001582:	6822      	ldr	r2, [r4, #0]
20001584:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001586:	6822      	ldr	r2, [r4, #0]
20001588:	f04f 010e 	mov.w	r1, #14
2000158c:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
2000158e:	6862      	ldr	r2, [r4, #4]
20001590:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001594:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001596:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
20001598:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
2000159a:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
2000159c:	f640 72cd 	movw	r2, #4045	; 0xfcd
200015a0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200015a4:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
200015a6:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
200015a8:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
200015aa:	72a3      	strb	r3, [r4, #10]
}
200015ac:	bd70      	pop	{r4, r5, r6, pc}
200015ae:	bf00      	nop

200015b0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
200015b0:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
200015b2:	f242 0300 	movw	r3, #8192	; 0x2000
200015b6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200015ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
200015bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
200015c0:	631a      	str	r2, [r3, #48]	; 0x30
200015c2:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
200015c6:	f248 20cc 	movw	r0, #33484	; 0x82cc
200015ca:	f2c2 0000 	movt	r0, #8192	; 0x2000
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200015ce:	f04f 0c01 	mov.w	ip, #1
200015d2:	f24e 1400 	movw	r4, #57600	; 0xe100
200015d6:	f2ce 0400 	movt	r4, #57344	; 0xe000
200015da:	5ac2      	ldrh	r2, [r0, r3]
200015dc:	b211      	sxth	r1, r2
200015de:	ea4f 1151 	mov.w	r1, r1, lsr #5
200015e2:	f002 021f 	and.w	r2, r2, #31
200015e6:	fa0c f202 	lsl.w	r2, ip, r2
200015ea:	f101 0160 	add.w	r1, r1, #96	; 0x60
200015ee:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
200015f2:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
200015f6:	2b40      	cmp	r3, #64	; 0x40
200015f8:	d1ef      	bne.n	200015da <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
200015fa:	f242 0300 	movw	r3, #8192	; 0x2000
200015fe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001602:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20001604:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20001608:	631a      	str	r2, [r3, #48]	; 0x30
}
2000160a:	bc10      	pop	{r4}
2000160c:	4770      	bx	lr
2000160e:	bf00      	nop

20001610 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001610:	281f      	cmp	r0, #31
20001612:	d901      	bls.n	20001618 <MSS_GPIO_config+0x8>
20001614:	be00      	bkpt	0x0000
20001616:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
20001618:	f248 23cc 	movw	r3, #33484	; 0x82cc
2000161c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001620:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001624:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001626:	6019      	str	r1, [r3, #0]
20001628:	4770      	bx	lr
2000162a:	bf00      	nop

2000162c <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
2000162c:	281f      	cmp	r0, #31
2000162e:	d901      	bls.n	20001634 <MSS_GPIO_set_output+0x8>
20001630:	be00      	bkpt	0x0000
20001632:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20001634:	f240 0300 	movw	r3, #0
20001638:	f2c4 2326 	movt	r3, #16934	; 0x4226
2000163c:	f500 6088 	add.w	r0, r0, #1088	; 0x440
20001640:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
20001644:	4770      	bx	lr
20001646:	bf00      	nop

20001648 <MSS_GPIO_drive_inout>:
{
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001648:	281f      	cmp	r0, #31
2000164a:	d901      	bls.n	20001650 <MSS_GPIO_drive_inout+0x8>
2000164c:	be00      	bkpt	0x0000
2000164e:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        switch( inout_state )
20001650:	2901      	cmp	r1, #1
20001652:	d003      	beq.n	2000165c <MSS_GPIO_drive_inout+0x14>
20001654:	b1e1      	cbz	r1, 20001690 <MSS_GPIO_drive_inout+0x48>
20001656:	2902      	cmp	r1, #2
20001658:	d140      	bne.n	200016dc <MSS_GPIO_drive_inout+0x94>
2000165a:	e033      	b.n	200016c4 <MSS_GPIO_drive_inout+0x7c>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
2000165c:	f243 0300 	movw	r3, #12288	; 0x3000
20001660:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001664:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state |= (uint32_t)1 << gpio_idx;
20001668:	f04f 0201 	mov.w	r2, #1
2000166c:	fa02 f200 	lsl.w	r2, r2, r0
20001670:	ea42 0201 	orr.w	r2, r2, r1
            GPIO->GPIO_OUT = outputs_state;
20001674:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
20001678:	f248 23cc 	movw	r3, #33484	; 0x82cc
2000167c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001680:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001684:	6c03      	ldr	r3, [r0, #64]	; 0x40
20001686:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
20001688:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
2000168c:	601a      	str	r2, [r3, #0]
            break;
2000168e:	4770      	bx	lr
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
20001690:	f243 0300 	movw	r3, #12288	; 0x3000
20001694:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001698:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
2000169c:	f04f 0201 	mov.w	r2, #1
200016a0:	fa02 f200 	lsl.w	r2, r2, r0
200016a4:	ea21 0202 	bic.w	r2, r1, r2
            GPIO->GPIO_OUT = outputs_state;
200016a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
200016ac:	f248 23cc 	movw	r3, #33484	; 0x82cc
200016b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200016b8:	6c03      	ldr	r3, [r0, #64]	; 0x40
200016ba:	681a      	ldr	r2, [r3, #0]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
200016bc:	f042 0204 	orr.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
200016c0:	601a      	str	r2, [r3, #0]
            break;
200016c2:	4770      	bx	lr
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
200016c4:	f248 23cc 	movw	r3, #33484	; 0x82cc
200016c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
200016d0:	6c03      	ldr	r3, [r0, #64]	; 0x40
200016d2:	681a      	ldr	r2, [r3, #0]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
200016d4:	f022 0204 	bic.w	r2, r2, #4
            *(g_config_reg_lut[gpio_idx]) = config;
200016d8:	601a      	str	r2, [r3, #0]
            break;
200016da:	4770      	bx	lr
            
        default:
            ASSERT(0);
200016dc:	be00      	bkpt	0x0000
200016de:	4770      	bx	lr

200016e0 <MSS_GPIO_enable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200016e0:	281f      	cmp	r0, #31
200016e2:	d901      	bls.n	200016e8 <MSS_GPIO_enable_irq+0x8>
200016e4:	be00      	bkpt	0x0000
200016e6:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
200016e8:	f248 23cc 	movw	r3, #33484	; 0x82cc
200016ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200016f0:	eb03 0280 	add.w	r2, r3, r0, lsl #2
200016f4:	6c12      	ldr	r2, [r2, #64]	; 0x40
200016f6:	6811      	ldr	r1, [r2, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
200016f8:	f041 0108 	orr.w	r1, r1, #8
200016fc:	6011      	str	r1, [r2, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
200016fe:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001702:	b21a      	sxth	r2, r3
20001704:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001708:	f003 031f 	and.w	r3, r3, #31
2000170c:	f04f 0101 	mov.w	r1, #1
20001710:	fa01 f103 	lsl.w	r1, r1, r3
20001714:	f24e 1300 	movw	r3, #57600	; 0xe100
20001718:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000171c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20001720:	4770      	bx	lr
20001722:	bf00      	nop

20001724 <MSS_GPIO_disable_irq>:
)
{
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001724:	281f      	cmp	r0, #31
20001726:	d901      	bls.n	2000172c <MSS_GPIO_disable_irq+0x8>
20001728:	be00      	bkpt	0x0000
2000172a:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
2000172c:	f248 23cc 	movw	r3, #33484	; 0x82cc
20001730:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001734:	eb03 0080 	add.w	r0, r3, r0, lsl #2
20001738:	6c03      	ldr	r3, [r0, #64]	; 0x40
2000173a:	681a      	ldr	r2, [r3, #0]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
2000173c:	f022 0208 	bic.w	r2, r2, #8
20001740:	601a      	str	r2, [r3, #0]
20001742:	4770      	bx	lr

20001744 <MSS_GPIO_clear_irq>:
    mss_gpio_id_t port_id
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20001744:	281f      	cmp	r0, #31
20001746:	d901      	bls.n	2000174c <MSS_GPIO_clear_irq+0x8>
20001748:	be00      	bkpt	0x0000
2000174a:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
2000174c:	f04f 0201 	mov.w	r2, #1
20001750:	fa02 f100 	lsl.w	r1, r2, r0
20001754:	f243 0300 	movw	r3, #12288	; 0x3000
20001758:	f2c4 0301 	movt	r3, #16385	; 0x4001
2000175c:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
20001760:	f248 23cc 	movw	r3, #33484	; 0x82cc
20001764:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001768:	f833 3010 	ldrh.w	r3, [r3, r0, lsl #1]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000176c:	b219      	sxth	r1, r3
2000176e:	ea4f 1151 	mov.w	r1, r1, lsr #5
20001772:	f003 031f 	and.w	r3, r3, #31
20001776:	fa02 f203 	lsl.w	r2, r2, r3
2000177a:	f24e 1300 	movw	r3, #57600	; 0xe100
2000177e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001782:	f101 0160 	add.w	r1, r1, #96	; 0x60
20001786:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
2000178a:	4770      	bx	lr

2000178c <UART_get_rx_status>:
uint8_t
UART_get_rx_status
(
    UART_instance_t * this_uart
)
{
2000178c:	b510      	push	{r4, lr}
2000178e:	b08a      	sub	sp, #40	; 0x28
	uint8_t status = UART_APB_INVALID_PARAM;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
20001790:	4603      	mov	r3, r0
20001792:	b9d8      	cbnz	r0, 200017cc <UART_get_rx_status+0x40>
20001794:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001798:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000179c:	466c      	mov	r4, sp
2000179e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200017a4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200017aa:	e89c 0003 	ldmia.w	ip, {r0, r1}
200017ae:	f844 0b04 	str.w	r0, [r4], #4
200017b2:	f824 1b02 	strh.w	r1, [r4], #2
200017b6:	ea4f 4111 	mov.w	r1, r1, lsr #16
200017ba:	7021      	strb	r1, [r4, #0]
200017bc:	4668      	mov	r0, sp
200017be:	f44f 718a 	mov.w	r1, #276	; 0x114
200017c2:	f7ff f9bd 	bl	20000b40 <HAL_assert_fail>
200017c6:	f04f 00ff 	mov.w	r0, #255	; 0xff
200017ca:	e005      	b.n	200017d8 <UART_get_rx_status+0x4c>
     * Bit 1 - Overflow error status
     * Bit 2 - Frame error status
     */
    if( this_uart != NULL_INSTANCE )
    {
        status = ( ( this_uart->status & STATUS_ERROR_MASK ) >> 
200017cc:	7900      	ldrb	r0, [r0, #4]
200017ce:	f3c0 0082 	ubfx	r0, r0, #2, #3
                                          STATUS_ERROR_OFFSET );
        /*
         * Clear the sticky status for this instance.
         */
        this_uart->status = (uint8_t)0;
200017d2:	f04f 0200 	mov.w	r2, #0
200017d6:	711a      	strb	r2, [r3, #4]
    }
    return status;
}
200017d8:	b00a      	add	sp, #40	; 0x28
200017da:	bd10      	pop	{r4, pc}

200017dc <UART_get_rx>:
(
    UART_instance_t * this_uart,
    uint8_t * rx_buffer,
    size_t buff_size
)
{
200017dc:	b5f0      	push	{r4, r5, r6, r7, lr}
200017de:	b08b      	sub	sp, #44	; 0x2c
200017e0:	460e      	mov	r6, r1
200017e2:	4617      	mov	r7, r2
    uint8_t new_status;
    uint8_t rx_full;
	size_t rx_idx = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
200017e4:	4604      	mov	r4, r0
200017e6:	b9c0      	cbnz	r0, 2000181a <UART_get_rx+0x3e>
200017e8:	f248 3c8c 	movw	ip, #33676	; 0x838c
200017ec:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200017f0:	466d      	mov	r5, sp
200017f2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
200017f8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200017fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
200017fe:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001802:	f845 0b04 	str.w	r0, [r5], #4
20001806:	f825 1b02 	strh.w	r1, [r5], #2
2000180a:	ea4f 4111 	mov.w	r1, r1, lsr #16
2000180e:	7029      	strb	r1, [r5, #0]
20001810:	4668      	mov	r0, sp
20001812:	f04f 01cc 	mov.w	r1, #204	; 0xcc
20001816:	f7ff f993 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( rx_buffer != NULL_BUFFER )
2000181a:	b9c6      	cbnz	r6, 2000184e <UART_get_rx+0x72>
2000181c:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001820:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001824:	466d      	mov	r5, sp
20001826:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000182a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
2000182c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001830:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001832:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001836:	f845 0b04 	str.w	r0, [r5], #4
2000183a:	f825 1b02 	strh.w	r1, [r5], #2
2000183e:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001842:	7029      	strb	r1, [r5, #0]
20001844:	4668      	mov	r0, sp
20001846:	f04f 01cd 	mov.w	r1, #205	; 0xcd
2000184a:	f7ff f979 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( buff_size > 0 )
2000184e:	b9c7      	cbnz	r7, 20001882 <UART_get_rx+0xa6>
20001850:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001854:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001858:	466d      	mov	r5, sp
2000185a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000185e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001860:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001864:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001866:	e89c 0003 	ldmia.w	ip, {r0, r1}
2000186a:	f845 0b04 	str.w	r0, [r5], #4
2000186e:	f825 1b02 	strh.w	r1, [r5], #2
20001872:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001876:	7029      	strb	r1, [r5, #0]
20001878:	4668      	mov	r0, sp
2000187a:	f04f 01ce 	mov.w	r1, #206	; 0xce
2000187e:	f7ff f95f 	bl	20000b40 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
20001882:	1e33      	subs	r3, r6, #0
20001884:	bf18      	it	ne
20001886:	2301      	movne	r3, #1
20001888:	2c00      	cmp	r4, #0
2000188a:	bf0c      	ite	eq
2000188c:	2300      	moveq	r3, #0
2000188e:	f003 0301 	andne.w	r3, r3, #1
20001892:	b353      	cbz	r3, 200018ea <UART_get_rx+0x10e>
20001894:	b34f      	cbz	r7, 200018ea <UART_get_rx+0x10e>
        (rx_buffer != NULL_BUFFER)   &&
        (buff_size > 0u) )
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
20001896:	6820      	ldr	r0, [r4, #0]
20001898:	f100 0010 	add.w	r0, r0, #16
2000189c:	f7ff f98e 	bl	20000bbc <HW_get_8bit_reg>
        this_uart->status |= new_status;
200018a0:	7923      	ldrb	r3, [r4, #4]
200018a2:	ea40 0303 	orr.w	r3, r0, r3
200018a6:	7123      	strb	r3, [r4, #4]
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
200018a8:	f000 0002 	and.w	r0, r0, #2
200018ac:	b2c0      	uxtb	r0, r0
200018ae:	b1e0      	cbz	r0, 200018ea <UART_get_rx+0x10e>
200018b0:	f04f 0500 	mov.w	r5, #0
        {
            rx_buffer[rx_idx] = HAL_get_8bit_reg( this_uart->base_address,
200018b4:	6820      	ldr	r0, [r4, #0]
200018b6:	f100 0004 	add.w	r0, r0, #4
200018ba:	f7ff f97f 	bl	20000bbc <HW_get_8bit_reg>
200018be:	5570      	strb	r0, [r6, r5]
            		                              RXDATA );
            rx_idx++;
200018c0:	f105 0501 	add.w	r5, r5, #1
            new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
200018c4:	6820      	ldr	r0, [r4, #0]
200018c6:	f100 0010 	add.w	r0, r0, #16
200018ca:	f7ff f977 	bl	20000bbc <HW_get_8bit_reg>
            this_uart->status |= new_status;
200018ce:	7923      	ldrb	r3, [r4, #4]
200018d0:	ea40 0303 	orr.w	r3, r0, r3
200018d4:	7123      	strb	r3, [r4, #4]
    {
        rx_idx = 0u;
        new_status = HAL_get_8bit_reg( this_uart->base_address, STATUS );
        this_uart->status |= new_status;
        rx_full = new_status & STATUS_RXFULL_MASK;
        while ( ( rx_full ) && ( rx_idx < buff_size ) )
200018d6:	f3c0 0040 	ubfx	r0, r0, #1, #1
200018da:	42af      	cmp	r7, r5
200018dc:	bf94      	ite	ls
200018de:	2000      	movls	r0, #0
200018e0:	f000 0001 	andhi.w	r0, r0, #1
200018e4:	2800      	cmp	r0, #0
200018e6:	d1e5      	bne.n	200018b4 <UART_get_rx+0xd8>
200018e8:	e001      	b.n	200018ee <UART_get_rx+0x112>
200018ea:	f04f 0500 	mov.w	r5, #0
            this_uart->status |= new_status;
            rx_full = new_status & STATUS_RXFULL_MASK;
        }
    }
    return rx_idx;
}
200018ee:	4628      	mov	r0, r5
200018f0:	b00b      	add	sp, #44	; 0x2c
200018f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

200018f4 <UART_polled_tx_string>:
UART_polled_tx_string
( 
	UART_instance_t * this_uart, 
	const uint8_t * p_sz_string
)
{
200018f4:	b570      	push	{r4, r5, r6, lr}
200018f6:	b08a      	sub	sp, #40	; 0x28
200018f8:	460e      	mov	r6, r1
	uint32_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
200018fa:	4604      	mov	r4, r0
200018fc:	b9c0      	cbnz	r0, 20001930 <UART_polled_tx_string+0x3c>
200018fe:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001902:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001906:	466d      	mov	r5, sp
20001908:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
2000190c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
2000190e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001912:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001914:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001918:	f845 0b04 	str.w	r0, [r5], #4
2000191c:	f825 1b02 	strh.w	r1, [r5], #2
20001920:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001924:	7029      	strb	r1, [r5, #0]
20001926:	4668      	mov	r0, sp
20001928:	f04f 01f3 	mov.w	r1, #243	; 0xf3
2000192c:	f7ff f908 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
20001930:	b9ce      	cbnz	r6, 20001966 <UART_polled_tx_string+0x72>
20001932:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001936:	f2c2 0c00 	movt	ip, #8192	; 0x2000
2000193a:	466c      	mov	r4, sp
2000193c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001940:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001942:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001946:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001948:	e89c 0003 	ldmia.w	ip, {r0, r1}
2000194c:	f844 0b04 	str.w	r0, [r4], #4
20001950:	f824 1b02 	strh.w	r1, [r4], #2
20001954:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001958:	7021      	strb	r1, [r4, #0]
2000195a:	4668      	mov	r0, sp
2000195c:	f04f 01f4 	mov.w	r1, #244	; 0xf4
20001960:	f7ff f8ee 	bl	20000b40 <HAL_assert_fail>
20001964:	e015      	b.n	20001992 <UART_polled_tx_string+0x9e>
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
20001966:	b1a4      	cbz	r4, 20001992 <UART_polled_tx_string+0x9e>
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
20001968:	7833      	ldrb	r3, [r6, #0]
2000196a:	b193      	cbz	r3, 20001992 <UART_polled_tx_string+0x9e>
2000196c:	f106 0501 	add.w	r5, r6, #1
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001970:	6820      	ldr	r0, [r4, #0]
20001972:	f100 0010 	add.w	r0, r0, #16
20001976:	f7ff f921 	bl	20000bbc <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
2000197a:	f010 0f01 	tst.w	r0, #1
2000197e:	d0f7      	beq.n	20001970 <UART_polled_tx_string+0x7c>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20001980:	6820      	ldr	r0, [r4, #0]
20001982:	7831      	ldrb	r1, [r6, #0]
20001984:	f7ff f918 	bl	20000bb8 <HW_set_8bit_reg>
20001988:	462e      	mov	r6, r5
	HAL_ASSERT( p_sz_string != NULL_BUFFER )
    
    if( ( this_uart != NULL_INSTANCE ) && ( p_sz_string != NULL_BUFFER ) )
    {
        char_idx = 0U;
        while( 0U != p_sz_string[char_idx] )
2000198a:	f815 3b01 	ldrb.w	r3, [r5], #1
2000198e:	2b00      	cmp	r3, #0
20001990:	d1ee      	bne.n	20001970 <UART_polled_tx_string+0x7c>
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)p_sz_string[char_idx] );
            char_idx++;
        }
    }
}
20001992:	b00a      	add	sp, #40	; 0x28
20001994:	bd70      	pop	{r4, r5, r6, pc}
20001996:	bf00      	nop

20001998 <UART_fill_tx_fifo>:
(
	UART_instance_t * this_uart,
	const uint8_t * tx_buffer,
	size_t tx_size
)
{
20001998:	b5f0      	push	{r4, r5, r6, r7, lr}
2000199a:	b08b      	sub	sp, #44	; 0x2c
2000199c:	460e      	mov	r6, r1
2000199e:	4617      	mov	r7, r2
    uint8_t tx_ready;
    size_t size_sent = 0u;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
200019a0:	4605      	mov	r5, r0
200019a2:	b9c0      	cbnz	r0, 200019d6 <UART_fill_tx_fifo+0x3e>
200019a4:	f248 3c8c 	movw	ip, #33676	; 0x838c
200019a8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200019ac:	466c      	mov	r4, sp
200019ae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019ba:	e89c 0003 	ldmia.w	ip, {r0, r1}
200019be:	f844 0b04 	str.w	r0, [r4], #4
200019c2:	f824 1b02 	strh.w	r1, [r4], #2
200019c6:	ea4f 4111 	mov.w	r1, r1, lsr #16
200019ca:	7021      	strb	r1, [r4, #0]
200019cc:	4668      	mov	r0, sp
200019ce:	f04f 01a2 	mov.w	r1, #162	; 0xa2
200019d2:	f7ff f8b5 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
200019d6:	b9c6      	cbnz	r6, 20001a0a <UART_fill_tx_fifo+0x72>
200019d8:	f248 3c8c 	movw	ip, #33676	; 0x838c
200019dc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200019e0:	466c      	mov	r4, sp
200019e2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019e8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
200019ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
200019ee:	e89c 0003 	ldmia.w	ip, {r0, r1}
200019f2:	f844 0b04 	str.w	r0, [r4], #4
200019f6:	f824 1b02 	strh.w	r1, [r4], #2
200019fa:	ea4f 4111 	mov.w	r1, r1, lsr #16
200019fe:	7021      	strb	r1, [r4, #0]
20001a00:	4668      	mov	r0, sp
20001a02:	f04f 01a3 	mov.w	r1, #163	; 0xa3
20001a06:	f7ff f89b 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
20001a0a:	b9c7      	cbnz	r7, 20001a3e <UART_fill_tx_fifo+0xa6>
20001a0c:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001a10:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001a14:	466c      	mov	r4, sp
20001a16:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001a20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
20001a22:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001a26:	f844 0b04 	str.w	r0, [r4], #4
20001a2a:	f824 1b02 	strh.w	r1, [r4], #2
20001a2e:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001a32:	7021      	strb	r1, [r4, #0]
20001a34:	4668      	mov	r0, sp
20001a36:	f04f 01a4 	mov.w	r1, #164	; 0xa4
20001a3a:	f7ff f881 	bl	20000b40 <HAL_assert_fail>
      
    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input 
     * buffer has been written. */
    if( (this_uart != NULL_INSTANCE) &&
20001a3e:	1e33      	subs	r3, r6, #0
20001a40:	bf18      	it	ne
20001a42:	2301      	movne	r3, #1
20001a44:	2d00      	cmp	r5, #0
20001a46:	bf0c      	ite	eq
20001a48:	2300      	moveq	r3, #0
20001a4a:	f003 0301 	andne.w	r3, r3, #1
20001a4e:	b1eb      	cbz	r3, 20001a8c <UART_fill_tx_fifo+0xf4>
20001a50:	b1e7      	cbz	r7, 20001a8c <UART_fill_tx_fifo+0xf4>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > 0u) )
    {
        tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001a52:	6828      	ldr	r0, [r5, #0]
20001a54:	f100 0010 	add.w	r0, r0, #16
20001a58:	f7ff f8b0 	bl	20000bbc <HW_get_8bit_reg>
        		                                      STATUS_TXRDY_MASK;
        if ( tx_ready )
20001a5c:	f010 0f01 	tst.w	r0, #1
20001a60:	d014      	beq.n	20001a8c <UART_fill_tx_fifo+0xf4>
20001a62:	f04f 0400 	mov.w	r4, #0
        {
            do {
                HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20001a66:	6828      	ldr	r0, [r5, #0]
20001a68:	5d31      	ldrb	r1, [r6, r4]
20001a6a:	f7ff f8a5 	bl	20000bb8 <HW_set_8bit_reg>
                		          (uint_fast8_t)tx_buffer[size_sent] );
                size_sent++;
20001a6e:	f104 0401 	add.w	r4, r4, #1
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001a72:	6828      	ldr	r0, [r5, #0]
20001a74:	f100 0010 	add.w	r0, r0, #16
20001a78:	f7ff f8a0 	bl	20000bbc <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( (tx_ready) && ( size_sent < tx_size ) );
20001a7c:	42bc      	cmp	r4, r7
20001a7e:	bf2c      	ite	cs
20001a80:	2000      	movcs	r0, #0
20001a82:	f000 0001 	andcc.w	r0, r0, #1
20001a86:	2800      	cmp	r0, #0
20001a88:	d1ed      	bne.n	20001a66 <UART_fill_tx_fifo+0xce>
20001a8a:	e001      	b.n	20001a90 <UART_fill_tx_fifo+0xf8>
20001a8c:	f04f 0400 	mov.w	r4, #0
        }
    }    
    return size_sent;
}
20001a90:	4620      	mov	r0, r4
20001a92:	b00b      	add	sp, #44	; 0x2c
20001a94:	bdf0      	pop	{r4, r5, r6, r7, pc}
20001a96:	bf00      	nop

20001a98 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20001a98:	b5f0      	push	{r4, r5, r6, r7, lr}
20001a9a:	b08b      	sub	sp, #44	; 0x2c
20001a9c:	460e      	mov	r6, r1
20001a9e:	4617      	mov	r7, r2
	size_t char_idx;
    uint8_t tx_ready;

	HAL_ASSERT( this_uart != NULL_INSTANCE )
20001aa0:	4604      	mov	r4, r0
20001aa2:	b9c0      	cbnz	r0, 20001ad6 <UART_send+0x3e>
20001aa4:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001aa8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001aac:	466d      	mov	r5, sp
20001aae:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ab2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001ab4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ab8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001aba:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001abe:	f845 0b04 	str.w	r0, [r5], #4
20001ac2:	f825 1b02 	strh.w	r1, [r5], #2
20001ac6:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001aca:	7029      	strb	r1, [r5, #0]
20001acc:	4668      	mov	r0, sp
20001ace:	f04f 017d 	mov.w	r1, #125	; 0x7d
20001ad2:	f7ff f835 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( tx_buffer != NULL_BUFFER )
20001ad6:	b9c6      	cbnz	r6, 20001b0a <UART_send+0x72>
20001ad8:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001adc:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001ae0:	466d      	mov	r5, sp
20001ae2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ae6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001ae8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001aec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001aee:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001af2:	f845 0b04 	str.w	r0, [r5], #4
20001af6:	f825 1b02 	strh.w	r1, [r5], #2
20001afa:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001afe:	7029      	strb	r1, [r5, #0]
20001b00:	4668      	mov	r0, sp
20001b02:	f04f 017e 	mov.w	r1, #126	; 0x7e
20001b06:	f7ff f81b 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( tx_size > 0 )
20001b0a:	b9c7      	cbnz	r7, 20001b3e <UART_send+0xa6>
20001b0c:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001b10:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001b14:	466d      	mov	r5, sp
20001b16:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b1a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b1c:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001b20:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001b22:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001b26:	f845 0b04 	str.w	r0, [r5], #4
20001b2a:	f825 1b02 	strh.w	r1, [r5], #2
20001b2e:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001b32:	7029      	strb	r1, [r5, #0]
20001b34:	4668      	mov	r0, sp
20001b36:	f04f 017f 	mov.w	r1, #127	; 0x7f
20001b3a:	f7ff f801 	bl	20000b40 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
20001b3e:	1e33      	subs	r3, r6, #0
20001b40:	bf18      	it	ne
20001b42:	2301      	movne	r3, #1
20001b44:	2c00      	cmp	r4, #0
20001b46:	bf0c      	ite	eq
20001b48:	2300      	moveq	r3, #0
20001b4a:	f003 0301 	andne.w	r3, r3, #1
20001b4e:	b193      	cbz	r3, 20001b76 <UART_send+0xde>
20001b50:	b18f      	cbz	r7, 20001b76 <UART_send+0xde>
20001b52:	f04f 0500 	mov.w	r5, #0
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001b56:	6820      	ldr	r0, [r4, #0]
20001b58:	f100 0010 	add.w	r0, r0, #16
20001b5c:	f7ff f82e 	bl	20000bbc <HW_get_8bit_reg>
                		                                      STATUS_TXRDY_MASK;
            } while ( !tx_ready );
20001b60:	f010 0f01 	tst.w	r0, #1
20001b64:	d0f7      	beq.n	20001b56 <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
20001b66:	6820      	ldr	r0, [r4, #0]
20001b68:	5d71      	ldrb	r1, [r6, r5]
20001b6a:	f7ff f825 	bl	20000bb8 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
20001b6e:	f105 0501 	add.w	r5, r5, #1
20001b72:	42af      	cmp	r7, r5
20001b74:	d8ef      	bhi.n	20001b56 <UART_send+0xbe>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
            		          (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
20001b76:	b00b      	add	sp, #44	; 0x2c
20001b78:	bdf0      	pop	{r4, r5, r6, r7, pc}
20001b7a:	bf00      	nop

20001b7c <UART_init>:
	UART_instance_t * this_uart,
	addr_t base_addr,
	uint16_t baud_value,
	uint8_t line_config
)
{
20001b7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20001b80:	b08a      	sub	sp, #40	; 0x28
20001b82:	460f      	mov	r7, r1
20001b84:	4616      	mov	r6, r2
20001b86:	461d      	mov	r5, r3
    uint8_t rx_full;
    
	HAL_ASSERT( this_uart != NULL_INSTANCE )
20001b88:	4604      	mov	r4, r0
20001b8a:	b9d8      	cbnz	r0, 20001bc4 <UART_init+0x48>
20001b8c:	f248 3e8c 	movw	lr, #33676	; 0x838c
20001b90:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001b94:	46ec      	mov	ip, sp
20001b96:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001b9a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001b9e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001ba2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001ba6:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001baa:	f84c 0b04 	str.w	r0, [ip], #4
20001bae:	f82c 1b02 	strh.w	r1, [ip], #2
20001bb2:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001bb6:	f88c 1000 	strb.w	r1, [ip]
20001bba:	4668      	mov	r0, sp
20001bbc:	f04f 0130 	mov.w	r1, #48	; 0x30
20001bc0:	f7fe ffbe 	bl	20000b40 <HAL_assert_fail>
	HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
20001bc4:	2d07      	cmp	r5, #7
20001bc6:	d91b      	bls.n	20001c00 <UART_init+0x84>
20001bc8:	f248 3e8c 	movw	lr, #33676	; 0x838c
20001bcc:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001bd0:	46ec      	mov	ip, sp
20001bd2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001bd6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001bda:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001bde:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001be2:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001be6:	f84c 0b04 	str.w	r0, [ip], #4
20001bea:	f82c 1b02 	strh.w	r1, [ip], #2
20001bee:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001bf2:	f88c 1000 	strb.w	r1, [ip]
20001bf6:	4668      	mov	r0, sp
20001bf8:	f04f 0131 	mov.w	r1, #49	; 0x31
20001bfc:	f7fe ffa0 	bl	20000b40 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
20001c00:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
20001c04:	d31b      	bcc.n	20001c3e <UART_init+0xc2>
20001c06:	f248 3e8c 	movw	lr, #33676	; 0x838c
20001c0a:	f2c2 0e00 	movt	lr, #8192	; 0x2000
20001c0e:	46ec      	mov	ip, sp
20001c10:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001c14:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c18:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20001c1c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20001c20:	e89e 0003 	ldmia.w	lr, {r0, r1}
20001c24:	f84c 0b04 	str.w	r0, [ip], #4
20001c28:	f82c 1b02 	strh.w	r1, [ip], #2
20001c2c:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001c30:	f88c 1000 	strb.w	r1, [ip]
20001c34:	4668      	mov	r0, sp
20001c36:	f04f 0132 	mov.w	r1, #50	; 0x32
20001c3a:	f7fe ff81 	bl	20000b40 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
20001c3e:	2d07      	cmp	r5, #7
20001c40:	bf8c      	ite	hi
20001c42:	2300      	movhi	r3, #0
20001c44:	2301      	movls	r3, #1
20001c46:	2c00      	cmp	r4, #0
20001c48:	bf0c      	ite	eq
20001c4a:	2300      	moveq	r3, #0
20001c4c:	f003 0301 	andne.w	r3, r3, #1
20001c50:	2b00      	cmp	r3, #0
20001c52:	d076      	beq.n	20001d42 <UART_init+0x1c6>
20001c54:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
20001c58:	d273      	bcs.n	20001d42 <UART_init+0x1c6>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
20001c5a:	f107 0808 	add.w	r8, r7, #8
20001c5e:	4640      	mov	r0, r8
20001c60:	b2f1      	uxtb	r1, r6
20001c62:	f7fe ffa9 	bl	20000bb8 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20001c66:	f406 417f 	and.w	r1, r6, #65280	; 0xff00
20001c6a:	f107 000c 	add.w	r0, r7, #12
20001c6e:	ea45 1161 	orr.w	r1, r5, r1, asr #5
20001c72:	f7fe ffa1 	bl	20000bb8 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
20001c76:	6027      	str	r7, [r4, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
20001c78:	4640      	mov	r0, r8
20001c7a:	f7fe ff9f 	bl	20000bbc <HW_get_8bit_reg>
20001c7e:	4680      	mov	r8, r0
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
20001c80:	6820      	ldr	r0, [r4, #0]
20001c82:	f100 000c 	add.w	r0, r0, #12
20001c86:	f7fe ff99 	bl	20000bbc <HW_get_8bit_reg>
20001c8a:	4607      	mov	r7, r0
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
            HAL_ASSERT( baud_val == baud_value );
20001c8c:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
20001c90:	ea48 1843 	orr.w	r8, r8, r3, lsl #5
20001c94:	fa1f f888 	uxth.w	r8, r8
20001c98:	45b0      	cmp	r8, r6
20001c9a:	d018      	beq.n	20001cce <UART_init+0x152>
20001c9c:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001ca0:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001ca4:	466e      	mov	r6, sp
20001ca6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001caa:	c60f      	stmia	r6!, {r0, r1, r2, r3}
20001cac:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001cb0:	c60f      	stmia	r6!, {r0, r1, r2, r3}
20001cb2:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001cb6:	f846 0b04 	str.w	r0, [r6], #4
20001cba:	f826 1b02 	strh.w	r1, [r6], #2
20001cbe:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001cc2:	7031      	strb	r1, [r6, #0]
20001cc4:	4668      	mov	r0, sp
20001cc6:	f04f 0154 	mov.w	r1, #84	; 0x54
20001cca:	f7fe ff39 	bl	20000b40 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
20001cce:	f007 0707 	and.w	r7, r7, #7
20001cd2:	42af      	cmp	r7, r5
20001cd4:	d018      	beq.n	20001d08 <UART_init+0x18c>
20001cd6:	f248 3c8c 	movw	ip, #33676	; 0x838c
20001cda:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20001cde:	466d      	mov	r5, sp
20001ce0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001ce4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001ce6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
20001cea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
20001cec:	e89c 0003 	ldmia.w	ip, {r0, r1}
20001cf0:	f845 0b04 	str.w	r0, [r5], #4
20001cf4:	f825 1b02 	strh.w	r1, [r5], #2
20001cf8:	ea4f 4111 	mov.w	r1, r1, lsr #16
20001cfc:	7029      	strb	r1, [r5, #0]
20001cfe:	4668      	mov	r0, sp
20001d00:	f04f 0155 	mov.w	r1, #85	; 0x55
20001d04:	f7fe ff1c 	bl	20000b40 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001d08:	6820      	ldr	r0, [r4, #0]
20001d0a:	f100 0010 	add.w	r0, r0, #16
20001d0e:	f7fe ff55 	bl	20000bbc <HW_get_8bit_reg>
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20001d12:	f000 0302 	and.w	r3, r0, #2
20001d16:	b2db      	uxtb	r3, r3
20001d18:	b183      	cbz	r3, 20001d3c <UART_init+0x1c0>
        {
            volatile uint8_t rx_byte;
            rx_byte = HAL_get_8bit_reg( this_uart->base_address, RXDATA );
20001d1a:	6820      	ldr	r0, [r4, #0]
20001d1c:	f100 0004 	add.w	r0, r0, #4
20001d20:	f7fe ff4c 	bl	20000bbc <HW_get_8bit_reg>
20001d24:	f88d 0027 	strb.w	r0, [sp, #39]	; 0x27
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20001d28:	6820      	ldr	r0, [r4, #0]
20001d2a:	f100 0010 	add.w	r0, r0, #16
20001d2e:	f7fe ff45 	bl	20000bbc <HW_get_8bit_reg>
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
        		                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20001d32:	f000 0002 	and.w	r0, r0, #2
20001d36:	b2c0      	uxtb	r0, r0
20001d38:	2800      	cmp	r0, #0
20001d3a:	d1ee      	bne.n	20001d1a <UART_init+0x19e>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
20001d3c:	f04f 0300 	mov.w	r3, #0
20001d40:	7123      	strb	r3, [r4, #4]
    }
}
20001d42:	b00a      	add	sp, #40	; 0x28
20001d44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20001d48 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
20001d48:	4668      	mov	r0, sp
20001d4a:	f020 0107 	bic.w	r1, r0, #7
20001d4e:	468d      	mov	sp, r1
20001d50:	b401      	push	{r0}
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
20001d52:	f242 0300 	movw	r3, #8192	; 0x2000
20001d56:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001d5a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001d5c:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
20001d60:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
20001d62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
20001d64:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
20001d68:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
20001d6c:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001d6e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
20001d70:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
20001d74:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
20001d78:	651a      	str	r2, [r3, #80]	; 0x50
20001d7a:	f04f 0264 	mov.w	r2, #100	; 0x64
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20001d7e:	4619      	mov	r1, r3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001d80:	4610      	mov	r0, r2
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
20001d82:	6b4b      	ldr	r3, [r1, #52]	; 0x34
        if ( NO_BROWNOUT == brownout_status )
20001d84:	f003 0303 	and.w	r3, r3, #3
20001d88:	2b03      	cmp	r3, #3
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
20001d8a:	bf18      	it	ne
20001d8c:	4602      	movne	r2, r0
     */
    delay_count = STABLE_SUPPLY_DELAY;
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
        if ( NO_BROWNOUT == brownout_status )
20001d8e:	d1f8      	bne.n	20001d82 <BrownOut_1_5V_IRQHandler+0x3a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
        }
    } while ( delay_count != 0 );
20001d90:	3a01      	subs	r2, #1
20001d92:	d1f6      	bne.n	20001d82 <BrownOut_1_5V_IRQHandler+0x3a>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
20001d94:	f64e 5300 	movw	r3, #60672	; 0xed00
20001d98:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d9c:	f240 0204 	movw	r2, #4
20001da0:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
20001da4:	60da      	str	r2, [r3, #12]
}
20001da6:	bc01      	pop	{r0}
20001da8:	4685      	mov	sp, r0
20001daa:	4770      	bx	lr

20001dac <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
20001dac:	f3ef 8009 	mrs	r0, PSP
20001db0:	4600      	mov	r0, r0
20001db2:	4770      	bx	lr

20001db4 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
20001db4:	f380 8809 	msr	PSP, r0
20001db8:	4770      	bx	lr
20001dba:	bf00      	nop

20001dbc <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
20001dbc:	f3ef 8008 	mrs	r0, MSP
20001dc0:	4600      	mov	r0, r0
20001dc2:	4770      	bx	lr

20001dc4 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
20001dc4:	f380 8808 	msr	MSP, r0
20001dc8:	4770      	bx	lr
20001dca:	bf00      	nop

20001dcc <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
20001dcc:	f3ef 8012 	mrs	r0, BASEPRI_MASK
  return(result);
}
20001dd0:	4770      	bx	lr
20001dd2:	bf00      	nop

20001dd4 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
20001dd4:	f380 8811 	msr	BASEPRI, r0
}
20001dd8:	4770      	bx	lr
20001dda:	bf00      	nop

20001ddc <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20001ddc:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
20001de0:	4770      	bx	lr
20001de2:	bf00      	nop

20001de4 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
20001de4:	f380 8810 	msr	PRIMASK, r0
}
20001de8:	4770      	bx	lr
20001dea:	bf00      	nop

20001dec <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
20001dec:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
20001df0:	4770      	bx	lr
20001df2:	bf00      	nop

20001df4 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
20001df4:	f380 8813 	msr	FAULTMASK, r0
}
20001df8:	4770      	bx	lr
20001dfa:	bf00      	nop

20001dfc <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
20001dfc:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
20001e00:	4770      	bx	lr
20001e02:	bf00      	nop

20001e04 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
20001e04:	f380 8814 	msr	CONTROL, r0
}
20001e08:	4770      	bx	lr
20001e0a:	bf00      	nop

20001e0c <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
20001e0c:	ba00      	rev	r0, r0
  return(result);
}
20001e0e:	4770      	bx	lr

20001e10 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
20001e10:	ba40      	rev16	r0, r0
  return(result);
}
20001e12:	4770      	bx	lr

20001e14 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
20001e14:	bac0      	revsh	r0, r0
  return(result);
}
20001e16:	4770      	bx	lr

20001e18 <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
20001e18:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
20001e1c:	4770      	bx	lr
20001e1e:	bf00      	nop

20001e20 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
20001e20:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
20001e24:	b2c0      	uxtb	r0, r0
20001e26:	4770      	bx	lr

20001e28 <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
20001e28:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
20001e2c:	b280      	uxth	r0, r0
20001e2e:	4770      	bx	lr

20001e30 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
20001e30:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
20001e34:	4770      	bx	lr
20001e36:	bf00      	nop

20001e38 <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e38:	e8c1 0f40 	strexb	r0, r0, [r1]
   return(result);
}
20001e3c:	4770      	bx	lr
20001e3e:	bf00      	nop

20001e40 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e40:	e8c1 0f50 	strexh	r0, r0, [r1]
   return(result);
}
20001e44:	4770      	bx	lr
20001e46:	bf00      	nop

20001e48 <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
20001e48:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
20001e4c:	4770      	bx	lr
20001e4e:	bf00      	nop

20001e50 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20001e50:	4770      	bx	lr
20001e52:	bf00      	nop

20001e54 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20001e54:	b430      	push	{r4, r5}
20001e56:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20001e58:	f248 33b4 	movw	r3, #33716	; 0x83b4
20001e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e60:	46ec      	mov	ip, sp
20001e62:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20001e64:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20001e68:	f242 0300 	movw	r3, #8192	; 0x2000
20001e6c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e70:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001e72:	f002 020c 	and.w	r2, r2, #12
20001e76:	a904      	add	r1, sp, #16
20001e78:	440a      	add	r2, r1
20001e7a:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20001e7e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001e80:	f3c2 1201 	ubfx	r2, r2, #4, #2
20001e84:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001e88:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001e8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
20001e8e:	f3c2 1281 	ubfx	r2, r2, #6, #2
20001e92:	eb01 0282 	add.w	r2, r1, r2, lsl #2
20001e96:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001e9a:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20001e9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
20001e9e:	f3c1 2104 	ubfx	r1, r1, #8, #5
20001ea2:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
20001ea6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
20001eaa:	bf18      	it	ne
20001eac:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20001eae:	f240 2330 	movw	r3, #560	; 0x230
20001eb2:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001eb6:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
20001eb8:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
20001ebc:	f241 13cf 	movw	r3, #4559	; 0x11cf
20001ec0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001ec4:	429a      	cmp	r2, r3
20001ec6:	d105      	bne.n	20001ed4 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
20001ec8:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001ecc:	f2c6 0301 	movt	r3, #24577	; 0x6001
20001ed0:	681a      	ldr	r2, [r3, #0]
20001ed2:	e028      	b.n	20001f26 <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001ed4:	f640 031c 	movw	r3, #2076	; 0x81c
20001ed8:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001edc:	681a      	ldr	r2, [r3, #0]
20001ede:	f244 3341 	movw	r3, #17217	; 0x4341
20001ee2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001ee6:	429a      	cmp	r2, r3
20001ee8:	d11e      	bne.n	20001f28 <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
20001eea:	f640 0340 	movw	r3, #2112	; 0x840
20001eee:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001ef2:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001ef4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20001ef8:	f240 3300 	movw	r3, #768	; 0x300
20001efc:	f2c0 0301 	movt	r3, #1
20001f00:	429a      	cmp	r2, r3
20001f02:	d911      	bls.n	20001f28 <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20001f04:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
20001f08:	d205      	bcs.n	20001f16 <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
20001f0a:	f241 632c 	movw	r3, #5676	; 0x162c
20001f0e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f12:	681a      	ldr	r2, [r3, #0]
20001f14:	e007      	b.n	20001f26 <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20001f16:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
20001f1a:	d205      	bcs.n	20001f28 <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
20001f1c:	f641 63ac 	movw	r3, #7852	; 0x1eac
20001f20:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001f24:	681a      	ldr	r2, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
20001f26:	b922      	cbnz	r2, 20001f32 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001f28:	be00      	bkpt	0x0000
20001f2a:	f647 0240 	movw	r2, #30784	; 0x7840
20001f2e:	f2c0 127d 	movt	r2, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001f32:	f248 6358 	movw	r3, #34392	; 0x8658
20001f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f3a:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001f3c:	fbb2 f5f5 	udiv	r5, r2, r5
20001f40:	605d      	str	r5, [r3, #4]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001f42:	fbb2 f4f4 	udiv	r4, r2, r4
20001f46:	609c      	str	r4, [r3, #8]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20001f48:	fbb2 f0f0 	udiv	r0, r2, r0
20001f4c:	60d8      	str	r0, [r3, #12]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001f4e:	fbb2 f1f1 	udiv	r1, r2, r1
20001f52:	6119      	str	r1, [r3, #16]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20001f54:	615a      	str	r2, [r3, #20]
}
20001f56:	b004      	add	sp, #16
20001f58:	bc30      	pop	{r4, r5}
20001f5a:	4770      	bx	lr

20001f5c <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
20001f5c:	f04f 30ff 	mov.w	r0, #4294967295
20001f60:	4770      	bx	lr
20001f62:	bf00      	nop

20001f64 <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
20001f64:	e7fe      	b.n	20001f64 <_exit>
20001f66:	bf00      	nop

20001f68 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001f68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001f6c:	604b      	str	r3, [r1, #4]
    return 0;
}
20001f6e:	f04f 0000 	mov.w	r0, #0
20001f72:	4770      	bx	lr

20001f74 <_getpid>:
 * Process-ID
 */
int _getpid(void)
{
    return 1;
}
20001f74:	f04f 0001 	mov.w	r0, #1
20001f78:	4770      	bx	lr
20001f7a:	bf00      	nop

20001f7c <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
20001f7c:	f04f 0001 	mov.w	r0, #1
20001f80:	4770      	bx	lr
20001f82:	bf00      	nop

20001f84 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
20001f84:	f04f 0000 	mov.w	r0, #0
20001f88:	4770      	bx	lr
20001f8a:	bf00      	nop

20001f8c <_open>:
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    return -1;
}
20001f8c:	f04f 30ff 	mov.w	r0, #4294967295
20001f90:	4770      	bx	lr
20001f92:	bf00      	nop

20001f94 <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
20001f94:	f04f 0000 	mov.w	r0, #0
20001f98:	4770      	bx	lr
20001f9a:	bf00      	nop

20001f9c <_stat>:
/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    st->st_mode = S_IFCHR;
20001f9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
20001fa0:	604b      	str	r3, [r1, #4]
    return 0;
}
20001fa2:	f04f 0000 	mov.w	r0, #0
20001fa6:	4770      	bx	lr

20001fa8 <_times>:
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    return -1;
}
20001fa8:	f04f 30ff 	mov.w	r0, #4294967295
20001fac:	4770      	bx	lr
20001fae:	bf00      	nop

20001fb0 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
20001fb0:	b508      	push	{r3, lr}
    errno = ECHILD;
20001fb2:	f000 f88f 	bl	200020d4 <__errno>
20001fb6:	f04f 030a 	mov.w	r3, #10
20001fba:	6003      	str	r3, [r0, #0]
    return -1;
}
20001fbc:	f04f 30ff 	mov.w	r0, #4294967295
20001fc0:	bd08      	pop	{r3, pc}
20001fc2:	bf00      	nop

20001fc4 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
20001fc4:	b508      	push	{r3, lr}
    errno = ENOENT;
20001fc6:	f000 f885 	bl	200020d4 <__errno>
20001fca:	f04f 0302 	mov.w	r3, #2
20001fce:	6003      	str	r3, [r0, #0]
    return -1;
}
20001fd0:	f04f 30ff 	mov.w	r0, #4294967295
20001fd4:	bd08      	pop	{r3, pc}
20001fd6:	bf00      	nop

20001fd8 <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
20001fd8:	b508      	push	{r3, lr}
    errno = EMLINK;
20001fda:	f000 f87b 	bl	200020d4 <__errno>
20001fde:	f04f 031f 	mov.w	r3, #31
20001fe2:	6003      	str	r3, [r0, #0]
    return -1;
}
20001fe4:	f04f 30ff 	mov.w	r0, #4294967295
20001fe8:	bd08      	pop	{r3, pc}
20001fea:	bf00      	nop

20001fec <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
20001fec:	b508      	push	{r3, lr}
    errno = EINVAL;
20001fee:	f000 f871 	bl	200020d4 <__errno>
20001ff2:	f04f 0316 	mov.w	r3, #22
20001ff6:	6003      	str	r3, [r0, #0]
    return -1;
}
20001ff8:	f04f 30ff 	mov.w	r0, #4294967295
20001ffc:	bd08      	pop	{r3, pc}
20001ffe:	bf00      	nop

20002000 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
20002000:	b508      	push	{r3, lr}
    errno = EAGAIN;
20002002:	f000 f867 	bl	200020d4 <__errno>
20002006:	f04f 030b 	mov.w	r3, #11
2000200a:	6003      	str	r3, [r0, #0]
    return -1;
}
2000200c:	f04f 30ff 	mov.w	r0, #4294967295
20002010:	bd08      	pop	{r3, pc}
20002012:	bf00      	nop

20002014 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
20002014:	b508      	push	{r3, lr}
    errno = ENOMEM;
20002016:	f000 f85d 	bl	200020d4 <__errno>
2000201a:	f04f 030c 	mov.w	r3, #12
2000201e:	6003      	str	r3, [r0, #0]
    return -1;
}
20002020:	f04f 30ff 	mov.w	r0, #4294967295
20002024:	bd08      	pop	{r3, pc}
20002026:	bf00      	nop

20002028 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20002028:	b538      	push	{r3, r4, r5, lr}
2000202a:	4615      	mov	r5, r2
2000202c:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
2000202e:	f648 338c 	movw	r3, #35724	; 0x8b8c
20002032:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002036:	681b      	ldr	r3, [r3, #0]
20002038:	b983      	cbnz	r3, 2000205c <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
2000203a:	f648 4008 	movw	r0, #35848	; 0x8c08
2000203e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002042:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20002046:	f04f 0203 	mov.w	r2, #3
2000204a:	f7ff fa09 	bl	20001460 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
2000204e:	f648 338c 	movw	r3, #35724	; 0x8b8c
20002052:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002056:	f04f 0201 	mov.w	r2, #1
2000205a:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
2000205c:	f648 4008 	movw	r0, #35848	; 0x8c08
20002060:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002064:	4629      	mov	r1, r5
20002066:	4622      	mov	r2, r4
20002068:	f7fe fdbe 	bl	20000be8 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
2000206c:	4620      	mov	r0, r4
2000206e:	bd38      	pop	{r3, r4, r5, pc}

20002070 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20002070:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20002072:	f648 338c 	movw	r3, #35724	; 0x8b8c
20002076:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000207a:	685b      	ldr	r3, [r3, #4]
2000207c:	b943      	cbnz	r3, 20002090 <_sbrk+0x20>
    {
      heap_end = &_end;
2000207e:	f648 338c 	movw	r3, #35724	; 0x8b8c
20002082:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002086:	f648 4238 	movw	r2, #35896	; 0x8c38
2000208a:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000208e:	605a      	str	r2, [r3, #4]
    }
    
    prev_heap_end = heap_end;
20002090:	f648 338c 	movw	r3, #35724	; 0x8b8c
20002094:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002098:	685a      	ldr	r2, [r3, #4]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
2000209a:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
2000209e:	4410      	add	r0, r2
200020a0:	4283      	cmp	r3, r0
200020a2:	d20f      	bcs.n	200020c4 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200020a4:	f04f 0000 	mov.w	r0, #0
200020a8:	f04f 0101 	mov.w	r1, #1
200020ac:	f248 32c4 	movw	r2, #33732	; 0x83c4
200020b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
200020b4:	f04f 0319 	mov.w	r3, #25
200020b8:	f7ff ffb6 	bl	20002028 <_write_r>
      _exit (1);
200020bc:	f04f 0001 	mov.w	r0, #1
200020c0:	f7ff ff50 	bl	20001f64 <_exit>
    }
  
    heap_end += incr;
200020c4:	f648 338c 	movw	r3, #35724	; 0x8b8c
200020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020cc:	6058      	str	r0, [r3, #4]
    return (caddr_t) prev_heap_end;
}
200020ce:	4610      	mov	r0, r2
200020d0:	bd08      	pop	{r3, pc}
200020d2:	bf00      	nop

200020d4 <__errno>:
200020d4:	f248 6374 	movw	r3, #34420	; 0x8674
200020d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020dc:	6818      	ldr	r0, [r3, #0]
200020de:	4770      	bx	lr

200020e0 <__libc_init_array>:
200020e0:	b570      	push	{r4, r5, r6, lr}
200020e2:	f248 6640 	movw	r6, #34368	; 0x8640
200020e6:	f248 6540 	movw	r5, #34368	; 0x8640
200020ea:	f2c2 0600 	movt	r6, #8192	; 0x2000
200020ee:	f2c2 0500 	movt	r5, #8192	; 0x2000
200020f2:	1b76      	subs	r6, r6, r5
200020f4:	10b6      	asrs	r6, r6, #2
200020f6:	d006      	beq.n	20002106 <__libc_init_array+0x26>
200020f8:	2400      	movs	r4, #0
200020fa:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200020fe:	3401      	adds	r4, #1
20002100:	4798      	blx	r3
20002102:	42a6      	cmp	r6, r4
20002104:	d8f9      	bhi.n	200020fa <__libc_init_array+0x1a>
20002106:	f248 6540 	movw	r5, #34368	; 0x8640
2000210a:	f248 6644 	movw	r6, #34372	; 0x8644
2000210e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002112:	f2c2 0600 	movt	r6, #8192	; 0x2000
20002116:	1b76      	subs	r6, r6, r5
20002118:	f006 fa86 	bl	20008628 <_init>
2000211c:	10b6      	asrs	r6, r6, #2
2000211e:	d006      	beq.n	2000212e <__libc_init_array+0x4e>
20002120:	2400      	movs	r4, #0
20002122:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20002126:	3401      	adds	r4, #1
20002128:	4798      	blx	r3
2000212a:	42a6      	cmp	r6, r4
2000212c:	d8f9      	bhi.n	20002122 <__libc_init_array+0x42>
2000212e:	bd70      	pop	{r4, r5, r6, pc}

20002130 <memcpy>:
20002130:	2a03      	cmp	r2, #3
20002132:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20002136:	d80b      	bhi.n	20002150 <memcpy+0x20>
20002138:	b13a      	cbz	r2, 2000214a <memcpy+0x1a>
2000213a:	2300      	movs	r3, #0
2000213c:	f811 c003 	ldrb.w	ip, [r1, r3]
20002140:	f800 c003 	strb.w	ip, [r0, r3]
20002144:	3301      	adds	r3, #1
20002146:	4293      	cmp	r3, r2
20002148:	d1f8      	bne.n	2000213c <memcpy+0xc>
2000214a:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
2000214e:	4770      	bx	lr
20002150:	1882      	adds	r2, r0, r2
20002152:	460c      	mov	r4, r1
20002154:	4603      	mov	r3, r0
20002156:	e003      	b.n	20002160 <memcpy+0x30>
20002158:	f814 1c01 	ldrb.w	r1, [r4, #-1]
2000215c:	f803 1c01 	strb.w	r1, [r3, #-1]
20002160:	f003 0603 	and.w	r6, r3, #3
20002164:	4619      	mov	r1, r3
20002166:	46a4      	mov	ip, r4
20002168:	3301      	adds	r3, #1
2000216a:	3401      	adds	r4, #1
2000216c:	2e00      	cmp	r6, #0
2000216e:	d1f3      	bne.n	20002158 <memcpy+0x28>
20002170:	f01c 0403 	ands.w	r4, ip, #3
20002174:	4663      	mov	r3, ip
20002176:	bf08      	it	eq
20002178:	ebc1 0c02 	rsbeq	ip, r1, r2
2000217c:	d068      	beq.n	20002250 <memcpy+0x120>
2000217e:	4265      	negs	r5, r4
20002180:	f1c4 0a04 	rsb	sl, r4, #4
20002184:	eb0c 0705 	add.w	r7, ip, r5
20002188:	4633      	mov	r3, r6
2000218a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
2000218e:	f85c 6005 	ldr.w	r6, [ip, r5]
20002192:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20002196:	1a55      	subs	r5, r2, r1
20002198:	e008      	b.n	200021ac <memcpy+0x7c>
2000219a:	f857 4f04 	ldr.w	r4, [r7, #4]!
2000219e:	4626      	mov	r6, r4
200021a0:	fa04 f40a 	lsl.w	r4, r4, sl
200021a4:	ea49 0404 	orr.w	r4, r9, r4
200021a8:	50cc      	str	r4, [r1, r3]
200021aa:	3304      	adds	r3, #4
200021ac:	185c      	adds	r4, r3, r1
200021ae:	2d03      	cmp	r5, #3
200021b0:	fa26 f908 	lsr.w	r9, r6, r8
200021b4:	f1a5 0504 	sub.w	r5, r5, #4
200021b8:	eb0c 0603 	add.w	r6, ip, r3
200021bc:	dced      	bgt.n	2000219a <memcpy+0x6a>
200021be:	2300      	movs	r3, #0
200021c0:	e002      	b.n	200021c8 <memcpy+0x98>
200021c2:	5cf1      	ldrb	r1, [r6, r3]
200021c4:	54e1      	strb	r1, [r4, r3]
200021c6:	3301      	adds	r3, #1
200021c8:	1919      	adds	r1, r3, r4
200021ca:	4291      	cmp	r1, r2
200021cc:	d3f9      	bcc.n	200021c2 <memcpy+0x92>
200021ce:	e7bc      	b.n	2000214a <memcpy+0x1a>
200021d0:	f853 4c40 	ldr.w	r4, [r3, #-64]
200021d4:	f841 4c40 	str.w	r4, [r1, #-64]
200021d8:	f853 4c3c 	ldr.w	r4, [r3, #-60]
200021dc:	f841 4c3c 	str.w	r4, [r1, #-60]
200021e0:	f853 4c38 	ldr.w	r4, [r3, #-56]
200021e4:	f841 4c38 	str.w	r4, [r1, #-56]
200021e8:	f853 4c34 	ldr.w	r4, [r3, #-52]
200021ec:	f841 4c34 	str.w	r4, [r1, #-52]
200021f0:	f853 4c30 	ldr.w	r4, [r3, #-48]
200021f4:	f841 4c30 	str.w	r4, [r1, #-48]
200021f8:	f853 4c2c 	ldr.w	r4, [r3, #-44]
200021fc:	f841 4c2c 	str.w	r4, [r1, #-44]
20002200:	f853 4c28 	ldr.w	r4, [r3, #-40]
20002204:	f841 4c28 	str.w	r4, [r1, #-40]
20002208:	f853 4c24 	ldr.w	r4, [r3, #-36]
2000220c:	f841 4c24 	str.w	r4, [r1, #-36]
20002210:	f853 4c20 	ldr.w	r4, [r3, #-32]
20002214:	f841 4c20 	str.w	r4, [r1, #-32]
20002218:	f853 4c1c 	ldr.w	r4, [r3, #-28]
2000221c:	f841 4c1c 	str.w	r4, [r1, #-28]
20002220:	f853 4c18 	ldr.w	r4, [r3, #-24]
20002224:	f841 4c18 	str.w	r4, [r1, #-24]
20002228:	f853 4c14 	ldr.w	r4, [r3, #-20]
2000222c:	f841 4c14 	str.w	r4, [r1, #-20]
20002230:	f853 4c10 	ldr.w	r4, [r3, #-16]
20002234:	f841 4c10 	str.w	r4, [r1, #-16]
20002238:	f853 4c0c 	ldr.w	r4, [r3, #-12]
2000223c:	f841 4c0c 	str.w	r4, [r1, #-12]
20002240:	f853 4c08 	ldr.w	r4, [r3, #-8]
20002244:	f841 4c08 	str.w	r4, [r1, #-8]
20002248:	f853 4c04 	ldr.w	r4, [r3, #-4]
2000224c:	f841 4c04 	str.w	r4, [r1, #-4]
20002250:	461c      	mov	r4, r3
20002252:	460d      	mov	r5, r1
20002254:	3340      	adds	r3, #64	; 0x40
20002256:	3140      	adds	r1, #64	; 0x40
20002258:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
2000225c:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20002260:	dcb6      	bgt.n	200021d0 <memcpy+0xa0>
20002262:	4621      	mov	r1, r4
20002264:	462b      	mov	r3, r5
20002266:	1b54      	subs	r4, r2, r5
20002268:	e00f      	b.n	2000228a <memcpy+0x15a>
2000226a:	f851 5c10 	ldr.w	r5, [r1, #-16]
2000226e:	f843 5c10 	str.w	r5, [r3, #-16]
20002272:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20002276:	f843 5c0c 	str.w	r5, [r3, #-12]
2000227a:	f851 5c08 	ldr.w	r5, [r1, #-8]
2000227e:	f843 5c08 	str.w	r5, [r3, #-8]
20002282:	f851 5c04 	ldr.w	r5, [r1, #-4]
20002286:	f843 5c04 	str.w	r5, [r3, #-4]
2000228a:	2c0f      	cmp	r4, #15
2000228c:	460d      	mov	r5, r1
2000228e:	469c      	mov	ip, r3
20002290:	f101 0110 	add.w	r1, r1, #16
20002294:	f103 0310 	add.w	r3, r3, #16
20002298:	f1a4 0410 	sub.w	r4, r4, #16
2000229c:	dce5      	bgt.n	2000226a <memcpy+0x13a>
2000229e:	ebcc 0102 	rsb	r1, ip, r2
200022a2:	2300      	movs	r3, #0
200022a4:	e003      	b.n	200022ae <memcpy+0x17e>
200022a6:	58ec      	ldr	r4, [r5, r3]
200022a8:	f84c 4003 	str.w	r4, [ip, r3]
200022ac:	3304      	adds	r3, #4
200022ae:	195e      	adds	r6, r3, r5
200022b0:	2903      	cmp	r1, #3
200022b2:	eb03 040c 	add.w	r4, r3, ip
200022b6:	f1a1 0104 	sub.w	r1, r1, #4
200022ba:	dcf4      	bgt.n	200022a6 <memcpy+0x176>
200022bc:	e77f      	b.n	200021be <memcpy+0x8e>
200022be:	bf00      	nop

200022c0 <_puts_r>:
200022c0:	b530      	push	{r4, r5, lr}
200022c2:	4604      	mov	r4, r0
200022c4:	b089      	sub	sp, #36	; 0x24
200022c6:	4608      	mov	r0, r1
200022c8:	460d      	mov	r5, r1
200022ca:	f000 f887 	bl	200023dc <strlen>
200022ce:	f248 33dc 	movw	r3, #33756	; 0x83dc
200022d2:	9501      	str	r5, [sp, #4]
200022d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022d8:	9303      	str	r3, [sp, #12]
200022da:	9002      	str	r0, [sp, #8]
200022dc:	1c43      	adds	r3, r0, #1
200022de:	9307      	str	r3, [sp, #28]
200022e0:	2301      	movs	r3, #1
200022e2:	9304      	str	r3, [sp, #16]
200022e4:	ab01      	add	r3, sp, #4
200022e6:	9305      	str	r3, [sp, #20]
200022e8:	2302      	movs	r3, #2
200022ea:	9306      	str	r3, [sp, #24]
200022ec:	b10c      	cbz	r4, 200022f2 <_puts_r+0x32>
200022ee:	69a3      	ldr	r3, [r4, #24]
200022f0:	b1eb      	cbz	r3, 2000232e <_puts_r+0x6e>
200022f2:	f248 6374 	movw	r3, #34420	; 0x8674
200022f6:	4620      	mov	r0, r4
200022f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022fc:	681b      	ldr	r3, [r3, #0]
200022fe:	689b      	ldr	r3, [r3, #8]
20002300:	899a      	ldrh	r2, [r3, #12]
20002302:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20002306:	bf01      	itttt	eq
20002308:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
2000230c:	819a      	strheq	r2, [r3, #12]
2000230e:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20002310:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20002314:	68a1      	ldr	r1, [r4, #8]
20002316:	bf08      	it	eq
20002318:	665a      	streq	r2, [r3, #100]	; 0x64
2000231a:	aa05      	add	r2, sp, #20
2000231c:	f002 fd58 	bl	20004dd0 <__sfvwrite_r>
20002320:	2800      	cmp	r0, #0
20002322:	bf14      	ite	ne
20002324:	f04f 30ff 	movne.w	r0, #4294967295
20002328:	200a      	moveq	r0, #10
2000232a:	b009      	add	sp, #36	; 0x24
2000232c:	bd30      	pop	{r4, r5, pc}
2000232e:	4620      	mov	r0, r4
20002330:	f002 fbea 	bl	20004b08 <__sinit>
20002334:	e7dd      	b.n	200022f2 <_puts_r+0x32>
20002336:	bf00      	nop

20002338 <puts>:
20002338:	f248 6374 	movw	r3, #34420	; 0x8674
2000233c:	4601      	mov	r1, r0
2000233e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002342:	6818      	ldr	r0, [r3, #0]
20002344:	e7bc      	b.n	200022c0 <_puts_r>
20002346:	bf00      	nop

20002348 <sprintf>:
20002348:	b40e      	push	{r1, r2, r3}
2000234a:	f248 6374 	movw	r3, #34420	; 0x8674
2000234e:	b530      	push	{r4, r5, lr}
20002350:	b09c      	sub	sp, #112	; 0x70
20002352:	ac1f      	add	r4, sp, #124	; 0x7c
20002354:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002358:	4605      	mov	r5, r0
2000235a:	a901      	add	r1, sp, #4
2000235c:	f854 2b04 	ldr.w	r2, [r4], #4
20002360:	f04f 3cff 	mov.w	ip, #4294967295
20002364:	6818      	ldr	r0, [r3, #0]
20002366:	f44f 7302 	mov.w	r3, #520	; 0x208
2000236a:	f8ad 3010 	strh.w	r3, [sp, #16]
2000236e:	4623      	mov	r3, r4
20002370:	9505      	str	r5, [sp, #20]
20002372:	9501      	str	r5, [sp, #4]
20002374:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
20002378:	f8ad c012 	strh.w	ip, [sp, #18]
2000237c:	9506      	str	r5, [sp, #24]
2000237e:	9503      	str	r5, [sp, #12]
20002380:	941b      	str	r4, [sp, #108]	; 0x6c
20002382:	f000 f8e9 	bl	20002558 <_svfprintf_r>
20002386:	9b01      	ldr	r3, [sp, #4]
20002388:	2200      	movs	r2, #0
2000238a:	701a      	strb	r2, [r3, #0]
2000238c:	b01c      	add	sp, #112	; 0x70
2000238e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
20002392:	b003      	add	sp, #12
20002394:	4770      	bx	lr
20002396:	bf00      	nop

20002398 <_sprintf_r>:
20002398:	b40c      	push	{r2, r3}
2000239a:	460b      	mov	r3, r1
2000239c:	b510      	push	{r4, lr}
2000239e:	b09c      	sub	sp, #112	; 0x70
200023a0:	ac1e      	add	r4, sp, #120	; 0x78
200023a2:	a901      	add	r1, sp, #4
200023a4:	9305      	str	r3, [sp, #20]
200023a6:	f44f 7c02 	mov.w	ip, #520	; 0x208
200023aa:	f854 2b04 	ldr.w	r2, [r4], #4
200023ae:	9301      	str	r3, [sp, #4]
200023b0:	f04f 33ff 	mov.w	r3, #4294967295
200023b4:	f8ad 3012 	strh.w	r3, [sp, #18]
200023b8:	4623      	mov	r3, r4
200023ba:	941b      	str	r4, [sp, #108]	; 0x6c
200023bc:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
200023c0:	f8ad c010 	strh.w	ip, [sp, #16]
200023c4:	9406      	str	r4, [sp, #24]
200023c6:	9403      	str	r4, [sp, #12]
200023c8:	f000 f8c6 	bl	20002558 <_svfprintf_r>
200023cc:	9b01      	ldr	r3, [sp, #4]
200023ce:	2200      	movs	r2, #0
200023d0:	701a      	strb	r2, [r3, #0]
200023d2:	b01c      	add	sp, #112	; 0x70
200023d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200023d8:	b002      	add	sp, #8
200023da:	4770      	bx	lr

200023dc <strlen>:
200023dc:	f020 0103 	bic.w	r1, r0, #3
200023e0:	f010 0003 	ands.w	r0, r0, #3
200023e4:	f1c0 0000 	rsb	r0, r0, #0
200023e8:	f851 3b04 	ldr.w	r3, [r1], #4
200023ec:	f100 0c04 	add.w	ip, r0, #4
200023f0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200023f4:	f06f 0200 	mvn.w	r2, #0
200023f8:	bf1c      	itt	ne
200023fa:	fa22 f20c 	lsrne.w	r2, r2, ip
200023fe:	4313      	orrne	r3, r2
20002400:	f04f 0c01 	mov.w	ip, #1
20002404:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20002408:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
2000240c:	eba3 020c 	sub.w	r2, r3, ip
20002410:	ea22 0203 	bic.w	r2, r2, r3
20002414:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20002418:	bf04      	itt	eq
2000241a:	f851 3b04 	ldreq.w	r3, [r1], #4
2000241e:	3004      	addeq	r0, #4
20002420:	d0f4      	beq.n	2000240c <strlen+0x30>
20002422:	f013 0fff 	tst.w	r3, #255	; 0xff
20002426:	bf1f      	itttt	ne
20002428:	3001      	addne	r0, #1
2000242a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
2000242e:	3001      	addne	r0, #1
20002430:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20002434:	bf18      	it	ne
20002436:	3001      	addne	r0, #1
20002438:	4770      	bx	lr
2000243a:	bf00      	nop

2000243c <__sprint_r>:
2000243c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002440:	b085      	sub	sp, #20
20002442:	4692      	mov	sl, r2
20002444:	460c      	mov	r4, r1
20002446:	9003      	str	r0, [sp, #12]
20002448:	6890      	ldr	r0, [r2, #8]
2000244a:	6817      	ldr	r7, [r2, #0]
2000244c:	2800      	cmp	r0, #0
2000244e:	f000 8081 	beq.w	20002554 <__sprint_r+0x118>
20002452:	f04f 0900 	mov.w	r9, #0
20002456:	680b      	ldr	r3, [r1, #0]
20002458:	464d      	mov	r5, r9
2000245a:	2d00      	cmp	r5, #0
2000245c:	d054      	beq.n	20002508 <__sprint_r+0xcc>
2000245e:	68a6      	ldr	r6, [r4, #8]
20002460:	42b5      	cmp	r5, r6
20002462:	46b0      	mov	r8, r6
20002464:	bf3e      	ittt	cc
20002466:	4618      	movcc	r0, r3
20002468:	462e      	movcc	r6, r5
2000246a:	46a8      	movcc	r8, r5
2000246c:	d33c      	bcc.n	200024e8 <__sprint_r+0xac>
2000246e:	89a0      	ldrh	r0, [r4, #12]
20002470:	f410 6f90 	tst.w	r0, #1152	; 0x480
20002474:	bf08      	it	eq
20002476:	4618      	moveq	r0, r3
20002478:	d036      	beq.n	200024e8 <__sprint_r+0xac>
2000247a:	6962      	ldr	r2, [r4, #20]
2000247c:	6921      	ldr	r1, [r4, #16]
2000247e:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
20002482:	1a5b      	subs	r3, r3, r1
20002484:	f103 0c01 	add.w	ip, r3, #1
20002488:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
2000248c:	44ac      	add	ip, r5
2000248e:	ea4f 0b6b 	mov.w	fp, fp, asr #1
20002492:	45e3      	cmp	fp, ip
20002494:	465a      	mov	r2, fp
20002496:	bf3c      	itt	cc
20002498:	46e3      	movcc	fp, ip
2000249a:	465a      	movcc	r2, fp
2000249c:	f410 6f80 	tst.w	r0, #1024	; 0x400
200024a0:	d037      	beq.n	20002512 <__sprint_r+0xd6>
200024a2:	4611      	mov	r1, r2
200024a4:	9803      	ldr	r0, [sp, #12]
200024a6:	9301      	str	r3, [sp, #4]
200024a8:	f002 fec6 	bl	20005238 <_malloc_r>
200024ac:	9b01      	ldr	r3, [sp, #4]
200024ae:	2800      	cmp	r0, #0
200024b0:	d03b      	beq.n	2000252a <__sprint_r+0xee>
200024b2:	461a      	mov	r2, r3
200024b4:	6921      	ldr	r1, [r4, #16]
200024b6:	9301      	str	r3, [sp, #4]
200024b8:	9002      	str	r0, [sp, #8]
200024ba:	f7ff fe39 	bl	20002130 <memcpy>
200024be:	89a2      	ldrh	r2, [r4, #12]
200024c0:	9b01      	ldr	r3, [sp, #4]
200024c2:	f8dd c008 	ldr.w	ip, [sp, #8]
200024c6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200024ca:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200024ce:	81a2      	strh	r2, [r4, #12]
200024d0:	462e      	mov	r6, r5
200024d2:	46a8      	mov	r8, r5
200024d4:	ebc3 020b 	rsb	r2, r3, fp
200024d8:	eb0c 0003 	add.w	r0, ip, r3
200024dc:	60a2      	str	r2, [r4, #8]
200024de:	f8c4 c010 	str.w	ip, [r4, #16]
200024e2:	6020      	str	r0, [r4, #0]
200024e4:	f8c4 b014 	str.w	fp, [r4, #20]
200024e8:	4642      	mov	r2, r8
200024ea:	4649      	mov	r1, r9
200024ec:	f003 f9b0 	bl	20005850 <memmove>
200024f0:	68a2      	ldr	r2, [r4, #8]
200024f2:	6823      	ldr	r3, [r4, #0]
200024f4:	1b96      	subs	r6, r2, r6
200024f6:	60a6      	str	r6, [r4, #8]
200024f8:	f8da 2008 	ldr.w	r2, [sl, #8]
200024fc:	4443      	add	r3, r8
200024fe:	6023      	str	r3, [r4, #0]
20002500:	1b55      	subs	r5, r2, r5
20002502:	f8ca 5008 	str.w	r5, [sl, #8]
20002506:	b1fd      	cbz	r5, 20002548 <__sprint_r+0x10c>
20002508:	f8d7 9000 	ldr.w	r9, [r7]
2000250c:	687d      	ldr	r5, [r7, #4]
2000250e:	3708      	adds	r7, #8
20002510:	e7a3      	b.n	2000245a <__sprint_r+0x1e>
20002512:	9803      	ldr	r0, [sp, #12]
20002514:	9301      	str	r3, [sp, #4]
20002516:	f003 ff11 	bl	2000633c <_realloc_r>
2000251a:	9b01      	ldr	r3, [sp, #4]
2000251c:	4684      	mov	ip, r0
2000251e:	2800      	cmp	r0, #0
20002520:	d1d6      	bne.n	200024d0 <__sprint_r+0x94>
20002522:	9803      	ldr	r0, [sp, #12]
20002524:	6921      	ldr	r1, [r4, #16]
20002526:	f002 fb73 	bl	20004c10 <_free_r>
2000252a:	9a03      	ldr	r2, [sp, #12]
2000252c:	230c      	movs	r3, #12
2000252e:	f04f 30ff 	mov.w	r0, #4294967295
20002532:	6013      	str	r3, [r2, #0]
20002534:	2300      	movs	r3, #0
20002536:	89a2      	ldrh	r2, [r4, #12]
20002538:	f8ca 3004 	str.w	r3, [sl, #4]
2000253c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
20002540:	f8ca 3008 	str.w	r3, [sl, #8]
20002544:	81a2      	strh	r2, [r4, #12]
20002546:	e002      	b.n	2000254e <__sprint_r+0x112>
20002548:	4628      	mov	r0, r5
2000254a:	f8ca 5004 	str.w	r5, [sl, #4]
2000254e:	b005      	add	sp, #20
20002550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002554:	6050      	str	r0, [r2, #4]
20002556:	e7fa      	b.n	2000254e <__sprint_r+0x112>

20002558 <_svfprintf_r>:
20002558:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000255c:	b0c5      	sub	sp, #276	; 0x114
2000255e:	460e      	mov	r6, r1
20002560:	469a      	mov	sl, r3
20002562:	4615      	mov	r5, r2
20002564:	9009      	str	r0, [sp, #36]	; 0x24
20002566:	f002 fe23 	bl	200051b0 <_localeconv_r>
2000256a:	89b3      	ldrh	r3, [r6, #12]
2000256c:	f013 0f80 	tst.w	r3, #128	; 0x80
20002570:	6800      	ldr	r0, [r0, #0]
20002572:	901b      	str	r0, [sp, #108]	; 0x6c
20002574:	d003      	beq.n	2000257e <_svfprintf_r+0x26>
20002576:	6933      	ldr	r3, [r6, #16]
20002578:	2b00      	cmp	r3, #0
2000257a:	f001 808c 	beq.w	20003696 <_svfprintf_r+0x113e>
2000257e:	f10d 0974 	add.w	r9, sp, #116	; 0x74
20002582:	46b3      	mov	fp, r6
20002584:	464c      	mov	r4, r9
20002586:	2200      	movs	r2, #0
20002588:	9210      	str	r2, [sp, #64]	; 0x40
2000258a:	2300      	movs	r3, #0
2000258c:	9218      	str	r2, [sp, #96]	; 0x60
2000258e:	9217      	str	r2, [sp, #92]	; 0x5c
20002590:	921a      	str	r2, [sp, #104]	; 0x68
20002592:	920d      	str	r2, [sp, #52]	; 0x34
20002594:	aa2d      	add	r2, sp, #180	; 0xb4
20002596:	9319      	str	r3, [sp, #100]	; 0x64
20002598:	3228      	adds	r2, #40	; 0x28
2000259a:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
2000259e:	9216      	str	r2, [sp, #88]	; 0x58
200025a0:	9307      	str	r3, [sp, #28]
200025a2:	2300      	movs	r3, #0
200025a4:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
200025a8:	9338      	str	r3, [sp, #224]	; 0xe0
200025aa:	9339      	str	r3, [sp, #228]	; 0xe4
200025ac:	782b      	ldrb	r3, [r5, #0]
200025ae:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
200025b2:	bf18      	it	ne
200025b4:	2201      	movne	r2, #1
200025b6:	2b00      	cmp	r3, #0
200025b8:	bf0c      	ite	eq
200025ba:	2200      	moveq	r2, #0
200025bc:	f002 0201 	andne.w	r2, r2, #1
200025c0:	b302      	cbz	r2, 20002604 <_svfprintf_r+0xac>
200025c2:	462e      	mov	r6, r5
200025c4:	f816 3f01 	ldrb.w	r3, [r6, #1]!
200025c8:	1e1a      	subs	r2, r3, #0
200025ca:	bf18      	it	ne
200025cc:	2201      	movne	r2, #1
200025ce:	2b25      	cmp	r3, #37	; 0x25
200025d0:	bf0c      	ite	eq
200025d2:	2200      	moveq	r2, #0
200025d4:	f002 0201 	andne.w	r2, r2, #1
200025d8:	2a00      	cmp	r2, #0
200025da:	d1f3      	bne.n	200025c4 <_svfprintf_r+0x6c>
200025dc:	1b77      	subs	r7, r6, r5
200025de:	bf08      	it	eq
200025e0:	4635      	moveq	r5, r6
200025e2:	d00f      	beq.n	20002604 <_svfprintf_r+0xac>
200025e4:	6067      	str	r7, [r4, #4]
200025e6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200025e8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200025ea:	3301      	adds	r3, #1
200025ec:	6025      	str	r5, [r4, #0]
200025ee:	19d2      	adds	r2, r2, r7
200025f0:	2b07      	cmp	r3, #7
200025f2:	9239      	str	r2, [sp, #228]	; 0xe4
200025f4:	9338      	str	r3, [sp, #224]	; 0xe0
200025f6:	dc79      	bgt.n	200026ec <_svfprintf_r+0x194>
200025f8:	3408      	adds	r4, #8
200025fa:	980d      	ldr	r0, [sp, #52]	; 0x34
200025fc:	4635      	mov	r5, r6
200025fe:	19c0      	adds	r0, r0, r7
20002600:	900d      	str	r0, [sp, #52]	; 0x34
20002602:	7833      	ldrb	r3, [r6, #0]
20002604:	2b00      	cmp	r3, #0
20002606:	f000 8737 	beq.w	20003478 <_svfprintf_r+0xf20>
2000260a:	2100      	movs	r1, #0
2000260c:	f04f 0200 	mov.w	r2, #0
20002610:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
20002614:	1c6b      	adds	r3, r5, #1
20002616:	910c      	str	r1, [sp, #48]	; 0x30
20002618:	f04f 38ff 	mov.w	r8, #4294967295
2000261c:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20002620:	468a      	mov	sl, r1
20002622:	786a      	ldrb	r2, [r5, #1]
20002624:	202b      	movs	r0, #43	; 0x2b
20002626:	f04f 0c20 	mov.w	ip, #32
2000262a:	1c5d      	adds	r5, r3, #1
2000262c:	f1a2 0320 	sub.w	r3, r2, #32
20002630:	2b58      	cmp	r3, #88	; 0x58
20002632:	f200 8219 	bhi.w	20002a68 <_svfprintf_r+0x510>
20002636:	e8df f013 	tbh	[pc, r3, lsl #1]
2000263a:	0229      	.short	0x0229
2000263c:	02170217 	.word	0x02170217
20002640:	02170235 	.word	0x02170235
20002644:	02170217 	.word	0x02170217
20002648:	02170217 	.word	0x02170217
2000264c:	023c0217 	.word	0x023c0217
20002650:	02170248 	.word	0x02170248
20002654:	02cf02c8 	.word	0x02cf02c8
20002658:	02ef0217 	.word	0x02ef0217
2000265c:	02f602f6 	.word	0x02f602f6
20002660:	02f602f6 	.word	0x02f602f6
20002664:	02f602f6 	.word	0x02f602f6
20002668:	02f602f6 	.word	0x02f602f6
2000266c:	021702f6 	.word	0x021702f6
20002670:	02170217 	.word	0x02170217
20002674:	02170217 	.word	0x02170217
20002678:	02170217 	.word	0x02170217
2000267c:	02170217 	.word	0x02170217
20002680:	024f0217 	.word	0x024f0217
20002684:	02170288 	.word	0x02170288
20002688:	02170288 	.word	0x02170288
2000268c:	02170217 	.word	0x02170217
20002690:	02c10217 	.word	0x02c10217
20002694:	02170217 	.word	0x02170217
20002698:	021703ee 	.word	0x021703ee
2000269c:	02170217 	.word	0x02170217
200026a0:	02170217 	.word	0x02170217
200026a4:	02170393 	.word	0x02170393
200026a8:	03ad0217 	.word	0x03ad0217
200026ac:	02170217 	.word	0x02170217
200026b0:	02170217 	.word	0x02170217
200026b4:	02170217 	.word	0x02170217
200026b8:	02170217 	.word	0x02170217
200026bc:	02170217 	.word	0x02170217
200026c0:	03d803c7 	.word	0x03d803c7
200026c4:	02880288 	.word	0x02880288
200026c8:	030b0288 	.word	0x030b0288
200026cc:	021703d8 	.word	0x021703d8
200026d0:	030f0217 	.word	0x030f0217
200026d4:	03190217 	.word	0x03190217
200026d8:	033e0329 	.word	0x033e0329
200026dc:	0217038c 	.word	0x0217038c
200026e0:	02170359 	.word	0x02170359
200026e4:	02170384 	.word	0x02170384
200026e8:	00ea0217 	.word	0x00ea0217
200026ec:	9809      	ldr	r0, [sp, #36]	; 0x24
200026ee:	4659      	mov	r1, fp
200026f0:	aa37      	add	r2, sp, #220	; 0xdc
200026f2:	f7ff fea3 	bl	2000243c <__sprint_r>
200026f6:	2800      	cmp	r0, #0
200026f8:	d17c      	bne.n	200027f4 <_svfprintf_r+0x29c>
200026fa:	464c      	mov	r4, r9
200026fc:	e77d      	b.n	200025fa <_svfprintf_r+0xa2>
200026fe:	9918      	ldr	r1, [sp, #96]	; 0x60
20002700:	2901      	cmp	r1, #1
20002702:	f340 8452 	ble.w	20002faa <_svfprintf_r+0xa52>
20002706:	9a11      	ldr	r2, [sp, #68]	; 0x44
20002708:	2301      	movs	r3, #1
2000270a:	6063      	str	r3, [r4, #4]
2000270c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000270e:	6022      	str	r2, [r4, #0]
20002710:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002712:	3301      	adds	r3, #1
20002714:	9338      	str	r3, [sp, #224]	; 0xe0
20002716:	3201      	adds	r2, #1
20002718:	2b07      	cmp	r3, #7
2000271a:	9239      	str	r2, [sp, #228]	; 0xe4
2000271c:	f300 8596 	bgt.w	2000324c <_svfprintf_r+0xcf4>
20002720:	3408      	adds	r4, #8
20002722:	2301      	movs	r3, #1
20002724:	6063      	str	r3, [r4, #4]
20002726:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002728:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000272a:	3301      	adds	r3, #1
2000272c:	981b      	ldr	r0, [sp, #108]	; 0x6c
2000272e:	3201      	adds	r2, #1
20002730:	2b07      	cmp	r3, #7
20002732:	9239      	str	r2, [sp, #228]	; 0xe4
20002734:	6020      	str	r0, [r4, #0]
20002736:	9338      	str	r3, [sp, #224]	; 0xe0
20002738:	f300 857d 	bgt.w	20003236 <_svfprintf_r+0xcde>
2000273c:	3408      	adds	r4, #8
2000273e:	9810      	ldr	r0, [sp, #64]	; 0x40
20002740:	2200      	movs	r2, #0
20002742:	2300      	movs	r3, #0
20002744:	9919      	ldr	r1, [sp, #100]	; 0x64
20002746:	f005 f9cd 	bl	20007ae4 <__aeabi_dcmpeq>
2000274a:	2800      	cmp	r0, #0
2000274c:	f040 8503 	bne.w	20003156 <_svfprintf_r+0xbfe>
20002750:	9918      	ldr	r1, [sp, #96]	; 0x60
20002752:	9b11      	ldr	r3, [sp, #68]	; 0x44
20002754:	1e4a      	subs	r2, r1, #1
20002756:	6062      	str	r2, [r4, #4]
20002758:	1c59      	adds	r1, r3, #1
2000275a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000275c:	6021      	str	r1, [r4, #0]
2000275e:	9939      	ldr	r1, [sp, #228]	; 0xe4
20002760:	3301      	adds	r3, #1
20002762:	9338      	str	r3, [sp, #224]	; 0xe0
20002764:	188a      	adds	r2, r1, r2
20002766:	2b07      	cmp	r3, #7
20002768:	9239      	str	r2, [sp, #228]	; 0xe4
2000276a:	f300 842f 	bgt.w	20002fcc <_svfprintf_r+0xa74>
2000276e:	3408      	adds	r4, #8
20002770:	9a1a      	ldr	r2, [sp, #104]	; 0x68
20002772:	981a      	ldr	r0, [sp, #104]	; 0x68
20002774:	6062      	str	r2, [r4, #4]
20002776:	aa3e      	add	r2, sp, #248	; 0xf8
20002778:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000277a:	6022      	str	r2, [r4, #0]
2000277c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000277e:	3301      	adds	r3, #1
20002780:	9338      	str	r3, [sp, #224]	; 0xe0
20002782:	1812      	adds	r2, r2, r0
20002784:	2b07      	cmp	r3, #7
20002786:	9239      	str	r2, [sp, #228]	; 0xe4
20002788:	f300 814f 	bgt.w	20002a2a <_svfprintf_r+0x4d2>
2000278c:	f104 0308 	add.w	r3, r4, #8
20002790:	f01a 0f04 	tst.w	sl, #4
20002794:	f000 8156 	beq.w	20002a44 <_svfprintf_r+0x4ec>
20002798:	990c      	ldr	r1, [sp, #48]	; 0x30
2000279a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
2000279c:	1a8e      	subs	r6, r1, r2
2000279e:	2e00      	cmp	r6, #0
200027a0:	f340 8150 	ble.w	20002a44 <_svfprintf_r+0x4ec>
200027a4:	2e10      	cmp	r6, #16
200027a6:	f248 37e8 	movw	r7, #33768	; 0x83e8
200027aa:	bfd8      	it	le
200027ac:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200027b0:	f340 83de 	ble.w	20002f70 <_svfprintf_r+0xa18>
200027b4:	2410      	movs	r4, #16
200027b6:	f2c2 0700 	movt	r7, #8192	; 0x2000
200027ba:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
200027be:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
200027c2:	e003      	b.n	200027cc <_svfprintf_r+0x274>
200027c4:	3e10      	subs	r6, #16
200027c6:	2e10      	cmp	r6, #16
200027c8:	f340 83d2 	ble.w	20002f70 <_svfprintf_r+0xa18>
200027cc:	605c      	str	r4, [r3, #4]
200027ce:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200027d0:	9939      	ldr	r1, [sp, #228]	; 0xe4
200027d2:	3201      	adds	r2, #1
200027d4:	601f      	str	r7, [r3, #0]
200027d6:	3110      	adds	r1, #16
200027d8:	2a07      	cmp	r2, #7
200027da:	9139      	str	r1, [sp, #228]	; 0xe4
200027dc:	f103 0308 	add.w	r3, r3, #8
200027e0:	9238      	str	r2, [sp, #224]	; 0xe0
200027e2:	ddef      	ble.n	200027c4 <_svfprintf_r+0x26c>
200027e4:	4650      	mov	r0, sl
200027e6:	4659      	mov	r1, fp
200027e8:	4642      	mov	r2, r8
200027ea:	f7ff fe27 	bl	2000243c <__sprint_r>
200027ee:	464b      	mov	r3, r9
200027f0:	2800      	cmp	r0, #0
200027f2:	d0e7      	beq.n	200027c4 <_svfprintf_r+0x26c>
200027f4:	465e      	mov	r6, fp
200027f6:	89b3      	ldrh	r3, [r6, #12]
200027f8:	980d      	ldr	r0, [sp, #52]	; 0x34
200027fa:	f013 0f40 	tst.w	r3, #64	; 0x40
200027fe:	bf18      	it	ne
20002800:	f04f 30ff 	movne.w	r0, #4294967295
20002804:	900d      	str	r0, [sp, #52]	; 0x34
20002806:	980d      	ldr	r0, [sp, #52]	; 0x34
20002808:	b045      	add	sp, #276	; 0x114
2000280a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000280e:	f01a 0f20 	tst.w	sl, #32
20002812:	f248 402c 	movw	r0, #33836	; 0x842c
20002816:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000281a:	9214      	str	r2, [sp, #80]	; 0x50
2000281c:	9017      	str	r0, [sp, #92]	; 0x5c
2000281e:	f000 82c3 	beq.w	20002da8 <_svfprintf_r+0x850>
20002822:	990a      	ldr	r1, [sp, #40]	; 0x28
20002824:	1dcb      	adds	r3, r1, #7
20002826:	f023 0307 	bic.w	r3, r3, #7
2000282a:	f103 0208 	add.w	r2, r3, #8
2000282e:	920a      	str	r2, [sp, #40]	; 0x28
20002830:	e9d3 6700 	ldrd	r6, r7, [r3]
20002834:	ea56 0107 	orrs.w	r1, r6, r7
20002838:	bf0c      	ite	eq
2000283a:	2200      	moveq	r2, #0
2000283c:	2201      	movne	r2, #1
2000283e:	ea1a 0f02 	tst.w	sl, r2
20002842:	f040 84bc 	bne.w	200031be <_svfprintf_r+0xc66>
20002846:	2302      	movs	r3, #2
20002848:	f04f 0100 	mov.w	r1, #0
2000284c:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20002850:	f1b8 0f00 	cmp.w	r8, #0
20002854:	bfa8      	it	ge
20002856:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
2000285a:	f1b8 0f00 	cmp.w	r8, #0
2000285e:	bf18      	it	ne
20002860:	f042 0201 	orrne.w	r2, r2, #1
20002864:	2a00      	cmp	r2, #0
20002866:	f000 8160 	beq.w	20002b2a <_svfprintf_r+0x5d2>
2000286a:	2b01      	cmp	r3, #1
2000286c:	f000 8434 	beq.w	200030d8 <_svfprintf_r+0xb80>
20002870:	2b02      	cmp	r3, #2
20002872:	f000 8417 	beq.w	200030a4 <_svfprintf_r+0xb4c>
20002876:	9916      	ldr	r1, [sp, #88]	; 0x58
20002878:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000287c:	9111      	str	r1, [sp, #68]	; 0x44
2000287e:	ea4f 08d6 	mov.w	r8, r6, lsr #3
20002882:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
20002886:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
2000288a:	f006 0007 	and.w	r0, r6, #7
2000288e:	4667      	mov	r7, ip
20002890:	4646      	mov	r6, r8
20002892:	3030      	adds	r0, #48	; 0x30
20002894:	ea56 0207 	orrs.w	r2, r6, r7
20002898:	f801 0d01 	strb.w	r0, [r1, #-1]!
2000289c:	d1ef      	bne.n	2000287e <_svfprintf_r+0x326>
2000289e:	f01a 0f01 	tst.w	sl, #1
200028a2:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
200028a6:	9111      	str	r1, [sp, #68]	; 0x44
200028a8:	f040 84db 	bne.w	20003262 <_svfprintf_r+0xd0a>
200028ac:	9b16      	ldr	r3, [sp, #88]	; 0x58
200028ae:	1a5b      	subs	r3, r3, r1
200028b0:	930e      	str	r3, [sp, #56]	; 0x38
200028b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200028b4:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
200028b8:	4543      	cmp	r3, r8
200028ba:	bfb8      	it	lt
200028bc:	4643      	movlt	r3, r8
200028be:	930b      	str	r3, [sp, #44]	; 0x2c
200028c0:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200028c4:	b113      	cbz	r3, 200028cc <_svfprintf_r+0x374>
200028c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200028c8:	3101      	adds	r1, #1
200028ca:	910b      	str	r1, [sp, #44]	; 0x2c
200028cc:	f01a 0202 	ands.w	r2, sl, #2
200028d0:	9213      	str	r2, [sp, #76]	; 0x4c
200028d2:	d002      	beq.n	200028da <_svfprintf_r+0x382>
200028d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
200028d6:	3302      	adds	r3, #2
200028d8:	930b      	str	r3, [sp, #44]	; 0x2c
200028da:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
200028de:	9012      	str	r0, [sp, #72]	; 0x48
200028e0:	d138      	bne.n	20002954 <_svfprintf_r+0x3fc>
200028e2:	990c      	ldr	r1, [sp, #48]	; 0x30
200028e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200028e6:	1a8e      	subs	r6, r1, r2
200028e8:	2e00      	cmp	r6, #0
200028ea:	dd33      	ble.n	20002954 <_svfprintf_r+0x3fc>
200028ec:	2e10      	cmp	r6, #16
200028ee:	f248 37e8 	movw	r7, #33768	; 0x83e8
200028f2:	bfd8      	it	le
200028f4:	f2c2 0700 	movtle	r7, #8192	; 0x2000
200028f8:	dd20      	ble.n	2000293c <_svfprintf_r+0x3e4>
200028fa:	f04f 0810 	mov.w	r8, #16
200028fe:	f2c2 0700 	movt	r7, #8192	; 0x2000
20002902:	e002      	b.n	2000290a <_svfprintf_r+0x3b2>
20002904:	3e10      	subs	r6, #16
20002906:	2e10      	cmp	r6, #16
20002908:	dd18      	ble.n	2000293c <_svfprintf_r+0x3e4>
2000290a:	f8c4 8004 	str.w	r8, [r4, #4]
2000290e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002910:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002912:	3301      	adds	r3, #1
20002914:	6027      	str	r7, [r4, #0]
20002916:	3210      	adds	r2, #16
20002918:	2b07      	cmp	r3, #7
2000291a:	9239      	str	r2, [sp, #228]	; 0xe4
2000291c:	f104 0408 	add.w	r4, r4, #8
20002920:	9338      	str	r3, [sp, #224]	; 0xe0
20002922:	ddef      	ble.n	20002904 <_svfprintf_r+0x3ac>
20002924:	9809      	ldr	r0, [sp, #36]	; 0x24
20002926:	4659      	mov	r1, fp
20002928:	aa37      	add	r2, sp, #220	; 0xdc
2000292a:	464c      	mov	r4, r9
2000292c:	f7ff fd86 	bl	2000243c <__sprint_r>
20002930:	2800      	cmp	r0, #0
20002932:	f47f af5f 	bne.w	200027f4 <_svfprintf_r+0x29c>
20002936:	3e10      	subs	r6, #16
20002938:	2e10      	cmp	r6, #16
2000293a:	dce6      	bgt.n	2000290a <_svfprintf_r+0x3b2>
2000293c:	6066      	str	r6, [r4, #4]
2000293e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002940:	6027      	str	r7, [r4, #0]
20002942:	1c5a      	adds	r2, r3, #1
20002944:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20002946:	9238      	str	r2, [sp, #224]	; 0xe0
20002948:	199b      	adds	r3, r3, r6
2000294a:	2a07      	cmp	r2, #7
2000294c:	9339      	str	r3, [sp, #228]	; 0xe4
2000294e:	f300 83f7 	bgt.w	20003140 <_svfprintf_r+0xbe8>
20002952:	3408      	adds	r4, #8
20002954:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20002958:	b173      	cbz	r3, 20002978 <_svfprintf_r+0x420>
2000295a:	2301      	movs	r3, #1
2000295c:	6063      	str	r3, [r4, #4]
2000295e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002960:	aa43      	add	r2, sp, #268	; 0x10c
20002962:	3203      	adds	r2, #3
20002964:	6022      	str	r2, [r4, #0]
20002966:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002968:	3301      	adds	r3, #1
2000296a:	9338      	str	r3, [sp, #224]	; 0xe0
2000296c:	3201      	adds	r2, #1
2000296e:	2b07      	cmp	r3, #7
20002970:	9239      	str	r2, [sp, #228]	; 0xe4
20002972:	f300 8340 	bgt.w	20002ff6 <_svfprintf_r+0xa9e>
20002976:	3408      	adds	r4, #8
20002978:	9b13      	ldr	r3, [sp, #76]	; 0x4c
2000297a:	b16b      	cbz	r3, 20002998 <_svfprintf_r+0x440>
2000297c:	2302      	movs	r3, #2
2000297e:	6063      	str	r3, [r4, #4]
20002980:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002982:	aa43      	add	r2, sp, #268	; 0x10c
20002984:	6022      	str	r2, [r4, #0]
20002986:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002988:	3301      	adds	r3, #1
2000298a:	9338      	str	r3, [sp, #224]	; 0xe0
2000298c:	3202      	adds	r2, #2
2000298e:	2b07      	cmp	r3, #7
20002990:	9239      	str	r2, [sp, #228]	; 0xe4
20002992:	f300 833a 	bgt.w	2000300a <_svfprintf_r+0xab2>
20002996:	3408      	adds	r4, #8
20002998:	9812      	ldr	r0, [sp, #72]	; 0x48
2000299a:	2880      	cmp	r0, #128	; 0x80
2000299c:	f000 82b2 	beq.w	20002f04 <_svfprintf_r+0x9ac>
200029a0:	9815      	ldr	r0, [sp, #84]	; 0x54
200029a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
200029a4:	1ac6      	subs	r6, r0, r3
200029a6:	2e00      	cmp	r6, #0
200029a8:	dd2e      	ble.n	20002a08 <_svfprintf_r+0x4b0>
200029aa:	2e10      	cmp	r6, #16
200029ac:	4fa7      	ldr	r7, [pc, #668]	; (20002c4c <_svfprintf_r+0x6f4>)
200029ae:	bfc8      	it	gt
200029b0:	f04f 0810 	movgt.w	r8, #16
200029b4:	dc03      	bgt.n	200029be <_svfprintf_r+0x466>
200029b6:	e01b      	b.n	200029f0 <_svfprintf_r+0x498>
200029b8:	3e10      	subs	r6, #16
200029ba:	2e10      	cmp	r6, #16
200029bc:	dd18      	ble.n	200029f0 <_svfprintf_r+0x498>
200029be:	f8c4 8004 	str.w	r8, [r4, #4]
200029c2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200029c4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200029c6:	3301      	adds	r3, #1
200029c8:	6027      	str	r7, [r4, #0]
200029ca:	3210      	adds	r2, #16
200029cc:	2b07      	cmp	r3, #7
200029ce:	9239      	str	r2, [sp, #228]	; 0xe4
200029d0:	f104 0408 	add.w	r4, r4, #8
200029d4:	9338      	str	r3, [sp, #224]	; 0xe0
200029d6:	ddef      	ble.n	200029b8 <_svfprintf_r+0x460>
200029d8:	9809      	ldr	r0, [sp, #36]	; 0x24
200029da:	4659      	mov	r1, fp
200029dc:	aa37      	add	r2, sp, #220	; 0xdc
200029de:	464c      	mov	r4, r9
200029e0:	f7ff fd2c 	bl	2000243c <__sprint_r>
200029e4:	2800      	cmp	r0, #0
200029e6:	f47f af05 	bne.w	200027f4 <_svfprintf_r+0x29c>
200029ea:	3e10      	subs	r6, #16
200029ec:	2e10      	cmp	r6, #16
200029ee:	dce6      	bgt.n	200029be <_svfprintf_r+0x466>
200029f0:	6066      	str	r6, [r4, #4]
200029f2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200029f4:	6027      	str	r7, [r4, #0]
200029f6:	1c5a      	adds	r2, r3, #1
200029f8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200029fa:	9238      	str	r2, [sp, #224]	; 0xe0
200029fc:	199b      	adds	r3, r3, r6
200029fe:	2a07      	cmp	r2, #7
20002a00:	9339      	str	r3, [sp, #228]	; 0xe4
20002a02:	f300 82ee 	bgt.w	20002fe2 <_svfprintf_r+0xa8a>
20002a06:	3408      	adds	r4, #8
20002a08:	f41a 7f80 	tst.w	sl, #256	; 0x100
20002a0c:	f040 8219 	bne.w	20002e42 <_svfprintf_r+0x8ea>
20002a10:	990e      	ldr	r1, [sp, #56]	; 0x38
20002a12:	9a11      	ldr	r2, [sp, #68]	; 0x44
20002a14:	6061      	str	r1, [r4, #4]
20002a16:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002a18:	6022      	str	r2, [r4, #0]
20002a1a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002a1c:	3301      	adds	r3, #1
20002a1e:	9338      	str	r3, [sp, #224]	; 0xe0
20002a20:	1852      	adds	r2, r2, r1
20002a22:	2b07      	cmp	r3, #7
20002a24:	9239      	str	r2, [sp, #228]	; 0xe4
20002a26:	f77f aeb1 	ble.w	2000278c <_svfprintf_r+0x234>
20002a2a:	9809      	ldr	r0, [sp, #36]	; 0x24
20002a2c:	4659      	mov	r1, fp
20002a2e:	aa37      	add	r2, sp, #220	; 0xdc
20002a30:	f7ff fd04 	bl	2000243c <__sprint_r>
20002a34:	2800      	cmp	r0, #0
20002a36:	f47f aedd 	bne.w	200027f4 <_svfprintf_r+0x29c>
20002a3a:	f01a 0f04 	tst.w	sl, #4
20002a3e:	464b      	mov	r3, r9
20002a40:	f47f aeaa 	bne.w	20002798 <_svfprintf_r+0x240>
20002a44:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20002a46:	980d      	ldr	r0, [sp, #52]	; 0x34
20002a48:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002a4a:	990c      	ldr	r1, [sp, #48]	; 0x30
20002a4c:	428a      	cmp	r2, r1
20002a4e:	bfac      	ite	ge
20002a50:	1880      	addge	r0, r0, r2
20002a52:	1840      	addlt	r0, r0, r1
20002a54:	900d      	str	r0, [sp, #52]	; 0x34
20002a56:	2b00      	cmp	r3, #0
20002a58:	f040 829e 	bne.w	20002f98 <_svfprintf_r+0xa40>
20002a5c:	2300      	movs	r3, #0
20002a5e:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
20002a62:	9338      	str	r3, [sp, #224]	; 0xe0
20002a64:	464c      	mov	r4, r9
20002a66:	e5a1      	b.n	200025ac <_svfprintf_r+0x54>
20002a68:	9214      	str	r2, [sp, #80]	; 0x50
20002a6a:	2a00      	cmp	r2, #0
20002a6c:	f000 8504 	beq.w	20003478 <_svfprintf_r+0xf20>
20002a70:	2001      	movs	r0, #1
20002a72:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
20002a76:	f04f 0100 	mov.w	r1, #0
20002a7a:	aa2d      	add	r2, sp, #180	; 0xb4
20002a7c:	900b      	str	r0, [sp, #44]	; 0x2c
20002a7e:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20002a82:	9211      	str	r2, [sp, #68]	; 0x44
20002a84:	900e      	str	r0, [sp, #56]	; 0x38
20002a86:	2100      	movs	r1, #0
20002a88:	9115      	str	r1, [sp, #84]	; 0x54
20002a8a:	e71f      	b.n	200028cc <_svfprintf_r+0x374>
20002a8c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20002a90:	2b00      	cmp	r3, #0
20002a92:	f040 840c 	bne.w	200032ae <_svfprintf_r+0xd56>
20002a96:	990a      	ldr	r1, [sp, #40]	; 0x28
20002a98:	462b      	mov	r3, r5
20002a9a:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
20002a9e:	782a      	ldrb	r2, [r5, #0]
20002aa0:	910a      	str	r1, [sp, #40]	; 0x28
20002aa2:	e5c2      	b.n	2000262a <_svfprintf_r+0xd2>
20002aa4:	990a      	ldr	r1, [sp, #40]	; 0x28
20002aa6:	f04a 0a01 	orr.w	sl, sl, #1
20002aaa:	782a      	ldrb	r2, [r5, #0]
20002aac:	462b      	mov	r3, r5
20002aae:	910a      	str	r1, [sp, #40]	; 0x28
20002ab0:	e5bb      	b.n	2000262a <_svfprintf_r+0xd2>
20002ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002ab4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002ab6:	681b      	ldr	r3, [r3, #0]
20002ab8:	1d11      	adds	r1, r2, #4
20002aba:	2b00      	cmp	r3, #0
20002abc:	930c      	str	r3, [sp, #48]	; 0x30
20002abe:	f2c0 85b2 	blt.w	20003626 <_svfprintf_r+0x10ce>
20002ac2:	782a      	ldrb	r2, [r5, #0]
20002ac4:	462b      	mov	r3, r5
20002ac6:	910a      	str	r1, [sp, #40]	; 0x28
20002ac8:	e5af      	b.n	2000262a <_svfprintf_r+0xd2>
20002aca:	990a      	ldr	r1, [sp, #40]	; 0x28
20002acc:	462b      	mov	r3, r5
20002ace:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
20002ad2:	782a      	ldrb	r2, [r5, #0]
20002ad4:	910a      	str	r1, [sp, #40]	; 0x28
20002ad6:	e5a8      	b.n	2000262a <_svfprintf_r+0xd2>
20002ad8:	f04a 0a10 	orr.w	sl, sl, #16
20002adc:	9214      	str	r2, [sp, #80]	; 0x50
20002ade:	f01a 0f20 	tst.w	sl, #32
20002ae2:	f000 8187 	beq.w	20002df4 <_svfprintf_r+0x89c>
20002ae6:	980a      	ldr	r0, [sp, #40]	; 0x28
20002ae8:	1dc3      	adds	r3, r0, #7
20002aea:	f023 0307 	bic.w	r3, r3, #7
20002aee:	f103 0108 	add.w	r1, r3, #8
20002af2:	910a      	str	r1, [sp, #40]	; 0x28
20002af4:	e9d3 6700 	ldrd	r6, r7, [r3]
20002af8:	2e00      	cmp	r6, #0
20002afa:	f177 0000 	sbcs.w	r0, r7, #0
20002afe:	f2c0 8376 	blt.w	200031ee <_svfprintf_r+0xc96>
20002b02:	ea56 0107 	orrs.w	r1, r6, r7
20002b06:	f04f 0301 	mov.w	r3, #1
20002b0a:	bf0c      	ite	eq
20002b0c:	2200      	moveq	r2, #0
20002b0e:	2201      	movne	r2, #1
20002b10:	f1b8 0f00 	cmp.w	r8, #0
20002b14:	bfa8      	it	ge
20002b16:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
20002b1a:	f1b8 0f00 	cmp.w	r8, #0
20002b1e:	bf18      	it	ne
20002b20:	f042 0201 	orrne.w	r2, r2, #1
20002b24:	2a00      	cmp	r2, #0
20002b26:	f47f aea0 	bne.w	2000286a <_svfprintf_r+0x312>
20002b2a:	2b00      	cmp	r3, #0
20002b2c:	f040 81e5 	bne.w	20002efa <_svfprintf_r+0x9a2>
20002b30:	f01a 0f01 	tst.w	sl, #1
20002b34:	f000 81e1 	beq.w	20002efa <_svfprintf_r+0x9a2>
20002b38:	2330      	movs	r3, #48	; 0x30
20002b3a:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
20002b3e:	ab2d      	add	r3, sp, #180	; 0xb4
20002b40:	2001      	movs	r0, #1
20002b42:	3327      	adds	r3, #39	; 0x27
20002b44:	900e      	str	r0, [sp, #56]	; 0x38
20002b46:	9311      	str	r3, [sp, #68]	; 0x44
20002b48:	e6b3      	b.n	200028b2 <_svfprintf_r+0x35a>
20002b4a:	f01a 0f08 	tst.w	sl, #8
20002b4e:	9214      	str	r2, [sp, #80]	; 0x50
20002b50:	f000 83bf 	beq.w	200032d2 <_svfprintf_r+0xd7a>
20002b54:	980a      	ldr	r0, [sp, #40]	; 0x28
20002b56:	1dc3      	adds	r3, r0, #7
20002b58:	f023 0307 	bic.w	r3, r3, #7
20002b5c:	f103 0108 	add.w	r1, r3, #8
20002b60:	910a      	str	r1, [sp, #40]	; 0x28
20002b62:	685e      	ldr	r6, [r3, #4]
20002b64:	681f      	ldr	r7, [r3, #0]
20002b66:	9619      	str	r6, [sp, #100]	; 0x64
20002b68:	9710      	str	r7, [sp, #64]	; 0x40
20002b6a:	4638      	mov	r0, r7
20002b6c:	4631      	mov	r1, r6
20002b6e:	f003 fdbf 	bl	200066f0 <__isinfd>
20002b72:	4603      	mov	r3, r0
20002b74:	2800      	cmp	r0, #0
20002b76:	f000 8493 	beq.w	200034a0 <_svfprintf_r+0xf48>
20002b7a:	4638      	mov	r0, r7
20002b7c:	2200      	movs	r2, #0
20002b7e:	2300      	movs	r3, #0
20002b80:	4631      	mov	r1, r6
20002b82:	f004 ffb9 	bl	20007af8 <__aeabi_dcmplt>
20002b86:	2800      	cmp	r0, #0
20002b88:	f040 8415 	bne.w	200033b6 <_svfprintf_r+0xe5e>
20002b8c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20002b90:	2003      	movs	r0, #3
20002b92:	f248 4220 	movw	r2, #33824	; 0x8420
20002b96:	f248 411c 	movw	r1, #33820	; 0x841c
20002b9a:	900b      	str	r0, [sp, #44]	; 0x2c
20002b9c:	9814      	ldr	r0, [sp, #80]	; 0x50
20002b9e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002ba2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002ba6:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
20002baa:	2847      	cmp	r0, #71	; 0x47
20002bac:	bfd8      	it	le
20002bae:	460a      	movle	r2, r1
20002bb0:	2103      	movs	r1, #3
20002bb2:	9211      	str	r2, [sp, #68]	; 0x44
20002bb4:	2200      	movs	r2, #0
20002bb6:	910e      	str	r1, [sp, #56]	; 0x38
20002bb8:	9215      	str	r2, [sp, #84]	; 0x54
20002bba:	e683      	b.n	200028c4 <_svfprintf_r+0x36c>
20002bbc:	990a      	ldr	r1, [sp, #40]	; 0x28
20002bbe:	f04a 0a08 	orr.w	sl, sl, #8
20002bc2:	782a      	ldrb	r2, [r5, #0]
20002bc4:	462b      	mov	r3, r5
20002bc6:	910a      	str	r1, [sp, #40]	; 0x28
20002bc8:	e52f      	b.n	2000262a <_svfprintf_r+0xd2>
20002bca:	990a      	ldr	r1, [sp, #40]	; 0x28
20002bcc:	782a      	ldrb	r2, [r5, #0]
20002bce:	f04a 0a04 	orr.w	sl, sl, #4
20002bd2:	462b      	mov	r3, r5
20002bd4:	910a      	str	r1, [sp, #40]	; 0x28
20002bd6:	e528      	b.n	2000262a <_svfprintf_r+0xd2>
20002bd8:	462b      	mov	r3, r5
20002bda:	f813 2b01 	ldrb.w	r2, [r3], #1
20002bde:	2a2a      	cmp	r2, #42	; 0x2a
20002be0:	f000 86cf 	beq.w	20003982 <_svfprintf_r+0x142a>
20002be4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002be8:	2909      	cmp	r1, #9
20002bea:	bf88      	it	hi
20002bec:	f04f 0800 	movhi.w	r8, #0
20002bf0:	d810      	bhi.n	20002c14 <_svfprintf_r+0x6bc>
20002bf2:	3502      	adds	r5, #2
20002bf4:	f04f 0800 	mov.w	r8, #0
20002bf8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
20002bfc:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20002c00:	462b      	mov	r3, r5
20002c02:	3501      	adds	r5, #1
20002c04:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20002c08:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002c0c:	2909      	cmp	r1, #9
20002c0e:	d9f3      	bls.n	20002bf8 <_svfprintf_r+0x6a0>
20002c10:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
20002c14:	461d      	mov	r5, r3
20002c16:	e509      	b.n	2000262c <_svfprintf_r+0xd4>
20002c18:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c1a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
20002c1e:	782a      	ldrb	r2, [r5, #0]
20002c20:	462b      	mov	r3, r5
20002c22:	910a      	str	r1, [sp, #40]	; 0x28
20002c24:	e501      	b.n	2000262a <_svfprintf_r+0xd2>
20002c26:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002c2a:	2600      	movs	r6, #0
20002c2c:	462b      	mov	r3, r5
20002c2e:	eb06 0686 	add.w	r6, r6, r6, lsl #2
20002c32:	f813 2b01 	ldrb.w	r2, [r3], #1
20002c36:	eb01 0646 	add.w	r6, r1, r6, lsl #1
20002c3a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20002c3e:	461d      	mov	r5, r3
20002c40:	2909      	cmp	r1, #9
20002c42:	d9f3      	bls.n	20002c2c <_svfprintf_r+0x6d4>
20002c44:	960c      	str	r6, [sp, #48]	; 0x30
20002c46:	461d      	mov	r5, r3
20002c48:	e4f0      	b.n	2000262c <_svfprintf_r+0xd4>
20002c4a:	bf00      	nop
20002c4c:	200083f8 	.word	0x200083f8
20002c50:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
20002c54:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c56:	e734      	b.n	20002ac2 <_svfprintf_r+0x56a>
20002c58:	782a      	ldrb	r2, [r5, #0]
20002c5a:	2a6c      	cmp	r2, #108	; 0x6c
20002c5c:	f000 8418 	beq.w	20003490 <_svfprintf_r+0xf38>
20002c60:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c62:	f04a 0a10 	orr.w	sl, sl, #16
20002c66:	462b      	mov	r3, r5
20002c68:	910a      	str	r1, [sp, #40]	; 0x28
20002c6a:	e4de      	b.n	2000262a <_svfprintf_r+0xd2>
20002c6c:	f01a 0f20 	tst.w	sl, #32
20002c70:	f000 8323 	beq.w	200032ba <_svfprintf_r+0xd62>
20002c74:	990a      	ldr	r1, [sp, #40]	; 0x28
20002c76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
20002c78:	680b      	ldr	r3, [r1, #0]
20002c7a:	4610      	mov	r0, r2
20002c7c:	ea4f 71e0 	mov.w	r1, r0, asr #31
20002c80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002c82:	e9c3 0100 	strd	r0, r1, [r3]
20002c86:	f102 0a04 	add.w	sl, r2, #4
20002c8a:	e48f      	b.n	200025ac <_svfprintf_r+0x54>
20002c8c:	f01a 0320 	ands.w	r3, sl, #32
20002c90:	9214      	str	r2, [sp, #80]	; 0x50
20002c92:	f000 80c7 	beq.w	20002e24 <_svfprintf_r+0x8cc>
20002c96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002c98:	1dda      	adds	r2, r3, #7
20002c9a:	2300      	movs	r3, #0
20002c9c:	f022 0207 	bic.w	r2, r2, #7
20002ca0:	f102 0008 	add.w	r0, r2, #8
20002ca4:	900a      	str	r0, [sp, #40]	; 0x28
20002ca6:	e9d2 6700 	ldrd	r6, r7, [r2]
20002caa:	ea56 0107 	orrs.w	r1, r6, r7
20002cae:	bf0c      	ite	eq
20002cb0:	2200      	moveq	r2, #0
20002cb2:	2201      	movne	r2, #1
20002cb4:	e5c8      	b.n	20002848 <_svfprintf_r+0x2f0>
20002cb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002cb8:	f248 402c 	movw	r0, #33836	; 0x842c
20002cbc:	990a      	ldr	r1, [sp, #40]	; 0x28
20002cbe:	2378      	movs	r3, #120	; 0x78
20002cc0:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002cc4:	9314      	str	r3, [sp, #80]	; 0x50
20002cc6:	6816      	ldr	r6, [r2, #0]
20002cc8:	3104      	adds	r1, #4
20002cca:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
20002cce:	f04a 0a02 	orr.w	sl, sl, #2
20002cd2:	2330      	movs	r3, #48	; 0x30
20002cd4:	1e32      	subs	r2, r6, #0
20002cd6:	bf18      	it	ne
20002cd8:	2201      	movne	r2, #1
20002cda:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
20002cde:	4636      	mov	r6, r6
20002ce0:	f04f 0700 	mov.w	r7, #0
20002ce4:	9017      	str	r0, [sp, #92]	; 0x5c
20002ce6:	2302      	movs	r3, #2
20002ce8:	910a      	str	r1, [sp, #40]	; 0x28
20002cea:	e5ad      	b.n	20002848 <_svfprintf_r+0x2f0>
20002cec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002cee:	9214      	str	r2, [sp, #80]	; 0x50
20002cf0:	f04f 0200 	mov.w	r2, #0
20002cf4:	1d18      	adds	r0, r3, #4
20002cf6:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
20002cfa:	681b      	ldr	r3, [r3, #0]
20002cfc:	900a      	str	r0, [sp, #40]	; 0x28
20002cfe:	9311      	str	r3, [sp, #68]	; 0x44
20002d00:	2b00      	cmp	r3, #0
20002d02:	f000 854d 	beq.w	200037a0 <_svfprintf_r+0x1248>
20002d06:	f1b8 0f00 	cmp.w	r8, #0
20002d0a:	9811      	ldr	r0, [sp, #68]	; 0x44
20002d0c:	f2c0 852a 	blt.w	20003764 <_svfprintf_r+0x120c>
20002d10:	2100      	movs	r1, #0
20002d12:	4642      	mov	r2, r8
20002d14:	f002 fd62 	bl	200057dc <memchr>
20002d18:	4603      	mov	r3, r0
20002d1a:	2800      	cmp	r0, #0
20002d1c:	f000 856e 	beq.w	200037fc <_svfprintf_r+0x12a4>
20002d20:	9811      	ldr	r0, [sp, #68]	; 0x44
20002d22:	1a1b      	subs	r3, r3, r0
20002d24:	930e      	str	r3, [sp, #56]	; 0x38
20002d26:	4543      	cmp	r3, r8
20002d28:	f340 8482 	ble.w	20003630 <_svfprintf_r+0x10d8>
20002d2c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20002d30:	2100      	movs	r1, #0
20002d32:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20002d36:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20002d3a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20002d3e:	9115      	str	r1, [sp, #84]	; 0x54
20002d40:	e5c0      	b.n	200028c4 <_svfprintf_r+0x36c>
20002d42:	f01a 0f20 	tst.w	sl, #32
20002d46:	9214      	str	r2, [sp, #80]	; 0x50
20002d48:	d010      	beq.n	20002d6c <_svfprintf_r+0x814>
20002d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20002d4c:	1dda      	adds	r2, r3, #7
20002d4e:	2301      	movs	r3, #1
20002d50:	e7a4      	b.n	20002c9c <_svfprintf_r+0x744>
20002d52:	990a      	ldr	r1, [sp, #40]	; 0x28
20002d54:	f04a 0a20 	orr.w	sl, sl, #32
20002d58:	782a      	ldrb	r2, [r5, #0]
20002d5a:	462b      	mov	r3, r5
20002d5c:	910a      	str	r1, [sp, #40]	; 0x28
20002d5e:	e464      	b.n	2000262a <_svfprintf_r+0xd2>
20002d60:	f04a 0a10 	orr.w	sl, sl, #16
20002d64:	9214      	str	r2, [sp, #80]	; 0x50
20002d66:	f01a 0f20 	tst.w	sl, #32
20002d6a:	d1ee      	bne.n	20002d4a <_svfprintf_r+0x7f2>
20002d6c:	f01a 0f10 	tst.w	sl, #16
20002d70:	f040 8254 	bne.w	2000321c <_svfprintf_r+0xcc4>
20002d74:	f01a 0f40 	tst.w	sl, #64	; 0x40
20002d78:	f000 8250 	beq.w	2000321c <_svfprintf_r+0xcc4>
20002d7c:	980a      	ldr	r0, [sp, #40]	; 0x28
20002d7e:	2301      	movs	r3, #1
20002d80:	1d01      	adds	r1, r0, #4
20002d82:	910a      	str	r1, [sp, #40]	; 0x28
20002d84:	8806      	ldrh	r6, [r0, #0]
20002d86:	1e32      	subs	r2, r6, #0
20002d88:	bf18      	it	ne
20002d8a:	2201      	movne	r2, #1
20002d8c:	4636      	mov	r6, r6
20002d8e:	f04f 0700 	mov.w	r7, #0
20002d92:	e559      	b.n	20002848 <_svfprintf_r+0x2f0>
20002d94:	f01a 0f20 	tst.w	sl, #32
20002d98:	9214      	str	r2, [sp, #80]	; 0x50
20002d9a:	f248 4208 	movw	r2, #33800	; 0x8408
20002d9e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002da2:	9217      	str	r2, [sp, #92]	; 0x5c
20002da4:	f47f ad3d 	bne.w	20002822 <_svfprintf_r+0x2ca>
20002da8:	f01a 0f10 	tst.w	sl, #16
20002dac:	f040 822d 	bne.w	2000320a <_svfprintf_r+0xcb2>
20002db0:	f01a 0f40 	tst.w	sl, #64	; 0x40
20002db4:	f000 8229 	beq.w	2000320a <_svfprintf_r+0xcb2>
20002db8:	990a      	ldr	r1, [sp, #40]	; 0x28
20002dba:	1d0a      	adds	r2, r1, #4
20002dbc:	920a      	str	r2, [sp, #40]	; 0x28
20002dbe:	880e      	ldrh	r6, [r1, #0]
20002dc0:	4636      	mov	r6, r6
20002dc2:	f04f 0700 	mov.w	r7, #0
20002dc6:	e535      	b.n	20002834 <_svfprintf_r+0x2dc>
20002dc8:	9214      	str	r2, [sp, #80]	; 0x50
20002dca:	2001      	movs	r0, #1
20002dcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002dce:	f04f 0100 	mov.w	r1, #0
20002dd2:	900b      	str	r0, [sp, #44]	; 0x2c
20002dd4:	900e      	str	r0, [sp, #56]	; 0x38
20002dd6:	6813      	ldr	r3, [r2, #0]
20002dd8:	3204      	adds	r2, #4
20002dda:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
20002dde:	920a      	str	r2, [sp, #40]	; 0x28
20002de0:	aa2d      	add	r2, sp, #180	; 0xb4
20002de2:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
20002de6:	9211      	str	r2, [sp, #68]	; 0x44
20002de8:	e64d      	b.n	20002a86 <_svfprintf_r+0x52e>
20002dea:	f01a 0f20 	tst.w	sl, #32
20002dee:	9214      	str	r2, [sp, #80]	; 0x50
20002df0:	f47f ae79 	bne.w	20002ae6 <_svfprintf_r+0x58e>
20002df4:	f01a 0f10 	tst.w	sl, #16
20002df8:	f040 81ed 	bne.w	200031d6 <_svfprintf_r+0xc7e>
20002dfc:	f01a 0f40 	tst.w	sl, #64	; 0x40
20002e00:	f000 81e9 	beq.w	200031d6 <_svfprintf_r+0xc7e>
20002e04:	980a      	ldr	r0, [sp, #40]	; 0x28
20002e06:	1d01      	adds	r1, r0, #4
20002e08:	910a      	str	r1, [sp, #40]	; 0x28
20002e0a:	f9b0 6000 	ldrsh.w	r6, [r0]
20002e0e:	4636      	mov	r6, r6
20002e10:	ea4f 77e6 	mov.w	r7, r6, asr #31
20002e14:	e670      	b.n	20002af8 <_svfprintf_r+0x5a0>
20002e16:	f04a 0a10 	orr.w	sl, sl, #16
20002e1a:	9214      	str	r2, [sp, #80]	; 0x50
20002e1c:	f01a 0320 	ands.w	r3, sl, #32
20002e20:	f47f af39 	bne.w	20002c96 <_svfprintf_r+0x73e>
20002e24:	f01a 0210 	ands.w	r2, sl, #16
20002e28:	f000 825f 	beq.w	200032ea <_svfprintf_r+0xd92>
20002e2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20002e2e:	1d10      	adds	r0, r2, #4
20002e30:	900a      	str	r0, [sp, #40]	; 0x28
20002e32:	6816      	ldr	r6, [r2, #0]
20002e34:	1e32      	subs	r2, r6, #0
20002e36:	bf18      	it	ne
20002e38:	2201      	movne	r2, #1
20002e3a:	4636      	mov	r6, r6
20002e3c:	f04f 0700 	mov.w	r7, #0
20002e40:	e502      	b.n	20002848 <_svfprintf_r+0x2f0>
20002e42:	9b14      	ldr	r3, [sp, #80]	; 0x50
20002e44:	2b65      	cmp	r3, #101	; 0x65
20002e46:	f77f ac5a 	ble.w	200026fe <_svfprintf_r+0x1a6>
20002e4a:	9810      	ldr	r0, [sp, #64]	; 0x40
20002e4c:	2200      	movs	r2, #0
20002e4e:	2300      	movs	r3, #0
20002e50:	9919      	ldr	r1, [sp, #100]	; 0x64
20002e52:	f004 fe47 	bl	20007ae4 <__aeabi_dcmpeq>
20002e56:	2800      	cmp	r0, #0
20002e58:	f000 80e1 	beq.w	2000301e <_svfprintf_r+0xac6>
20002e5c:	2301      	movs	r3, #1
20002e5e:	6063      	str	r3, [r4, #4]
20002e60:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20002e62:	f248 4348 	movw	r3, #33864	; 0x8448
20002e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e6a:	6023      	str	r3, [r4, #0]
20002e6c:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20002e6e:	3201      	adds	r2, #1
20002e70:	9238      	str	r2, [sp, #224]	; 0xe0
20002e72:	3301      	adds	r3, #1
20002e74:	2a07      	cmp	r2, #7
20002e76:	9339      	str	r3, [sp, #228]	; 0xe4
20002e78:	bfd8      	it	le
20002e7a:	f104 0308 	addle.w	r3, r4, #8
20002e7e:	f300 829f 	bgt.w	200033c0 <_svfprintf_r+0xe68>
20002e82:	9a42      	ldr	r2, [sp, #264]	; 0x108
20002e84:	9818      	ldr	r0, [sp, #96]	; 0x60
20002e86:	4282      	cmp	r2, r0
20002e88:	db03      	blt.n	20002e92 <_svfprintf_r+0x93a>
20002e8a:	f01a 0f01 	tst.w	sl, #1
20002e8e:	f43f ac7f 	beq.w	20002790 <_svfprintf_r+0x238>
20002e92:	991b      	ldr	r1, [sp, #108]	; 0x6c
20002e94:	2201      	movs	r2, #1
20002e96:	605a      	str	r2, [r3, #4]
20002e98:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20002e9a:	6019      	str	r1, [r3, #0]
20002e9c:	9939      	ldr	r1, [sp, #228]	; 0xe4
20002e9e:	3201      	adds	r2, #1
20002ea0:	9238      	str	r2, [sp, #224]	; 0xe0
20002ea2:	3101      	adds	r1, #1
20002ea4:	2a07      	cmp	r2, #7
20002ea6:	9139      	str	r1, [sp, #228]	; 0xe4
20002ea8:	f300 83eb 	bgt.w	20003682 <_svfprintf_r+0x112a>
20002eac:	3308      	adds	r3, #8
20002eae:	9a18      	ldr	r2, [sp, #96]	; 0x60
20002eb0:	1e56      	subs	r6, r2, #1
20002eb2:	2e00      	cmp	r6, #0
20002eb4:	f77f ac6c 	ble.w	20002790 <_svfprintf_r+0x238>
20002eb8:	2e10      	cmp	r6, #16
20002eba:	4fa0      	ldr	r7, [pc, #640]	; (2000313c <_svfprintf_r+0xbe4>)
20002ebc:	f340 81e9 	ble.w	20003292 <_svfprintf_r+0xd3a>
20002ec0:	2410      	movs	r4, #16
20002ec2:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20002ec6:	e003      	b.n	20002ed0 <_svfprintf_r+0x978>
20002ec8:	3e10      	subs	r6, #16
20002eca:	2e10      	cmp	r6, #16
20002ecc:	f340 81e1 	ble.w	20003292 <_svfprintf_r+0xd3a>
20002ed0:	605c      	str	r4, [r3, #4]
20002ed2:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20002ed4:	9939      	ldr	r1, [sp, #228]	; 0xe4
20002ed6:	3201      	adds	r2, #1
20002ed8:	601f      	str	r7, [r3, #0]
20002eda:	3110      	adds	r1, #16
20002edc:	2a07      	cmp	r2, #7
20002ede:	9139      	str	r1, [sp, #228]	; 0xe4
20002ee0:	f103 0308 	add.w	r3, r3, #8
20002ee4:	9238      	str	r2, [sp, #224]	; 0xe0
20002ee6:	ddef      	ble.n	20002ec8 <_svfprintf_r+0x970>
20002ee8:	9809      	ldr	r0, [sp, #36]	; 0x24
20002eea:	4659      	mov	r1, fp
20002eec:	4642      	mov	r2, r8
20002eee:	f7ff faa5 	bl	2000243c <__sprint_r>
20002ef2:	464b      	mov	r3, r9
20002ef4:	2800      	cmp	r0, #0
20002ef6:	d0e7      	beq.n	20002ec8 <_svfprintf_r+0x970>
20002ef8:	e47c      	b.n	200027f4 <_svfprintf_r+0x29c>
20002efa:	9916      	ldr	r1, [sp, #88]	; 0x58
20002efc:	2200      	movs	r2, #0
20002efe:	920e      	str	r2, [sp, #56]	; 0x38
20002f00:	9111      	str	r1, [sp, #68]	; 0x44
20002f02:	e4d6      	b.n	200028b2 <_svfprintf_r+0x35a>
20002f04:	990c      	ldr	r1, [sp, #48]	; 0x30
20002f06:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20002f08:	1a8e      	subs	r6, r1, r2
20002f0a:	2e00      	cmp	r6, #0
20002f0c:	f77f ad48 	ble.w	200029a0 <_svfprintf_r+0x448>
20002f10:	2e10      	cmp	r6, #16
20002f12:	4f8a      	ldr	r7, [pc, #552]	; (2000313c <_svfprintf_r+0xbe4>)
20002f14:	bfc8      	it	gt
20002f16:	f04f 0810 	movgt.w	r8, #16
20002f1a:	dc03      	bgt.n	20002f24 <_svfprintf_r+0x9cc>
20002f1c:	e01b      	b.n	20002f56 <_svfprintf_r+0x9fe>
20002f1e:	3e10      	subs	r6, #16
20002f20:	2e10      	cmp	r6, #16
20002f22:	dd18      	ble.n	20002f56 <_svfprintf_r+0x9fe>
20002f24:	f8c4 8004 	str.w	r8, [r4, #4]
20002f28:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002f2a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002f2c:	3301      	adds	r3, #1
20002f2e:	6027      	str	r7, [r4, #0]
20002f30:	3210      	adds	r2, #16
20002f32:	2b07      	cmp	r3, #7
20002f34:	9239      	str	r2, [sp, #228]	; 0xe4
20002f36:	f104 0408 	add.w	r4, r4, #8
20002f3a:	9338      	str	r3, [sp, #224]	; 0xe0
20002f3c:	ddef      	ble.n	20002f1e <_svfprintf_r+0x9c6>
20002f3e:	9809      	ldr	r0, [sp, #36]	; 0x24
20002f40:	4659      	mov	r1, fp
20002f42:	aa37      	add	r2, sp, #220	; 0xdc
20002f44:	464c      	mov	r4, r9
20002f46:	f7ff fa79 	bl	2000243c <__sprint_r>
20002f4a:	2800      	cmp	r0, #0
20002f4c:	f47f ac52 	bne.w	200027f4 <_svfprintf_r+0x29c>
20002f50:	3e10      	subs	r6, #16
20002f52:	2e10      	cmp	r6, #16
20002f54:	dce6      	bgt.n	20002f24 <_svfprintf_r+0x9cc>
20002f56:	6066      	str	r6, [r4, #4]
20002f58:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002f5a:	6027      	str	r7, [r4, #0]
20002f5c:	1c5a      	adds	r2, r3, #1
20002f5e:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20002f60:	9238      	str	r2, [sp, #224]	; 0xe0
20002f62:	199b      	adds	r3, r3, r6
20002f64:	2a07      	cmp	r2, #7
20002f66:	9339      	str	r3, [sp, #228]	; 0xe4
20002f68:	f300 8188 	bgt.w	2000327c <_svfprintf_r+0xd24>
20002f6c:	3408      	adds	r4, #8
20002f6e:	e517      	b.n	200029a0 <_svfprintf_r+0x448>
20002f70:	605e      	str	r6, [r3, #4]
20002f72:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20002f74:	601f      	str	r7, [r3, #0]
20002f76:	9b39      	ldr	r3, [sp, #228]	; 0xe4
20002f78:	3201      	adds	r2, #1
20002f7a:	9238      	str	r2, [sp, #224]	; 0xe0
20002f7c:	18f3      	adds	r3, r6, r3
20002f7e:	2a07      	cmp	r2, #7
20002f80:	9339      	str	r3, [sp, #228]	; 0xe4
20002f82:	f77f ad60 	ble.w	20002a46 <_svfprintf_r+0x4ee>
20002f86:	9809      	ldr	r0, [sp, #36]	; 0x24
20002f88:	4659      	mov	r1, fp
20002f8a:	aa37      	add	r2, sp, #220	; 0xdc
20002f8c:	f7ff fa56 	bl	2000243c <__sprint_r>
20002f90:	2800      	cmp	r0, #0
20002f92:	f43f ad57 	beq.w	20002a44 <_svfprintf_r+0x4ec>
20002f96:	e42d      	b.n	200027f4 <_svfprintf_r+0x29c>
20002f98:	9809      	ldr	r0, [sp, #36]	; 0x24
20002f9a:	4659      	mov	r1, fp
20002f9c:	aa37      	add	r2, sp, #220	; 0xdc
20002f9e:	f7ff fa4d 	bl	2000243c <__sprint_r>
20002fa2:	2800      	cmp	r0, #0
20002fa4:	f43f ad5a 	beq.w	20002a5c <_svfprintf_r+0x504>
20002fa8:	e424      	b.n	200027f4 <_svfprintf_r+0x29c>
20002faa:	f01a 0f01 	tst.w	sl, #1
20002fae:	f47f abaa 	bne.w	20002706 <_svfprintf_r+0x1ae>
20002fb2:	2301      	movs	r3, #1
20002fb4:	6063      	str	r3, [r4, #4]
20002fb6:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20002fb8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20002fba:	3301      	adds	r3, #1
20002fbc:	9911      	ldr	r1, [sp, #68]	; 0x44
20002fbe:	3201      	adds	r2, #1
20002fc0:	2b07      	cmp	r3, #7
20002fc2:	9239      	str	r2, [sp, #228]	; 0xe4
20002fc4:	6021      	str	r1, [r4, #0]
20002fc6:	9338      	str	r3, [sp, #224]	; 0xe0
20002fc8:	f77f abd1 	ble.w	2000276e <_svfprintf_r+0x216>
20002fcc:	9809      	ldr	r0, [sp, #36]	; 0x24
20002fce:	4659      	mov	r1, fp
20002fd0:	aa37      	add	r2, sp, #220	; 0xdc
20002fd2:	f7ff fa33 	bl	2000243c <__sprint_r>
20002fd6:	2800      	cmp	r0, #0
20002fd8:	f47f ac0c 	bne.w	200027f4 <_svfprintf_r+0x29c>
20002fdc:	464c      	mov	r4, r9
20002fde:	f7ff bbc7 	b.w	20002770 <_svfprintf_r+0x218>
20002fe2:	9809      	ldr	r0, [sp, #36]	; 0x24
20002fe4:	4659      	mov	r1, fp
20002fe6:	aa37      	add	r2, sp, #220	; 0xdc
20002fe8:	f7ff fa28 	bl	2000243c <__sprint_r>
20002fec:	2800      	cmp	r0, #0
20002fee:	f47f ac01 	bne.w	200027f4 <_svfprintf_r+0x29c>
20002ff2:	464c      	mov	r4, r9
20002ff4:	e508      	b.n	20002a08 <_svfprintf_r+0x4b0>
20002ff6:	9809      	ldr	r0, [sp, #36]	; 0x24
20002ff8:	4659      	mov	r1, fp
20002ffa:	aa37      	add	r2, sp, #220	; 0xdc
20002ffc:	f7ff fa1e 	bl	2000243c <__sprint_r>
20003000:	2800      	cmp	r0, #0
20003002:	f47f abf7 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003006:	464c      	mov	r4, r9
20003008:	e4b6      	b.n	20002978 <_svfprintf_r+0x420>
2000300a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000300c:	4659      	mov	r1, fp
2000300e:	aa37      	add	r2, sp, #220	; 0xdc
20003010:	f7ff fa14 	bl	2000243c <__sprint_r>
20003014:	2800      	cmp	r0, #0
20003016:	f47f abed 	bne.w	200027f4 <_svfprintf_r+0x29c>
2000301a:	464c      	mov	r4, r9
2000301c:	e4bc      	b.n	20002998 <_svfprintf_r+0x440>
2000301e:	9b42      	ldr	r3, [sp, #264]	; 0x108
20003020:	2b00      	cmp	r3, #0
20003022:	f340 81d9 	ble.w	200033d8 <_svfprintf_r+0xe80>
20003026:	9918      	ldr	r1, [sp, #96]	; 0x60
20003028:	428b      	cmp	r3, r1
2000302a:	f2c0 816f 	blt.w	2000330c <_svfprintf_r+0xdb4>
2000302e:	9a11      	ldr	r2, [sp, #68]	; 0x44
20003030:	6061      	str	r1, [r4, #4]
20003032:	9b38      	ldr	r3, [sp, #224]	; 0xe0
20003034:	6022      	str	r2, [r4, #0]
20003036:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20003038:	3301      	adds	r3, #1
2000303a:	9338      	str	r3, [sp, #224]	; 0xe0
2000303c:	1852      	adds	r2, r2, r1
2000303e:	2b07      	cmp	r3, #7
20003040:	9239      	str	r2, [sp, #228]	; 0xe4
20003042:	bfd8      	it	le
20003044:	f104 0308 	addle.w	r3, r4, #8
20003048:	f300 83ba 	bgt.w	200037c0 <_svfprintf_r+0x1268>
2000304c:	9c42      	ldr	r4, [sp, #264]	; 0x108
2000304e:	9818      	ldr	r0, [sp, #96]	; 0x60
20003050:	1a24      	subs	r4, r4, r0
20003052:	2c00      	cmp	r4, #0
20003054:	f340 819b 	ble.w	2000338e <_svfprintf_r+0xe36>
20003058:	2c10      	cmp	r4, #16
2000305a:	4f38      	ldr	r7, [pc, #224]	; (2000313c <_svfprintf_r+0xbe4>)
2000305c:	f340 818b 	ble.w	20003376 <_svfprintf_r+0xe1e>
20003060:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
20003064:	2610      	movs	r6, #16
20003066:	46aa      	mov	sl, r5
20003068:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
2000306c:	9d09      	ldr	r5, [sp, #36]	; 0x24
2000306e:	e003      	b.n	20003078 <_svfprintf_r+0xb20>
20003070:	3c10      	subs	r4, #16
20003072:	2c10      	cmp	r4, #16
20003074:	f340 817c 	ble.w	20003370 <_svfprintf_r+0xe18>
20003078:	605e      	str	r6, [r3, #4]
2000307a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000307c:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000307e:	3201      	adds	r2, #1
20003080:	601f      	str	r7, [r3, #0]
20003082:	3110      	adds	r1, #16
20003084:	2a07      	cmp	r2, #7
20003086:	9139      	str	r1, [sp, #228]	; 0xe4
20003088:	f103 0308 	add.w	r3, r3, #8
2000308c:	9238      	str	r2, [sp, #224]	; 0xe0
2000308e:	ddef      	ble.n	20003070 <_svfprintf_r+0xb18>
20003090:	4628      	mov	r0, r5
20003092:	4659      	mov	r1, fp
20003094:	4642      	mov	r2, r8
20003096:	f7ff f9d1 	bl	2000243c <__sprint_r>
2000309a:	464b      	mov	r3, r9
2000309c:	2800      	cmp	r0, #0
2000309e:	d0e7      	beq.n	20003070 <_svfprintf_r+0xb18>
200030a0:	f7ff bba8 	b.w	200027f4 <_svfprintf_r+0x29c>
200030a4:	9816      	ldr	r0, [sp, #88]	; 0x58
200030a6:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
200030aa:	4603      	mov	r3, r0
200030ac:	9011      	str	r0, [sp, #68]	; 0x44
200030ae:	0931      	lsrs	r1, r6, #4
200030b0:	f006 020f 	and.w	r2, r6, #15
200030b4:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
200030b8:	0938      	lsrs	r0, r7, #4
200030ba:	f81c 2002 	ldrb.w	r2, [ip, r2]
200030be:	460e      	mov	r6, r1
200030c0:	4607      	mov	r7, r0
200030c2:	ea56 0107 	orrs.w	r1, r6, r7
200030c6:	f803 2d01 	strb.w	r2, [r3, #-1]!
200030ca:	d1f0      	bne.n	200030ae <_svfprintf_r+0xb56>
200030cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
200030ce:	9311      	str	r3, [sp, #68]	; 0x44
200030d0:	1ad2      	subs	r2, r2, r3
200030d2:	920e      	str	r2, [sp, #56]	; 0x38
200030d4:	f7ff bbed 	b.w	200028b2 <_svfprintf_r+0x35a>
200030d8:	2300      	movs	r3, #0
200030da:	2209      	movs	r2, #9
200030dc:	42b2      	cmp	r2, r6
200030de:	eb73 0007 	sbcs.w	r0, r3, r7
200030e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
200030e4:	bf3e      	ittt	cc
200030e6:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
200030ea:	46a0      	movcc	r8, r4
200030ec:	461c      	movcc	r4, r3
200030ee:	d21a      	bcs.n	20003126 <_svfprintf_r+0xbce>
200030f0:	4630      	mov	r0, r6
200030f2:	4639      	mov	r1, r7
200030f4:	220a      	movs	r2, #10
200030f6:	2300      	movs	r3, #0
200030f8:	f004 fd4e 	bl	20007b98 <__aeabi_uldivmod>
200030fc:	4630      	mov	r0, r6
200030fe:	4639      	mov	r1, r7
20003100:	2300      	movs	r3, #0
20003102:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20003106:	220a      	movs	r2, #10
20003108:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000310c:	f004 fd44 	bl	20007b98 <__aeabi_uldivmod>
20003110:	4606      	mov	r6, r0
20003112:	460f      	mov	r7, r1
20003114:	2009      	movs	r0, #9
20003116:	2100      	movs	r1, #0
20003118:	42b0      	cmp	r0, r6
2000311a:	41b9      	sbcs	r1, r7
2000311c:	d3e8      	bcc.n	200030f0 <_svfprintf_r+0xb98>
2000311e:	4623      	mov	r3, r4
20003120:	4644      	mov	r4, r8
20003122:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
20003126:	1e5a      	subs	r2, r3, #1
20003128:	3630      	adds	r6, #48	; 0x30
2000312a:	9211      	str	r2, [sp, #68]	; 0x44
2000312c:	f803 6c01 	strb.w	r6, [r3, #-1]
20003130:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003132:	1a9b      	subs	r3, r3, r2
20003134:	930e      	str	r3, [sp, #56]	; 0x38
20003136:	f7ff bbbc 	b.w	200028b2 <_svfprintf_r+0x35a>
2000313a:	bf00      	nop
2000313c:	200083f8 	.word	0x200083f8
20003140:	9809      	ldr	r0, [sp, #36]	; 0x24
20003142:	4659      	mov	r1, fp
20003144:	aa37      	add	r2, sp, #220	; 0xdc
20003146:	f7ff f979 	bl	2000243c <__sprint_r>
2000314a:	2800      	cmp	r0, #0
2000314c:	f47f ab52 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003150:	464c      	mov	r4, r9
20003152:	f7ff bbff 	b.w	20002954 <_svfprintf_r+0x3fc>
20003156:	9818      	ldr	r0, [sp, #96]	; 0x60
20003158:	1e46      	subs	r6, r0, #1
2000315a:	2e00      	cmp	r6, #0
2000315c:	f77f ab08 	ble.w	20002770 <_svfprintf_r+0x218>
20003160:	2e10      	cmp	r6, #16
20003162:	4f9c      	ldr	r7, [pc, #624]	; (200033d4 <_svfprintf_r+0xe7c>)
20003164:	bfc8      	it	gt
20003166:	f04f 0810 	movgt.w	r8, #16
2000316a:	dc03      	bgt.n	20003174 <_svfprintf_r+0xc1c>
2000316c:	e01b      	b.n	200031a6 <_svfprintf_r+0xc4e>
2000316e:	3e10      	subs	r6, #16
20003170:	2e10      	cmp	r6, #16
20003172:	dd18      	ble.n	200031a6 <_svfprintf_r+0xc4e>
20003174:	f8c4 8004 	str.w	r8, [r4, #4]
20003178:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000317a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
2000317c:	3301      	adds	r3, #1
2000317e:	6027      	str	r7, [r4, #0]
20003180:	3210      	adds	r2, #16
20003182:	2b07      	cmp	r3, #7
20003184:	9239      	str	r2, [sp, #228]	; 0xe4
20003186:	f104 0408 	add.w	r4, r4, #8
2000318a:	9338      	str	r3, [sp, #224]	; 0xe0
2000318c:	ddef      	ble.n	2000316e <_svfprintf_r+0xc16>
2000318e:	9809      	ldr	r0, [sp, #36]	; 0x24
20003190:	4659      	mov	r1, fp
20003192:	aa37      	add	r2, sp, #220	; 0xdc
20003194:	464c      	mov	r4, r9
20003196:	f7ff f951 	bl	2000243c <__sprint_r>
2000319a:	2800      	cmp	r0, #0
2000319c:	f47f ab2a 	bne.w	200027f4 <_svfprintf_r+0x29c>
200031a0:	3e10      	subs	r6, #16
200031a2:	2e10      	cmp	r6, #16
200031a4:	dce6      	bgt.n	20003174 <_svfprintf_r+0xc1c>
200031a6:	6066      	str	r6, [r4, #4]
200031a8:	9b38      	ldr	r3, [sp, #224]	; 0xe0
200031aa:	9a39      	ldr	r2, [sp, #228]	; 0xe4
200031ac:	3301      	adds	r3, #1
200031ae:	6027      	str	r7, [r4, #0]
200031b0:	1992      	adds	r2, r2, r6
200031b2:	2b07      	cmp	r3, #7
200031b4:	9239      	str	r2, [sp, #228]	; 0xe4
200031b6:	9338      	str	r3, [sp, #224]	; 0xe0
200031b8:	f77f aad9 	ble.w	2000276e <_svfprintf_r+0x216>
200031bc:	e706      	b.n	20002fcc <_svfprintf_r+0xa74>
200031be:	9814      	ldr	r0, [sp, #80]	; 0x50
200031c0:	2130      	movs	r1, #48	; 0x30
200031c2:	f04a 0a02 	orr.w	sl, sl, #2
200031c6:	2201      	movs	r2, #1
200031c8:	2302      	movs	r3, #2
200031ca:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
200031ce:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
200031d2:	f7ff bb39 	b.w	20002848 <_svfprintf_r+0x2f0>
200031d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200031d8:	1d13      	adds	r3, r2, #4
200031da:	6816      	ldr	r6, [r2, #0]
200031dc:	930a      	str	r3, [sp, #40]	; 0x28
200031de:	4636      	mov	r6, r6
200031e0:	ea4f 77e6 	mov.w	r7, r6, asr #31
200031e4:	2e00      	cmp	r6, #0
200031e6:	f177 0000 	sbcs.w	r0, r7, #0
200031ea:	f6bf ac8a 	bge.w	20002b02 <_svfprintf_r+0x5aa>
200031ee:	4276      	negs	r6, r6
200031f0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
200031f4:	232d      	movs	r3, #45	; 0x2d
200031f6:	ea56 0207 	orrs.w	r2, r6, r7
200031fa:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
200031fe:	bf0c      	ite	eq
20003200:	2200      	moveq	r2, #0
20003202:	2201      	movne	r2, #1
20003204:	2301      	movs	r3, #1
20003206:	f7ff bb23 	b.w	20002850 <_svfprintf_r+0x2f8>
2000320a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000320c:	1d18      	adds	r0, r3, #4
2000320e:	681e      	ldr	r6, [r3, #0]
20003210:	900a      	str	r0, [sp, #40]	; 0x28
20003212:	4636      	mov	r6, r6
20003214:	f04f 0700 	mov.w	r7, #0
20003218:	f7ff bb0c 	b.w	20002834 <_svfprintf_r+0x2dc>
2000321c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
2000321e:	1d13      	adds	r3, r2, #4
20003220:	6816      	ldr	r6, [r2, #0]
20003222:	930a      	str	r3, [sp, #40]	; 0x28
20003224:	2301      	movs	r3, #1
20003226:	1e32      	subs	r2, r6, #0
20003228:	bf18      	it	ne
2000322a:	2201      	movne	r2, #1
2000322c:	4636      	mov	r6, r6
2000322e:	f04f 0700 	mov.w	r7, #0
20003232:	f7ff bb09 	b.w	20002848 <_svfprintf_r+0x2f0>
20003236:	9809      	ldr	r0, [sp, #36]	; 0x24
20003238:	4659      	mov	r1, fp
2000323a:	aa37      	add	r2, sp, #220	; 0xdc
2000323c:	f7ff f8fe 	bl	2000243c <__sprint_r>
20003240:	2800      	cmp	r0, #0
20003242:	f47f aad7 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003246:	464c      	mov	r4, r9
20003248:	f7ff ba79 	b.w	2000273e <_svfprintf_r+0x1e6>
2000324c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000324e:	4659      	mov	r1, fp
20003250:	aa37      	add	r2, sp, #220	; 0xdc
20003252:	f7ff f8f3 	bl	2000243c <__sprint_r>
20003256:	2800      	cmp	r0, #0
20003258:	f47f aacc 	bne.w	200027f4 <_svfprintf_r+0x29c>
2000325c:	464c      	mov	r4, r9
2000325e:	f7ff ba60 	b.w	20002722 <_svfprintf_r+0x1ca>
20003262:	2830      	cmp	r0, #48	; 0x30
20003264:	f000 8296 	beq.w	20003794 <_svfprintf_r+0x123c>
20003268:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000326a:	2330      	movs	r3, #48	; 0x30
2000326c:	f802 3d01 	strb.w	r3, [r2, #-1]!
20003270:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003272:	9211      	str	r2, [sp, #68]	; 0x44
20003274:	1a9b      	subs	r3, r3, r2
20003276:	930e      	str	r3, [sp, #56]	; 0x38
20003278:	f7ff bb1b 	b.w	200028b2 <_svfprintf_r+0x35a>
2000327c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000327e:	4659      	mov	r1, fp
20003280:	aa37      	add	r2, sp, #220	; 0xdc
20003282:	f7ff f8db 	bl	2000243c <__sprint_r>
20003286:	2800      	cmp	r0, #0
20003288:	f47f aab4 	bne.w	200027f4 <_svfprintf_r+0x29c>
2000328c:	464c      	mov	r4, r9
2000328e:	f7ff bb87 	b.w	200029a0 <_svfprintf_r+0x448>
20003292:	605e      	str	r6, [r3, #4]
20003294:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20003296:	9939      	ldr	r1, [sp, #228]	; 0xe4
20003298:	3201      	adds	r2, #1
2000329a:	601f      	str	r7, [r3, #0]
2000329c:	1989      	adds	r1, r1, r6
2000329e:	2a07      	cmp	r2, #7
200032a0:	9139      	str	r1, [sp, #228]	; 0xe4
200032a2:	9238      	str	r2, [sp, #224]	; 0xe0
200032a4:	f73f abc1 	bgt.w	20002a2a <_svfprintf_r+0x4d2>
200032a8:	3308      	adds	r3, #8
200032aa:	f7ff ba71 	b.w	20002790 <_svfprintf_r+0x238>
200032ae:	990a      	ldr	r1, [sp, #40]	; 0x28
200032b0:	462b      	mov	r3, r5
200032b2:	782a      	ldrb	r2, [r5, #0]
200032b4:	910a      	str	r1, [sp, #40]	; 0x28
200032b6:	f7ff b9b8 	b.w	2000262a <_svfprintf_r+0xd2>
200032ba:	f01a 0f10 	tst.w	sl, #16
200032be:	f000 81cd 	beq.w	2000365c <_svfprintf_r+0x1104>
200032c2:	980a      	ldr	r0, [sp, #40]	; 0x28
200032c4:	990d      	ldr	r1, [sp, #52]	; 0x34
200032c6:	f100 0a04 	add.w	sl, r0, #4
200032ca:	6803      	ldr	r3, [r0, #0]
200032cc:	6019      	str	r1, [r3, #0]
200032ce:	f7ff b96d 	b.w	200025ac <_svfprintf_r+0x54>
200032d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200032d4:	1dd3      	adds	r3, r2, #7
200032d6:	f023 0307 	bic.w	r3, r3, #7
200032da:	f103 0008 	add.w	r0, r3, #8
200032de:	900a      	str	r0, [sp, #40]	; 0x28
200032e0:	685e      	ldr	r6, [r3, #4]
200032e2:	681f      	ldr	r7, [r3, #0]
200032e4:	9619      	str	r6, [sp, #100]	; 0x64
200032e6:	9710      	str	r7, [sp, #64]	; 0x40
200032e8:	e43f      	b.n	20002b6a <_svfprintf_r+0x612>
200032ea:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
200032ee:	f000 81a9 	beq.w	20003644 <_svfprintf_r+0x10ec>
200032f2:	990a      	ldr	r1, [sp, #40]	; 0x28
200032f4:	4613      	mov	r3, r2
200032f6:	1d0a      	adds	r2, r1, #4
200032f8:	920a      	str	r2, [sp, #40]	; 0x28
200032fa:	880e      	ldrh	r6, [r1, #0]
200032fc:	1e32      	subs	r2, r6, #0
200032fe:	bf18      	it	ne
20003300:	2201      	movne	r2, #1
20003302:	4636      	mov	r6, r6
20003304:	f04f 0700 	mov.w	r7, #0
20003308:	f7ff ba9e 	b.w	20002848 <_svfprintf_r+0x2f0>
2000330c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000330e:	6063      	str	r3, [r4, #4]
20003310:	9938      	ldr	r1, [sp, #224]	; 0xe0
20003312:	6022      	str	r2, [r4, #0]
20003314:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20003316:	3101      	adds	r1, #1
20003318:	9138      	str	r1, [sp, #224]	; 0xe0
2000331a:	18d3      	adds	r3, r2, r3
2000331c:	2907      	cmp	r1, #7
2000331e:	9339      	str	r3, [sp, #228]	; 0xe4
20003320:	f300 8262 	bgt.w	200037e8 <_svfprintf_r+0x1290>
20003324:	3408      	adds	r4, #8
20003326:	2301      	movs	r3, #1
20003328:	9e42      	ldr	r6, [sp, #264]	; 0x108
2000332a:	6063      	str	r3, [r4, #4]
2000332c:	9b38      	ldr	r3, [sp, #224]	; 0xe0
2000332e:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20003330:	3301      	adds	r3, #1
20003332:	981b      	ldr	r0, [sp, #108]	; 0x6c
20003334:	3201      	adds	r2, #1
20003336:	2b07      	cmp	r3, #7
20003338:	9338      	str	r3, [sp, #224]	; 0xe0
2000333a:	bfd8      	it	le
2000333c:	f104 0308 	addle.w	r3, r4, #8
20003340:	6020      	str	r0, [r4, #0]
20003342:	9239      	str	r2, [sp, #228]	; 0xe4
20003344:	f300 8246 	bgt.w	200037d4 <_svfprintf_r+0x127c>
20003348:	9a42      	ldr	r2, [sp, #264]	; 0x108
2000334a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000334c:	9818      	ldr	r0, [sp, #96]	; 0x60
2000334e:	198e      	adds	r6, r1, r6
20003350:	601e      	str	r6, [r3, #0]
20003352:	1a81      	subs	r1, r0, r2
20003354:	6059      	str	r1, [r3, #4]
20003356:	9939      	ldr	r1, [sp, #228]	; 0xe4
20003358:	1a8a      	subs	r2, r1, r2
2000335a:	9938      	ldr	r1, [sp, #224]	; 0xe0
2000335c:	1812      	adds	r2, r2, r0
2000335e:	9239      	str	r2, [sp, #228]	; 0xe4
20003360:	3101      	adds	r1, #1
20003362:	9138      	str	r1, [sp, #224]	; 0xe0
20003364:	2907      	cmp	r1, #7
20003366:	f73f ab60 	bgt.w	20002a2a <_svfprintf_r+0x4d2>
2000336a:	3308      	adds	r3, #8
2000336c:	f7ff ba10 	b.w	20002790 <_svfprintf_r+0x238>
20003370:	4655      	mov	r5, sl
20003372:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
20003376:	605c      	str	r4, [r3, #4]
20003378:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000337a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000337c:	3201      	adds	r2, #1
2000337e:	601f      	str	r7, [r3, #0]
20003380:	1909      	adds	r1, r1, r4
20003382:	2a07      	cmp	r2, #7
20003384:	9139      	str	r1, [sp, #228]	; 0xe4
20003386:	9238      	str	r2, [sp, #224]	; 0xe0
20003388:	f300 827f 	bgt.w	2000388a <_svfprintf_r+0x1332>
2000338c:	3308      	adds	r3, #8
2000338e:	f01a 0f01 	tst.w	sl, #1
20003392:	f43f a9fd 	beq.w	20002790 <_svfprintf_r+0x238>
20003396:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003398:	2201      	movs	r2, #1
2000339a:	605a      	str	r2, [r3, #4]
2000339c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000339e:	6019      	str	r1, [r3, #0]
200033a0:	9939      	ldr	r1, [sp, #228]	; 0xe4
200033a2:	3201      	adds	r2, #1
200033a4:	9238      	str	r2, [sp, #224]	; 0xe0
200033a6:	3101      	adds	r1, #1
200033a8:	2a07      	cmp	r2, #7
200033aa:	9139      	str	r1, [sp, #228]	; 0xe4
200033ac:	f73f ab3d 	bgt.w	20002a2a <_svfprintf_r+0x4d2>
200033b0:	3308      	adds	r3, #8
200033b2:	f7ff b9ed 	b.w	20002790 <_svfprintf_r+0x238>
200033b6:	232d      	movs	r3, #45	; 0x2d
200033b8:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
200033bc:	f7ff bbe8 	b.w	20002b90 <_svfprintf_r+0x638>
200033c0:	9809      	ldr	r0, [sp, #36]	; 0x24
200033c2:	4659      	mov	r1, fp
200033c4:	aa37      	add	r2, sp, #220	; 0xdc
200033c6:	f7ff f839 	bl	2000243c <__sprint_r>
200033ca:	2800      	cmp	r0, #0
200033cc:	f47f aa12 	bne.w	200027f4 <_svfprintf_r+0x29c>
200033d0:	464b      	mov	r3, r9
200033d2:	e556      	b.n	20002e82 <_svfprintf_r+0x92a>
200033d4:	200083f8 	.word	0x200083f8
200033d8:	2301      	movs	r3, #1
200033da:	6063      	str	r3, [r4, #4]
200033dc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
200033de:	f248 4348 	movw	r3, #33864	; 0x8448
200033e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200033e6:	6023      	str	r3, [r4, #0]
200033e8:	9b39      	ldr	r3, [sp, #228]	; 0xe4
200033ea:	3201      	adds	r2, #1
200033ec:	9238      	str	r2, [sp, #224]	; 0xe0
200033ee:	3301      	adds	r3, #1
200033f0:	2a07      	cmp	r2, #7
200033f2:	9339      	str	r3, [sp, #228]	; 0xe4
200033f4:	bfd8      	it	le
200033f6:	f104 0308 	addle.w	r3, r4, #8
200033fa:	f300 8173 	bgt.w	200036e4 <_svfprintf_r+0x118c>
200033fe:	9a42      	ldr	r2, [sp, #264]	; 0x108
20003400:	b92a      	cbnz	r2, 2000340e <_svfprintf_r+0xeb6>
20003402:	9818      	ldr	r0, [sp, #96]	; 0x60
20003404:	b918      	cbnz	r0, 2000340e <_svfprintf_r+0xeb6>
20003406:	f01a 0f01 	tst.w	sl, #1
2000340a:	f43f a9c1 	beq.w	20002790 <_svfprintf_r+0x238>
2000340e:	991b      	ldr	r1, [sp, #108]	; 0x6c
20003410:	2201      	movs	r2, #1
20003412:	605a      	str	r2, [r3, #4]
20003414:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20003416:	6019      	str	r1, [r3, #0]
20003418:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000341a:	3201      	adds	r2, #1
2000341c:	9238      	str	r2, [sp, #224]	; 0xe0
2000341e:	3101      	adds	r1, #1
20003420:	2a07      	cmp	r2, #7
20003422:	9139      	str	r1, [sp, #228]	; 0xe4
20003424:	f300 8168 	bgt.w	200036f8 <_svfprintf_r+0x11a0>
20003428:	3308      	adds	r3, #8
2000342a:	9c42      	ldr	r4, [sp, #264]	; 0x108
2000342c:	4264      	negs	r4, r4
2000342e:	2c00      	cmp	r4, #0
20003430:	f340 8187 	ble.w	20003742 <_svfprintf_r+0x11ea>
20003434:	2c10      	cmp	r4, #16
20003436:	4f9e      	ldr	r7, [pc, #632]	; (200036b0 <_svfprintf_r+0x1158>)
20003438:	f340 81a0 	ble.w	2000377c <_svfprintf_r+0x1224>
2000343c:	2610      	movs	r6, #16
2000343e:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
20003442:	e003      	b.n	2000344c <_svfprintf_r+0xef4>
20003444:	3c10      	subs	r4, #16
20003446:	2c10      	cmp	r4, #16
20003448:	f340 8198 	ble.w	2000377c <_svfprintf_r+0x1224>
2000344c:	605e      	str	r6, [r3, #4]
2000344e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20003450:	9939      	ldr	r1, [sp, #228]	; 0xe4
20003452:	3201      	adds	r2, #1
20003454:	601f      	str	r7, [r3, #0]
20003456:	3110      	adds	r1, #16
20003458:	2a07      	cmp	r2, #7
2000345a:	9139      	str	r1, [sp, #228]	; 0xe4
2000345c:	f103 0308 	add.w	r3, r3, #8
20003460:	9238      	str	r2, [sp, #224]	; 0xe0
20003462:	ddef      	ble.n	20003444 <_svfprintf_r+0xeec>
20003464:	9809      	ldr	r0, [sp, #36]	; 0x24
20003466:	4659      	mov	r1, fp
20003468:	4642      	mov	r2, r8
2000346a:	f7fe ffe7 	bl	2000243c <__sprint_r>
2000346e:	464b      	mov	r3, r9
20003470:	2800      	cmp	r0, #0
20003472:	d0e7      	beq.n	20003444 <_svfprintf_r+0xeec>
20003474:	f7ff b9be 	b.w	200027f4 <_svfprintf_r+0x29c>
20003478:	9b39      	ldr	r3, [sp, #228]	; 0xe4
2000347a:	465e      	mov	r6, fp
2000347c:	2b00      	cmp	r3, #0
2000347e:	f43f a9ba 	beq.w	200027f6 <_svfprintf_r+0x29e>
20003482:	9809      	ldr	r0, [sp, #36]	; 0x24
20003484:	4659      	mov	r1, fp
20003486:	aa37      	add	r2, sp, #220	; 0xdc
20003488:	f7fe ffd8 	bl	2000243c <__sprint_r>
2000348c:	f7ff b9b3 	b.w	200027f6 <_svfprintf_r+0x29e>
20003490:	990a      	ldr	r1, [sp, #40]	; 0x28
20003492:	f04a 0a20 	orr.w	sl, sl, #32
20003496:	786a      	ldrb	r2, [r5, #1]
20003498:	1c6b      	adds	r3, r5, #1
2000349a:	910a      	str	r1, [sp, #40]	; 0x28
2000349c:	f7ff b8c5 	b.w	2000262a <_svfprintf_r+0xd2>
200034a0:	4638      	mov	r0, r7
200034a2:	4631      	mov	r1, r6
200034a4:	9308      	str	r3, [sp, #32]
200034a6:	f003 f935 	bl	20006714 <__isnand>
200034aa:	9b08      	ldr	r3, [sp, #32]
200034ac:	2800      	cmp	r0, #0
200034ae:	f040 8101 	bne.w	200036b4 <_svfprintf_r+0x115c>
200034b2:	f1b8 3fff 	cmp.w	r8, #4294967295
200034b6:	bf08      	it	eq
200034b8:	f108 0807 	addeq.w	r8, r8, #7
200034bc:	d00e      	beq.n	200034dc <_svfprintf_r+0xf84>
200034be:	9a14      	ldr	r2, [sp, #80]	; 0x50
200034c0:	2a67      	cmp	r2, #103	; 0x67
200034c2:	bf14      	ite	ne
200034c4:	2300      	movne	r3, #0
200034c6:	2301      	moveq	r3, #1
200034c8:	2a47      	cmp	r2, #71	; 0x47
200034ca:	bf08      	it	eq
200034cc:	f043 0301 	orreq.w	r3, r3, #1
200034d0:	b123      	cbz	r3, 200034dc <_svfprintf_r+0xf84>
200034d2:	f1b8 0f00 	cmp.w	r8, #0
200034d6:	bf08      	it	eq
200034d8:	f04f 0801 	moveq.w	r8, #1
200034dc:	4633      	mov	r3, r6
200034de:	463a      	mov	r2, r7
200034e0:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
200034e4:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
200034e8:	9b3b      	ldr	r3, [sp, #236]	; 0xec
200034ea:	2b00      	cmp	r3, #0
200034ec:	f2c0 820a 	blt.w	20003904 <_svfprintf_r+0x13ac>
200034f0:	2300      	movs	r3, #0
200034f2:	9315      	str	r3, [sp, #84]	; 0x54
200034f4:	9914      	ldr	r1, [sp, #80]	; 0x50
200034f6:	2966      	cmp	r1, #102	; 0x66
200034f8:	bf14      	ite	ne
200034fa:	2300      	movne	r3, #0
200034fc:	2301      	moveq	r3, #1
200034fe:	2946      	cmp	r1, #70	; 0x46
20003500:	bf08      	it	eq
20003502:	f043 0301 	orreq.w	r3, r3, #1
20003506:	9312      	str	r3, [sp, #72]	; 0x48
20003508:	2b00      	cmp	r3, #0
2000350a:	f000 818a 	beq.w	20003822 <_svfprintf_r+0x12ca>
2000350e:	2303      	movs	r3, #3
20003510:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
20003514:	990b      	ldr	r1, [sp, #44]	; 0x2c
20003516:	970e      	str	r7, [sp, #56]	; 0x38
20003518:	960f      	str	r6, [sp, #60]	; 0x3c
2000351a:	9300      	str	r3, [sp, #0]
2000351c:	9809      	ldr	r0, [sp, #36]	; 0x24
2000351e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
20003522:	9101      	str	r1, [sp, #4]
20003524:	a942      	add	r1, sp, #264	; 0x108
20003526:	9102      	str	r1, [sp, #8]
20003528:	a941      	add	r1, sp, #260	; 0x104
2000352a:	9103      	str	r1, [sp, #12]
2000352c:	a940      	add	r1, sp, #256	; 0x100
2000352e:	9104      	str	r1, [sp, #16]
20003530:	f000 faea 	bl	20003b08 <_dtoa_r>
20003534:	9a14      	ldr	r2, [sp, #80]	; 0x50
20003536:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
2000353a:	bf18      	it	ne
2000353c:	2301      	movne	r3, #1
2000353e:	2a47      	cmp	r2, #71	; 0x47
20003540:	bf0c      	ite	eq
20003542:	2300      	moveq	r3, #0
20003544:	f003 0301 	andne.w	r3, r3, #1
20003548:	9011      	str	r0, [sp, #68]	; 0x44
2000354a:	b92b      	cbnz	r3, 20003558 <_svfprintf_r+0x1000>
2000354c:	f01a 0f01 	tst.w	sl, #1
20003550:	bf08      	it	eq
20003552:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
20003556:	d01a      	beq.n	2000358e <_svfprintf_r+0x1036>
20003558:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000355a:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000355c:	9912      	ldr	r1, [sp, #72]	; 0x48
2000355e:	eb03 0c00 	add.w	ip, r3, r0
20003562:	b129      	cbz	r1, 20003570 <_svfprintf_r+0x1018>
20003564:	781b      	ldrb	r3, [r3, #0]
20003566:	2b30      	cmp	r3, #48	; 0x30
20003568:	f000 80d0 	beq.w	2000370c <_svfprintf_r+0x11b4>
2000356c:	9b42      	ldr	r3, [sp, #264]	; 0x108
2000356e:	449c      	add	ip, r3
20003570:	4638      	mov	r0, r7
20003572:	2200      	movs	r2, #0
20003574:	2300      	movs	r3, #0
20003576:	4631      	mov	r1, r6
20003578:	f8cd c020 	str.w	ip, [sp, #32]
2000357c:	f004 fab2 	bl	20007ae4 <__aeabi_dcmpeq>
20003580:	f8dd c020 	ldr.w	ip, [sp, #32]
20003584:	2800      	cmp	r0, #0
20003586:	f000 8173 	beq.w	20003870 <_svfprintf_r+0x1318>
2000358a:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
2000358e:	9814      	ldr	r0, [sp, #80]	; 0x50
20003590:	9911      	ldr	r1, [sp, #68]	; 0x44
20003592:	2867      	cmp	r0, #103	; 0x67
20003594:	bf14      	ite	ne
20003596:	2300      	movne	r3, #0
20003598:	2301      	moveq	r3, #1
2000359a:	2847      	cmp	r0, #71	; 0x47
2000359c:	bf08      	it	eq
2000359e:	f043 0301 	orreq.w	r3, r3, #1
200035a2:	ebc1 010c 	rsb	r1, r1, ip
200035a6:	9118      	str	r1, [sp, #96]	; 0x60
200035a8:	2b00      	cmp	r3, #0
200035aa:	f000 814a 	beq.w	20003842 <_svfprintf_r+0x12ea>
200035ae:	9a42      	ldr	r2, [sp, #264]	; 0x108
200035b0:	f112 0f03 	cmn.w	r2, #3
200035b4:	920e      	str	r2, [sp, #56]	; 0x38
200035b6:	db02      	blt.n	200035be <_svfprintf_r+0x1066>
200035b8:	4590      	cmp	r8, r2
200035ba:	f280 814b 	bge.w	20003854 <_svfprintf_r+0x12fc>
200035be:	9b14      	ldr	r3, [sp, #80]	; 0x50
200035c0:	3b02      	subs	r3, #2
200035c2:	9314      	str	r3, [sp, #80]	; 0x50
200035c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
200035c6:	9814      	ldr	r0, [sp, #80]	; 0x50
200035c8:	1e53      	subs	r3, r2, #1
200035ca:	9342      	str	r3, [sp, #264]	; 0x108
200035cc:	2b00      	cmp	r3, #0
200035ce:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
200035d2:	f2c0 81d1 	blt.w	20003978 <_svfprintf_r+0x1420>
200035d6:	222b      	movs	r2, #43	; 0x2b
200035d8:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
200035dc:	2b09      	cmp	r3, #9
200035de:	f300 8162 	bgt.w	200038a6 <_svfprintf_r+0x134e>
200035e2:	a93f      	add	r1, sp, #252	; 0xfc
200035e4:	3330      	adds	r3, #48	; 0x30
200035e6:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
200035ea:	2330      	movs	r3, #48	; 0x30
200035ec:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
200035f0:	ab3e      	add	r3, sp, #248	; 0xf8
200035f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
200035f4:	1acb      	subs	r3, r1, r3
200035f6:	9918      	ldr	r1, [sp, #96]	; 0x60
200035f8:	931a      	str	r3, [sp, #104]	; 0x68
200035fa:	1859      	adds	r1, r3, r1
200035fc:	2a01      	cmp	r2, #1
200035fe:	910e      	str	r1, [sp, #56]	; 0x38
20003600:	f340 81cc 	ble.w	2000399c <_svfprintf_r+0x1444>
20003604:	980e      	ldr	r0, [sp, #56]	; 0x38
20003606:	3001      	adds	r0, #1
20003608:	900e      	str	r0, [sp, #56]	; 0x38
2000360a:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000360e:	910b      	str	r1, [sp, #44]	; 0x2c
20003610:	9b15      	ldr	r3, [sp, #84]	; 0x54
20003612:	2b00      	cmp	r3, #0
20003614:	f000 80fd 	beq.w	20003812 <_svfprintf_r+0x12ba>
20003618:	232d      	movs	r3, #45	; 0x2d
2000361a:	2000      	movs	r0, #0
2000361c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
20003620:	9015      	str	r0, [sp, #84]	; 0x54
20003622:	f7ff b950 	b.w	200028c6 <_svfprintf_r+0x36e>
20003626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20003628:	425b      	negs	r3, r3
2000362a:	930c      	str	r3, [sp, #48]	; 0x30
2000362c:	f7ff bace 	b.w	20002bcc <_svfprintf_r+0x674>
20003630:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20003632:	2000      	movs	r0, #0
20003634:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20003638:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
2000363c:	9015      	str	r0, [sp, #84]	; 0x54
2000363e:	920b      	str	r2, [sp, #44]	; 0x2c
20003640:	f7ff b940 	b.w	200028c4 <_svfprintf_r+0x36c>
20003644:	980a      	ldr	r0, [sp, #40]	; 0x28
20003646:	1d01      	adds	r1, r0, #4
20003648:	910a      	str	r1, [sp, #40]	; 0x28
2000364a:	6806      	ldr	r6, [r0, #0]
2000364c:	1e32      	subs	r2, r6, #0
2000364e:	bf18      	it	ne
20003650:	2201      	movne	r2, #1
20003652:	4636      	mov	r6, r6
20003654:	f04f 0700 	mov.w	r7, #0
20003658:	f7ff b8f6 	b.w	20002848 <_svfprintf_r+0x2f0>
2000365c:	f01a 0f40 	tst.w	sl, #64	; 0x40
20003660:	bf17      	itett	ne
20003662:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
20003664:	990a      	ldreq	r1, [sp, #40]	; 0x28
20003666:	980d      	ldrne	r0, [sp, #52]	; 0x34
20003668:	f102 0a04 	addne.w	sl, r2, #4
2000366c:	bf11      	iteee	ne
2000366e:	6813      	ldrne	r3, [r2, #0]
20003670:	f101 0a04 	addeq.w	sl, r1, #4
20003674:	680b      	ldreq	r3, [r1, #0]
20003676:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
20003678:	bf14      	ite	ne
2000367a:	8018      	strhne	r0, [r3, #0]
2000367c:	601a      	streq	r2, [r3, #0]
2000367e:	f7fe bf95 	b.w	200025ac <_svfprintf_r+0x54>
20003682:	9809      	ldr	r0, [sp, #36]	; 0x24
20003684:	4659      	mov	r1, fp
20003686:	aa37      	add	r2, sp, #220	; 0xdc
20003688:	f7fe fed8 	bl	2000243c <__sprint_r>
2000368c:	2800      	cmp	r0, #0
2000368e:	f47f a8b1 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003692:	464b      	mov	r3, r9
20003694:	e40b      	b.n	20002eae <_svfprintf_r+0x956>
20003696:	9809      	ldr	r0, [sp, #36]	; 0x24
20003698:	2140      	movs	r1, #64	; 0x40
2000369a:	f001 fdcd 	bl	20005238 <_malloc_r>
2000369e:	6030      	str	r0, [r6, #0]
200036a0:	6130      	str	r0, [r6, #16]
200036a2:	2800      	cmp	r0, #0
200036a4:	f000 818d 	beq.w	200039c2 <_svfprintf_r+0x146a>
200036a8:	2340      	movs	r3, #64	; 0x40
200036aa:	6173      	str	r3, [r6, #20]
200036ac:	f7fe bf67 	b.w	2000257e <_svfprintf_r+0x26>
200036b0:	200083f8 	.word	0x200083f8
200036b4:	2003      	movs	r0, #3
200036b6:	f248 4228 	movw	r2, #33832	; 0x8428
200036ba:	f248 4124 	movw	r1, #33828	; 0x8424
200036be:	900b      	str	r0, [sp, #44]	; 0x2c
200036c0:	9814      	ldr	r0, [sp, #80]	; 0x50
200036c2:	f2c2 0100 	movt	r1, #8192	; 0x2000
200036c6:	f2c2 0200 	movt	r2, #8192	; 0x2000
200036ca:	9315      	str	r3, [sp, #84]	; 0x54
200036cc:	2847      	cmp	r0, #71	; 0x47
200036ce:	bfd8      	it	le
200036d0:	460a      	movle	r2, r1
200036d2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
200036d6:	2103      	movs	r1, #3
200036d8:	9211      	str	r2, [sp, #68]	; 0x44
200036da:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
200036de:	910e      	str	r1, [sp, #56]	; 0x38
200036e0:	f7ff b8f0 	b.w	200028c4 <_svfprintf_r+0x36c>
200036e4:	9809      	ldr	r0, [sp, #36]	; 0x24
200036e6:	4659      	mov	r1, fp
200036e8:	aa37      	add	r2, sp, #220	; 0xdc
200036ea:	f7fe fea7 	bl	2000243c <__sprint_r>
200036ee:	2800      	cmp	r0, #0
200036f0:	f47f a880 	bne.w	200027f4 <_svfprintf_r+0x29c>
200036f4:	464b      	mov	r3, r9
200036f6:	e682      	b.n	200033fe <_svfprintf_r+0xea6>
200036f8:	9809      	ldr	r0, [sp, #36]	; 0x24
200036fa:	4659      	mov	r1, fp
200036fc:	aa37      	add	r2, sp, #220	; 0xdc
200036fe:	f7fe fe9d 	bl	2000243c <__sprint_r>
20003702:	2800      	cmp	r0, #0
20003704:	f47f a876 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003708:	464b      	mov	r3, r9
2000370a:	e68e      	b.n	2000342a <_svfprintf_r+0xed2>
2000370c:	4638      	mov	r0, r7
2000370e:	2200      	movs	r2, #0
20003710:	2300      	movs	r3, #0
20003712:	4631      	mov	r1, r6
20003714:	f8cd c020 	str.w	ip, [sp, #32]
20003718:	f004 f9e4 	bl	20007ae4 <__aeabi_dcmpeq>
2000371c:	f8dd c020 	ldr.w	ip, [sp, #32]
20003720:	2800      	cmp	r0, #0
20003722:	f47f af23 	bne.w	2000356c <_svfprintf_r+0x1014>
20003726:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20003728:	f1c2 0301 	rsb	r3, r2, #1
2000372c:	9342      	str	r3, [sp, #264]	; 0x108
2000372e:	e71e      	b.n	2000356e <_svfprintf_r+0x1016>
20003730:	9809      	ldr	r0, [sp, #36]	; 0x24
20003732:	4659      	mov	r1, fp
20003734:	aa37      	add	r2, sp, #220	; 0xdc
20003736:	f7fe fe81 	bl	2000243c <__sprint_r>
2000373a:	2800      	cmp	r0, #0
2000373c:	f47f a85a 	bne.w	200027f4 <_svfprintf_r+0x29c>
20003740:	464b      	mov	r3, r9
20003742:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003744:	9811      	ldr	r0, [sp, #68]	; 0x44
20003746:	605a      	str	r2, [r3, #4]
20003748:	9a38      	ldr	r2, [sp, #224]	; 0xe0
2000374a:	9939      	ldr	r1, [sp, #228]	; 0xe4
2000374c:	6018      	str	r0, [r3, #0]
2000374e:	3201      	adds	r2, #1
20003750:	9818      	ldr	r0, [sp, #96]	; 0x60
20003752:	9238      	str	r2, [sp, #224]	; 0xe0
20003754:	1809      	adds	r1, r1, r0
20003756:	2a07      	cmp	r2, #7
20003758:	9139      	str	r1, [sp, #228]	; 0xe4
2000375a:	f73f a966 	bgt.w	20002a2a <_svfprintf_r+0x4d2>
2000375e:	3308      	adds	r3, #8
20003760:	f7ff b816 	b.w	20002790 <_svfprintf_r+0x238>
20003764:	2100      	movs	r1, #0
20003766:	9115      	str	r1, [sp, #84]	; 0x54
20003768:	f7fe fe38 	bl	200023dc <strlen>
2000376c:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20003770:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20003774:	900e      	str	r0, [sp, #56]	; 0x38
20003776:	920b      	str	r2, [sp, #44]	; 0x2c
20003778:	f7ff b8a4 	b.w	200028c4 <_svfprintf_r+0x36c>
2000377c:	605c      	str	r4, [r3, #4]
2000377e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
20003780:	601f      	str	r7, [r3, #0]
20003782:	1c51      	adds	r1, r2, #1
20003784:	9a39      	ldr	r2, [sp, #228]	; 0xe4
20003786:	9138      	str	r1, [sp, #224]	; 0xe0
20003788:	1912      	adds	r2, r2, r4
2000378a:	2907      	cmp	r1, #7
2000378c:	9239      	str	r2, [sp, #228]	; 0xe4
2000378e:	dccf      	bgt.n	20003730 <_svfprintf_r+0x11d8>
20003790:	3308      	adds	r3, #8
20003792:	e7d6      	b.n	20003742 <_svfprintf_r+0x11ea>
20003794:	9916      	ldr	r1, [sp, #88]	; 0x58
20003796:	9811      	ldr	r0, [sp, #68]	; 0x44
20003798:	1a08      	subs	r0, r1, r0
2000379a:	900e      	str	r0, [sp, #56]	; 0x38
2000379c:	f7ff b889 	b.w	200028b2 <_svfprintf_r+0x35a>
200037a0:	f1b8 0f06 	cmp.w	r8, #6
200037a4:	bf34      	ite	cc
200037a6:	4641      	movcc	r1, r8
200037a8:	2106      	movcs	r1, #6
200037aa:	f248 4240 	movw	r2, #33856	; 0x8440
200037ae:	f2c2 0200 	movt	r2, #8192	; 0x2000
200037b2:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
200037b6:	910e      	str	r1, [sp, #56]	; 0x38
200037b8:	9211      	str	r2, [sp, #68]	; 0x44
200037ba:	930b      	str	r3, [sp, #44]	; 0x2c
200037bc:	f7ff b963 	b.w	20002a86 <_svfprintf_r+0x52e>
200037c0:	9809      	ldr	r0, [sp, #36]	; 0x24
200037c2:	4659      	mov	r1, fp
200037c4:	aa37      	add	r2, sp, #220	; 0xdc
200037c6:	f7fe fe39 	bl	2000243c <__sprint_r>
200037ca:	2800      	cmp	r0, #0
200037cc:	f47f a812 	bne.w	200027f4 <_svfprintf_r+0x29c>
200037d0:	464b      	mov	r3, r9
200037d2:	e43b      	b.n	2000304c <_svfprintf_r+0xaf4>
200037d4:	9809      	ldr	r0, [sp, #36]	; 0x24
200037d6:	4659      	mov	r1, fp
200037d8:	aa37      	add	r2, sp, #220	; 0xdc
200037da:	f7fe fe2f 	bl	2000243c <__sprint_r>
200037de:	2800      	cmp	r0, #0
200037e0:	f47f a808 	bne.w	200027f4 <_svfprintf_r+0x29c>
200037e4:	464b      	mov	r3, r9
200037e6:	e5af      	b.n	20003348 <_svfprintf_r+0xdf0>
200037e8:	9809      	ldr	r0, [sp, #36]	; 0x24
200037ea:	4659      	mov	r1, fp
200037ec:	aa37      	add	r2, sp, #220	; 0xdc
200037ee:	f7fe fe25 	bl	2000243c <__sprint_r>
200037f2:	2800      	cmp	r0, #0
200037f4:	f47e affe 	bne.w	200027f4 <_svfprintf_r+0x29c>
200037f8:	464c      	mov	r4, r9
200037fa:	e594      	b.n	20003326 <_svfprintf_r+0xdce>
200037fc:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
20003800:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
20003804:	9015      	str	r0, [sp, #84]	; 0x54
20003806:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
2000380a:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
2000380e:	f7ff b859 	b.w	200028c4 <_svfprintf_r+0x36c>
20003812:	980e      	ldr	r0, [sp, #56]	; 0x38
20003814:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
20003818:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
2000381c:	900b      	str	r0, [sp, #44]	; 0x2c
2000381e:	f7ff b851 	b.w	200028c4 <_svfprintf_r+0x36c>
20003822:	9a14      	ldr	r2, [sp, #80]	; 0x50
20003824:	2a65      	cmp	r2, #101	; 0x65
20003826:	bf14      	ite	ne
20003828:	2300      	movne	r3, #0
2000382a:	2301      	moveq	r3, #1
2000382c:	2a45      	cmp	r2, #69	; 0x45
2000382e:	bf08      	it	eq
20003830:	f043 0301 	orreq.w	r3, r3, #1
20003834:	2b00      	cmp	r3, #0
20003836:	d032      	beq.n	2000389e <_svfprintf_r+0x1346>
20003838:	f108 0301 	add.w	r3, r8, #1
2000383c:	930b      	str	r3, [sp, #44]	; 0x2c
2000383e:	2302      	movs	r3, #2
20003840:	e668      	b.n	20003514 <_svfprintf_r+0xfbc>
20003842:	9814      	ldr	r0, [sp, #80]	; 0x50
20003844:	2865      	cmp	r0, #101	; 0x65
20003846:	dd62      	ble.n	2000390e <_svfprintf_r+0x13b6>
20003848:	9a14      	ldr	r2, [sp, #80]	; 0x50
2000384a:	2a66      	cmp	r2, #102	; 0x66
2000384c:	bf1c      	itt	ne
2000384e:	9b42      	ldrne	r3, [sp, #264]	; 0x108
20003850:	930e      	strne	r3, [sp, #56]	; 0x38
20003852:	d06f      	beq.n	20003934 <_svfprintf_r+0x13dc>
20003854:	9a18      	ldr	r2, [sp, #96]	; 0x60
20003856:	9b0e      	ldr	r3, [sp, #56]	; 0x38
20003858:	429a      	cmp	r2, r3
2000385a:	dc5b      	bgt.n	20003914 <_svfprintf_r+0x13bc>
2000385c:	f01a 0f01 	tst.w	sl, #1
20003860:	f040 8081 	bne.w	20003966 <_svfprintf_r+0x140e>
20003864:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
20003868:	2167      	movs	r1, #103	; 0x67
2000386a:	900b      	str	r0, [sp, #44]	; 0x2c
2000386c:	9114      	str	r1, [sp, #80]	; 0x50
2000386e:	e6cf      	b.n	20003610 <_svfprintf_r+0x10b8>
20003870:	9b40      	ldr	r3, [sp, #256]	; 0x100
20003872:	459c      	cmp	ip, r3
20003874:	bf98      	it	ls
20003876:	469c      	movls	ip, r3
20003878:	f67f ae89 	bls.w	2000358e <_svfprintf_r+0x1036>
2000387c:	2230      	movs	r2, #48	; 0x30
2000387e:	f803 2b01 	strb.w	r2, [r3], #1
20003882:	459c      	cmp	ip, r3
20003884:	9340      	str	r3, [sp, #256]	; 0x100
20003886:	d8fa      	bhi.n	2000387e <_svfprintf_r+0x1326>
20003888:	e681      	b.n	2000358e <_svfprintf_r+0x1036>
2000388a:	9809      	ldr	r0, [sp, #36]	; 0x24
2000388c:	4659      	mov	r1, fp
2000388e:	aa37      	add	r2, sp, #220	; 0xdc
20003890:	f7fe fdd4 	bl	2000243c <__sprint_r>
20003894:	2800      	cmp	r0, #0
20003896:	f47e afad 	bne.w	200027f4 <_svfprintf_r+0x29c>
2000389a:	464b      	mov	r3, r9
2000389c:	e577      	b.n	2000338e <_svfprintf_r+0xe36>
2000389e:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
200038a2:	3302      	adds	r3, #2
200038a4:	e636      	b.n	20003514 <_svfprintf_r+0xfbc>
200038a6:	f246 6c67 	movw	ip, #26215	; 0x6667
200038aa:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
200038ae:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200038b2:	fb8c 2103 	smull	r2, r1, ip, r3
200038b6:	17da      	asrs	r2, r3, #31
200038b8:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
200038bc:	eb02 0182 	add.w	r1, r2, r2, lsl #2
200038c0:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
200038c4:	4613      	mov	r3, r2
200038c6:	3130      	adds	r1, #48	; 0x30
200038c8:	2a09      	cmp	r2, #9
200038ca:	f800 1d01 	strb.w	r1, [r0, #-1]!
200038ce:	dcf0      	bgt.n	200038b2 <_svfprintf_r+0x135a>
200038d0:	3330      	adds	r3, #48	; 0x30
200038d2:	1e42      	subs	r2, r0, #1
200038d4:	b2d9      	uxtb	r1, r3
200038d6:	f800 1c01 	strb.w	r1, [r0, #-1]
200038da:	9b07      	ldr	r3, [sp, #28]
200038dc:	4293      	cmp	r3, r2
200038de:	bf98      	it	ls
200038e0:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
200038e4:	f67f ae84 	bls.w	200035f0 <_svfprintf_r+0x1098>
200038e8:	4602      	mov	r2, r0
200038ea:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
200038ee:	e001      	b.n	200038f4 <_svfprintf_r+0x139c>
200038f0:	f812 1b01 	ldrb.w	r1, [r2], #1
200038f4:	f803 1c01 	strb.w	r1, [r3, #-1]
200038f8:	4619      	mov	r1, r3
200038fa:	9807      	ldr	r0, [sp, #28]
200038fc:	3301      	adds	r3, #1
200038fe:	4290      	cmp	r0, r2
20003900:	d8f6      	bhi.n	200038f0 <_svfprintf_r+0x1398>
20003902:	e675      	b.n	200035f0 <_svfprintf_r+0x1098>
20003904:	202d      	movs	r0, #45	; 0x2d
20003906:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
2000390a:	9015      	str	r0, [sp, #84]	; 0x54
2000390c:	e5f2      	b.n	200034f4 <_svfprintf_r+0xf9c>
2000390e:	9942      	ldr	r1, [sp, #264]	; 0x108
20003910:	910e      	str	r1, [sp, #56]	; 0x38
20003912:	e657      	b.n	200035c4 <_svfprintf_r+0x106c>
20003914:	990e      	ldr	r1, [sp, #56]	; 0x38
20003916:	9818      	ldr	r0, [sp, #96]	; 0x60
20003918:	2900      	cmp	r1, #0
2000391a:	bfda      	itte	le
2000391c:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
2000391e:	f1c2 0302 	rsble	r3, r2, #2
20003922:	2301      	movgt	r3, #1
20003924:	181b      	adds	r3, r3, r0
20003926:	2167      	movs	r1, #103	; 0x67
20003928:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
2000392c:	930e      	str	r3, [sp, #56]	; 0x38
2000392e:	9114      	str	r1, [sp, #80]	; 0x50
20003930:	920b      	str	r2, [sp, #44]	; 0x2c
20003932:	e66d      	b.n	20003610 <_svfprintf_r+0x10b8>
20003934:	9842      	ldr	r0, [sp, #264]	; 0x108
20003936:	2800      	cmp	r0, #0
20003938:	900e      	str	r0, [sp, #56]	; 0x38
2000393a:	dd38      	ble.n	200039ae <_svfprintf_r+0x1456>
2000393c:	f1b8 0f00 	cmp.w	r8, #0
20003940:	d107      	bne.n	20003952 <_svfprintf_r+0x13fa>
20003942:	f01a 0f01 	tst.w	sl, #1
20003946:	bf04      	itt	eq
20003948:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
2000394c:	910b      	streq	r1, [sp, #44]	; 0x2c
2000394e:	f43f ae5f 	beq.w	20003610 <_svfprintf_r+0x10b8>
20003952:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20003954:	2066      	movs	r0, #102	; 0x66
20003956:	9014      	str	r0, [sp, #80]	; 0x50
20003958:	1c53      	adds	r3, r2, #1
2000395a:	4443      	add	r3, r8
2000395c:	930e      	str	r3, [sp, #56]	; 0x38
2000395e:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
20003962:	910b      	str	r1, [sp, #44]	; 0x2c
20003964:	e654      	b.n	20003610 <_svfprintf_r+0x10b8>
20003966:	9a0e      	ldr	r2, [sp, #56]	; 0x38
20003968:	2367      	movs	r3, #103	; 0x67
2000396a:	9314      	str	r3, [sp, #80]	; 0x50
2000396c:	3201      	adds	r2, #1
2000396e:	920e      	str	r2, [sp, #56]	; 0x38
20003970:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
20003974:	900b      	str	r0, [sp, #44]	; 0x2c
20003976:	e64b      	b.n	20003610 <_svfprintf_r+0x10b8>
20003978:	222d      	movs	r2, #45	; 0x2d
2000397a:	425b      	negs	r3, r3
2000397c:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
20003980:	e62c      	b.n	200035dc <_svfprintf_r+0x1084>
20003982:	990a      	ldr	r1, [sp, #40]	; 0x28
20003984:	781a      	ldrb	r2, [r3, #0]
20003986:	f8d1 8000 	ldr.w	r8, [r1]
2000398a:	3104      	adds	r1, #4
2000398c:	910a      	str	r1, [sp, #40]	; 0x28
2000398e:	f1b8 0f00 	cmp.w	r8, #0
20003992:	bfb8      	it	lt
20003994:	f04f 38ff 	movlt.w	r8, #4294967295
20003998:	f7fe be47 	b.w	2000262a <_svfprintf_r+0xd2>
2000399c:	f01a 0f01 	tst.w	sl, #1
200039a0:	bf04      	itt	eq
200039a2:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
200039a6:	930b      	streq	r3, [sp, #44]	; 0x2c
200039a8:	f43f ae32 	beq.w	20003610 <_svfprintf_r+0x10b8>
200039ac:	e62a      	b.n	20003604 <_svfprintf_r+0x10ac>
200039ae:	f1b8 0f00 	cmp.w	r8, #0
200039b2:	d10e      	bne.n	200039d2 <_svfprintf_r+0x147a>
200039b4:	f01a 0f01 	tst.w	sl, #1
200039b8:	d10b      	bne.n	200039d2 <_svfprintf_r+0x147a>
200039ba:	2201      	movs	r2, #1
200039bc:	920b      	str	r2, [sp, #44]	; 0x2c
200039be:	920e      	str	r2, [sp, #56]	; 0x38
200039c0:	e626      	b.n	20003610 <_svfprintf_r+0x10b8>
200039c2:	9809      	ldr	r0, [sp, #36]	; 0x24
200039c4:	230c      	movs	r3, #12
200039c6:	f04f 31ff 	mov.w	r1, #4294967295
200039ca:	910d      	str	r1, [sp, #52]	; 0x34
200039cc:	6003      	str	r3, [r0, #0]
200039ce:	f7fe bf1a 	b.w	20002806 <_svfprintf_r+0x2ae>
200039d2:	f108 0302 	add.w	r3, r8, #2
200039d6:	2066      	movs	r0, #102	; 0x66
200039d8:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
200039dc:	930e      	str	r3, [sp, #56]	; 0x38
200039de:	9014      	str	r0, [sp, #80]	; 0x50
200039e0:	910b      	str	r1, [sp, #44]	; 0x2c
200039e2:	e615      	b.n	20003610 <_svfprintf_r+0x10b8>
200039e4:	0000      	lsls	r0, r0, #0
	...

200039e8 <quorem>:
200039e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200039ec:	6903      	ldr	r3, [r0, #16]
200039ee:	690e      	ldr	r6, [r1, #16]
200039f0:	4682      	mov	sl, r0
200039f2:	4689      	mov	r9, r1
200039f4:	429e      	cmp	r6, r3
200039f6:	f300 8083 	bgt.w	20003b00 <quorem+0x118>
200039fa:	1cf2      	adds	r2, r6, #3
200039fc:	f101 0514 	add.w	r5, r1, #20
20003a00:	f100 0414 	add.w	r4, r0, #20
20003a04:	3e01      	subs	r6, #1
20003a06:	0092      	lsls	r2, r2, #2
20003a08:	188b      	adds	r3, r1, r2
20003a0a:	1812      	adds	r2, r2, r0
20003a0c:	f103 0804 	add.w	r8, r3, #4
20003a10:	6859      	ldr	r1, [r3, #4]
20003a12:	6850      	ldr	r0, [r2, #4]
20003a14:	3101      	adds	r1, #1
20003a16:	f003 fb07 	bl	20007028 <__aeabi_uidiv>
20003a1a:	4607      	mov	r7, r0
20003a1c:	2800      	cmp	r0, #0
20003a1e:	d039      	beq.n	20003a94 <quorem+0xac>
20003a20:	2300      	movs	r3, #0
20003a22:	469c      	mov	ip, r3
20003a24:	461a      	mov	r2, r3
20003a26:	58e9      	ldr	r1, [r5, r3]
20003a28:	58e0      	ldr	r0, [r4, r3]
20003a2a:	fa1f fe81 	uxth.w	lr, r1
20003a2e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20003a32:	b281      	uxth	r1, r0
20003a34:	fb0e ce07 	mla	lr, lr, r7, ip
20003a38:	1851      	adds	r1, r2, r1
20003a3a:	fb0b fc07 	mul.w	ip, fp, r7
20003a3e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20003a42:	fa1f fe8e 	uxth.w	lr, lr
20003a46:	ebce 0101 	rsb	r1, lr, r1
20003a4a:	fa1f f28c 	uxth.w	r2, ip
20003a4e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20003a52:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003a56:	fa1f fe81 	uxth.w	lr, r1
20003a5a:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003a5e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20003a62:	50e1      	str	r1, [r4, r3]
20003a64:	3304      	adds	r3, #4
20003a66:	1412      	asrs	r2, r2, #16
20003a68:	1959      	adds	r1, r3, r5
20003a6a:	4588      	cmp	r8, r1
20003a6c:	d2db      	bcs.n	20003a26 <quorem+0x3e>
20003a6e:	1d32      	adds	r2, r6, #4
20003a70:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003a74:	6859      	ldr	r1, [r3, #4]
20003a76:	b969      	cbnz	r1, 20003a94 <quorem+0xac>
20003a78:	429c      	cmp	r4, r3
20003a7a:	d209      	bcs.n	20003a90 <quorem+0xa8>
20003a7c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003a80:	b112      	cbz	r2, 20003a88 <quorem+0xa0>
20003a82:	e005      	b.n	20003a90 <quorem+0xa8>
20003a84:	681a      	ldr	r2, [r3, #0]
20003a86:	b91a      	cbnz	r2, 20003a90 <quorem+0xa8>
20003a88:	3b04      	subs	r3, #4
20003a8a:	3e01      	subs	r6, #1
20003a8c:	429c      	cmp	r4, r3
20003a8e:	d3f9      	bcc.n	20003a84 <quorem+0x9c>
20003a90:	f8ca 6010 	str.w	r6, [sl, #16]
20003a94:	4649      	mov	r1, r9
20003a96:	4650      	mov	r0, sl
20003a98:	f001 fff6 	bl	20005a88 <__mcmp>
20003a9c:	2800      	cmp	r0, #0
20003a9e:	db2c      	blt.n	20003afa <quorem+0x112>
20003aa0:	2300      	movs	r3, #0
20003aa2:	3701      	adds	r7, #1
20003aa4:	469c      	mov	ip, r3
20003aa6:	58ea      	ldr	r2, [r5, r3]
20003aa8:	58e0      	ldr	r0, [r4, r3]
20003aaa:	b291      	uxth	r1, r2
20003aac:	0c12      	lsrs	r2, r2, #16
20003aae:	fa1f f980 	uxth.w	r9, r0
20003ab2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20003ab6:	ebc1 0109 	rsb	r1, r1, r9
20003aba:	4461      	add	r1, ip
20003abc:	eb02 4221 	add.w	r2, r2, r1, asr #16
20003ac0:	b289      	uxth	r1, r1
20003ac2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20003ac6:	50e1      	str	r1, [r4, r3]
20003ac8:	3304      	adds	r3, #4
20003aca:	ea4f 4c22 	mov.w	ip, r2, asr #16
20003ace:	195a      	adds	r2, r3, r5
20003ad0:	4590      	cmp	r8, r2
20003ad2:	d2e8      	bcs.n	20003aa6 <quorem+0xbe>
20003ad4:	1d32      	adds	r2, r6, #4
20003ad6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20003ada:	6859      	ldr	r1, [r3, #4]
20003adc:	b969      	cbnz	r1, 20003afa <quorem+0x112>
20003ade:	429c      	cmp	r4, r3
20003ae0:	d209      	bcs.n	20003af6 <quorem+0x10e>
20003ae2:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20003ae6:	b112      	cbz	r2, 20003aee <quorem+0x106>
20003ae8:	e005      	b.n	20003af6 <quorem+0x10e>
20003aea:	681a      	ldr	r2, [r3, #0]
20003aec:	b91a      	cbnz	r2, 20003af6 <quorem+0x10e>
20003aee:	3b04      	subs	r3, #4
20003af0:	3e01      	subs	r6, #1
20003af2:	429c      	cmp	r4, r3
20003af4:	d3f9      	bcc.n	20003aea <quorem+0x102>
20003af6:	f8ca 6010 	str.w	r6, [sl, #16]
20003afa:	4638      	mov	r0, r7
20003afc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003b00:	2000      	movs	r0, #0
20003b02:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003b06:	bf00      	nop

20003b08 <_dtoa_r>:
20003b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20003b0c:	6a46      	ldr	r6, [r0, #36]	; 0x24
20003b0e:	b0a1      	sub	sp, #132	; 0x84
20003b10:	4604      	mov	r4, r0
20003b12:	4690      	mov	r8, r2
20003b14:	4699      	mov	r9, r3
20003b16:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20003b18:	2e00      	cmp	r6, #0
20003b1a:	f000 8423 	beq.w	20004364 <_dtoa_r+0x85c>
20003b1e:	6832      	ldr	r2, [r6, #0]
20003b20:	b182      	cbz	r2, 20003b44 <_dtoa_r+0x3c>
20003b22:	6a61      	ldr	r1, [r4, #36]	; 0x24
20003b24:	f04f 0c01 	mov.w	ip, #1
20003b28:	6876      	ldr	r6, [r6, #4]
20003b2a:	4620      	mov	r0, r4
20003b2c:	680b      	ldr	r3, [r1, #0]
20003b2e:	6056      	str	r6, [r2, #4]
20003b30:	684a      	ldr	r2, [r1, #4]
20003b32:	4619      	mov	r1, r3
20003b34:	fa0c f202 	lsl.w	r2, ip, r2
20003b38:	609a      	str	r2, [r3, #8]
20003b3a:	f002 f8df 	bl	20005cfc <_Bfree>
20003b3e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20003b40:	2200      	movs	r2, #0
20003b42:	601a      	str	r2, [r3, #0]
20003b44:	f1b9 0600 	subs.w	r6, r9, #0
20003b48:	db38      	blt.n	20003bbc <_dtoa_r+0xb4>
20003b4a:	2300      	movs	r3, #0
20003b4c:	602b      	str	r3, [r5, #0]
20003b4e:	f240 0300 	movw	r3, #0
20003b52:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20003b56:	461a      	mov	r2, r3
20003b58:	ea06 0303 	and.w	r3, r6, r3
20003b5c:	4293      	cmp	r3, r2
20003b5e:	d017      	beq.n	20003b90 <_dtoa_r+0x88>
20003b60:	2200      	movs	r2, #0
20003b62:	2300      	movs	r3, #0
20003b64:	4640      	mov	r0, r8
20003b66:	4649      	mov	r1, r9
20003b68:	e9cd 8906 	strd	r8, r9, [sp, #24]
20003b6c:	f003 ffba 	bl	20007ae4 <__aeabi_dcmpeq>
20003b70:	2800      	cmp	r0, #0
20003b72:	d029      	beq.n	20003bc8 <_dtoa_r+0xc0>
20003b74:	982c      	ldr	r0, [sp, #176]	; 0xb0
20003b76:	2301      	movs	r3, #1
20003b78:	992e      	ldr	r1, [sp, #184]	; 0xb8
20003b7a:	6003      	str	r3, [r0, #0]
20003b7c:	2900      	cmp	r1, #0
20003b7e:	f000 80d0 	beq.w	20003d22 <_dtoa_r+0x21a>
20003b82:	4b79      	ldr	r3, [pc, #484]	; (20003d68 <_dtoa_r+0x260>)
20003b84:	1e58      	subs	r0, r3, #1
20003b86:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20003b88:	6013      	str	r3, [r2, #0]
20003b8a:	b021      	add	sp, #132	; 0x84
20003b8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20003b90:	982c      	ldr	r0, [sp, #176]	; 0xb0
20003b92:	f242 730f 	movw	r3, #9999	; 0x270f
20003b96:	6003      	str	r3, [r0, #0]
20003b98:	f1b8 0f00 	cmp.w	r8, #0
20003b9c:	f000 8095 	beq.w	20003cca <_dtoa_r+0x1c2>
20003ba0:	f248 4058 	movw	r0, #33880	; 0x8458
20003ba4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ba8:	992e      	ldr	r1, [sp, #184]	; 0xb8
20003baa:	2900      	cmp	r1, #0
20003bac:	d0ed      	beq.n	20003b8a <_dtoa_r+0x82>
20003bae:	78c2      	ldrb	r2, [r0, #3]
20003bb0:	1cc3      	adds	r3, r0, #3
20003bb2:	2a00      	cmp	r2, #0
20003bb4:	d0e7      	beq.n	20003b86 <_dtoa_r+0x7e>
20003bb6:	f100 0308 	add.w	r3, r0, #8
20003bba:	e7e4      	b.n	20003b86 <_dtoa_r+0x7e>
20003bbc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20003bc0:	2301      	movs	r3, #1
20003bc2:	46b1      	mov	r9, r6
20003bc4:	602b      	str	r3, [r5, #0]
20003bc6:	e7c2      	b.n	20003b4e <_dtoa_r+0x46>
20003bc8:	4620      	mov	r0, r4
20003bca:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20003bce:	a91e      	add	r1, sp, #120	; 0x78
20003bd0:	9100      	str	r1, [sp, #0]
20003bd2:	a91f      	add	r1, sp, #124	; 0x7c
20003bd4:	9101      	str	r1, [sp, #4]
20003bd6:	f002 f8e3 	bl	20005da0 <__d2b>
20003bda:	f3c6 550a 	ubfx	r5, r6, #20, #11
20003bde:	4683      	mov	fp, r0
20003be0:	2d00      	cmp	r5, #0
20003be2:	d07e      	beq.n	20003ce2 <_dtoa_r+0x1da>
20003be4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20003be8:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20003bec:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20003bee:	3d07      	subs	r5, #7
20003bf0:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20003bf4:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20003bf8:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20003bfc:	2300      	movs	r3, #0
20003bfe:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20003c02:	9319      	str	r3, [sp, #100]	; 0x64
20003c04:	f240 0300 	movw	r3, #0
20003c08:	2200      	movs	r2, #0
20003c0a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20003c0e:	f003 fb4d 	bl	200072ac <__aeabi_dsub>
20003c12:	a34f      	add	r3, pc, #316	; (adr r3, 20003d50 <_dtoa_r+0x248>)
20003c14:	e9d3 2300 	ldrd	r2, r3, [r3]
20003c18:	f003 fcfc 	bl	20007614 <__aeabi_dmul>
20003c1c:	a34e      	add	r3, pc, #312	; (adr r3, 20003d58 <_dtoa_r+0x250>)
20003c1e:	e9d3 2300 	ldrd	r2, r3, [r3]
20003c22:	f003 fb45 	bl	200072b0 <__adddf3>
20003c26:	e9cd 0108 	strd	r0, r1, [sp, #32]
20003c2a:	4628      	mov	r0, r5
20003c2c:	f003 fc8c 	bl	20007548 <__aeabi_i2d>
20003c30:	a34b      	add	r3, pc, #300	; (adr r3, 20003d60 <_dtoa_r+0x258>)
20003c32:	e9d3 2300 	ldrd	r2, r3, [r3]
20003c36:	f003 fced 	bl	20007614 <__aeabi_dmul>
20003c3a:	4602      	mov	r2, r0
20003c3c:	460b      	mov	r3, r1
20003c3e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20003c42:	f003 fb35 	bl	200072b0 <__adddf3>
20003c46:	e9cd 0108 	strd	r0, r1, [sp, #32]
20003c4a:	f003 ff7d 	bl	20007b48 <__aeabi_d2iz>
20003c4e:	2200      	movs	r2, #0
20003c50:	2300      	movs	r3, #0
20003c52:	4606      	mov	r6, r0
20003c54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20003c58:	f003 ff4e 	bl	20007af8 <__aeabi_dcmplt>
20003c5c:	b140      	cbz	r0, 20003c70 <_dtoa_r+0x168>
20003c5e:	4630      	mov	r0, r6
20003c60:	f003 fc72 	bl	20007548 <__aeabi_i2d>
20003c64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20003c68:	f003 ff3c 	bl	20007ae4 <__aeabi_dcmpeq>
20003c6c:	b900      	cbnz	r0, 20003c70 <_dtoa_r+0x168>
20003c6e:	3e01      	subs	r6, #1
20003c70:	2e16      	cmp	r6, #22
20003c72:	d95b      	bls.n	20003d2c <_dtoa_r+0x224>
20003c74:	2301      	movs	r3, #1
20003c76:	9318      	str	r3, [sp, #96]	; 0x60
20003c78:	3f01      	subs	r7, #1
20003c7a:	ebb7 0a05 	subs.w	sl, r7, r5
20003c7e:	bf42      	ittt	mi
20003c80:	f1ca 0a00 	rsbmi	sl, sl, #0
20003c84:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20003c88:	f04f 0a00 	movmi.w	sl, #0
20003c8c:	d401      	bmi.n	20003c92 <_dtoa_r+0x18a>
20003c8e:	2200      	movs	r2, #0
20003c90:	920f      	str	r2, [sp, #60]	; 0x3c
20003c92:	2e00      	cmp	r6, #0
20003c94:	f2c0 8371 	blt.w	2000437a <_dtoa_r+0x872>
20003c98:	44b2      	add	sl, r6
20003c9a:	2300      	movs	r3, #0
20003c9c:	9617      	str	r6, [sp, #92]	; 0x5c
20003c9e:	9315      	str	r3, [sp, #84]	; 0x54
20003ca0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20003ca2:	2b09      	cmp	r3, #9
20003ca4:	d862      	bhi.n	20003d6c <_dtoa_r+0x264>
20003ca6:	2b05      	cmp	r3, #5
20003ca8:	f340 8677 	ble.w	2000499a <_dtoa_r+0xe92>
20003cac:	982a      	ldr	r0, [sp, #168]	; 0xa8
20003cae:	2700      	movs	r7, #0
20003cb0:	3804      	subs	r0, #4
20003cb2:	902a      	str	r0, [sp, #168]	; 0xa8
20003cb4:	992a      	ldr	r1, [sp, #168]	; 0xa8
20003cb6:	1e8b      	subs	r3, r1, #2
20003cb8:	2b03      	cmp	r3, #3
20003cba:	f200 83dd 	bhi.w	20004478 <_dtoa_r+0x970>
20003cbe:	e8df f013 	tbh	[pc, r3, lsl #1]
20003cc2:	03a5      	.short	0x03a5
20003cc4:	03d503d8 	.word	0x03d503d8
20003cc8:	03c4      	.short	0x03c4
20003cca:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20003cce:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20003cd2:	2e00      	cmp	r6, #0
20003cd4:	f47f af64 	bne.w	20003ba0 <_dtoa_r+0x98>
20003cd8:	f248 404c 	movw	r0, #33868	; 0x844c
20003cdc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003ce0:	e762      	b.n	20003ba8 <_dtoa_r+0xa0>
20003ce2:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20003ce4:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20003ce6:	18fb      	adds	r3, r7, r3
20003ce8:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20003cec:	1c9d      	adds	r5, r3, #2
20003cee:	2d20      	cmp	r5, #32
20003cf0:	bfdc      	itt	le
20003cf2:	f1c5 0020 	rsble	r0, r5, #32
20003cf6:	fa08 f000 	lslle.w	r0, r8, r0
20003cfa:	dd08      	ble.n	20003d0e <_dtoa_r+0x206>
20003cfc:	3b1e      	subs	r3, #30
20003cfe:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20003d02:	fa16 f202 	lsls.w	r2, r6, r2
20003d06:	fa28 f303 	lsr.w	r3, r8, r3
20003d0a:	ea42 0003 	orr.w	r0, r2, r3
20003d0e:	f003 fc0b 	bl	20007528 <__aeabi_ui2d>
20003d12:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20003d16:	2201      	movs	r2, #1
20003d18:	3d03      	subs	r5, #3
20003d1a:	9219      	str	r2, [sp, #100]	; 0x64
20003d1c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20003d20:	e770      	b.n	20003c04 <_dtoa_r+0xfc>
20003d22:	f248 4048 	movw	r0, #33864	; 0x8448
20003d26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20003d2a:	e72e      	b.n	20003b8a <_dtoa_r+0x82>
20003d2c:	f248 5300 	movw	r3, #34048	; 0x8500
20003d30:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20003d34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d38:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20003d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
20003d40:	f003 feda 	bl	20007af8 <__aeabi_dcmplt>
20003d44:	2800      	cmp	r0, #0
20003d46:	f040 8320 	bne.w	2000438a <_dtoa_r+0x882>
20003d4a:	9018      	str	r0, [sp, #96]	; 0x60
20003d4c:	e794      	b.n	20003c78 <_dtoa_r+0x170>
20003d4e:	bf00      	nop
20003d50:	636f4361 	.word	0x636f4361
20003d54:	3fd287a7 	.word	0x3fd287a7
20003d58:	8b60c8b3 	.word	0x8b60c8b3
20003d5c:	3fc68a28 	.word	0x3fc68a28
20003d60:	509f79fb 	.word	0x509f79fb
20003d64:	3fd34413 	.word	0x3fd34413
20003d68:	20008449 	.word	0x20008449
20003d6c:	2300      	movs	r3, #0
20003d6e:	f04f 30ff 	mov.w	r0, #4294967295
20003d72:	461f      	mov	r7, r3
20003d74:	2101      	movs	r1, #1
20003d76:	932a      	str	r3, [sp, #168]	; 0xa8
20003d78:	9011      	str	r0, [sp, #68]	; 0x44
20003d7a:	9116      	str	r1, [sp, #88]	; 0x58
20003d7c:	9008      	str	r0, [sp, #32]
20003d7e:	932b      	str	r3, [sp, #172]	; 0xac
20003d80:	6a65      	ldr	r5, [r4, #36]	; 0x24
20003d82:	2300      	movs	r3, #0
20003d84:	606b      	str	r3, [r5, #4]
20003d86:	4620      	mov	r0, r4
20003d88:	6869      	ldr	r1, [r5, #4]
20003d8a:	f001 ffd3 	bl	20005d34 <_Balloc>
20003d8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20003d90:	6028      	str	r0, [r5, #0]
20003d92:	681b      	ldr	r3, [r3, #0]
20003d94:	9310      	str	r3, [sp, #64]	; 0x40
20003d96:	2f00      	cmp	r7, #0
20003d98:	f000 815b 	beq.w	20004052 <_dtoa_r+0x54a>
20003d9c:	2e00      	cmp	r6, #0
20003d9e:	f340 842a 	ble.w	200045f6 <_dtoa_r+0xaee>
20003da2:	f248 5300 	movw	r3, #34048	; 0x8500
20003da6:	f006 020f 	and.w	r2, r6, #15
20003daa:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dae:	1135      	asrs	r5, r6, #4
20003db0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20003db4:	f015 0f10 	tst.w	r5, #16
20003db8:	e9d3 0100 	ldrd	r0, r1, [r3]
20003dbc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20003dc0:	f000 82e7 	beq.w	20004392 <_dtoa_r+0x88a>
20003dc4:	f248 53d8 	movw	r3, #34264	; 0x85d8
20003dc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20003dcc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003dd0:	f005 050f 	and.w	r5, r5, #15
20003dd4:	f04f 0803 	mov.w	r8, #3
20003dd8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20003ddc:	f003 fd44 	bl	20007868 <__aeabi_ddiv>
20003de0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20003de4:	b1bd      	cbz	r5, 20003e16 <_dtoa_r+0x30e>
20003de6:	f248 57d8 	movw	r7, #34264	; 0x85d8
20003dea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003dee:	f2c2 0700 	movt	r7, #8192	; 0x2000
20003df2:	f015 0f01 	tst.w	r5, #1
20003df6:	4610      	mov	r0, r2
20003df8:	4619      	mov	r1, r3
20003dfa:	d007      	beq.n	20003e0c <_dtoa_r+0x304>
20003dfc:	e9d7 2300 	ldrd	r2, r3, [r7]
20003e00:	f108 0801 	add.w	r8, r8, #1
20003e04:	f003 fc06 	bl	20007614 <__aeabi_dmul>
20003e08:	4602      	mov	r2, r0
20003e0a:	460b      	mov	r3, r1
20003e0c:	3708      	adds	r7, #8
20003e0e:	106d      	asrs	r5, r5, #1
20003e10:	d1ef      	bne.n	20003df2 <_dtoa_r+0x2ea>
20003e12:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20003e16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003e1a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
20003e1e:	f003 fd23 	bl	20007868 <__aeabi_ddiv>
20003e22:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20003e26:	9918      	ldr	r1, [sp, #96]	; 0x60
20003e28:	2900      	cmp	r1, #0
20003e2a:	f000 80de 	beq.w	20003fea <_dtoa_r+0x4e2>
20003e2e:	f240 0300 	movw	r3, #0
20003e32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20003e36:	2200      	movs	r2, #0
20003e38:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
20003e3c:	f04f 0500 	mov.w	r5, #0
20003e40:	f003 fe5a 	bl	20007af8 <__aeabi_dcmplt>
20003e44:	b108      	cbz	r0, 20003e4a <_dtoa_r+0x342>
20003e46:	f04f 0501 	mov.w	r5, #1
20003e4a:	9a08      	ldr	r2, [sp, #32]
20003e4c:	2a00      	cmp	r2, #0
20003e4e:	bfd4      	ite	le
20003e50:	2500      	movle	r5, #0
20003e52:	f005 0501 	andgt.w	r5, r5, #1
20003e56:	2d00      	cmp	r5, #0
20003e58:	f000 80c7 	beq.w	20003fea <_dtoa_r+0x4e2>
20003e5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
20003e5e:	2b00      	cmp	r3, #0
20003e60:	f340 80f5 	ble.w	2000404e <_dtoa_r+0x546>
20003e64:	f240 0300 	movw	r3, #0
20003e68:	2200      	movs	r2, #0
20003e6a:	f2c4 0324 	movt	r3, #16420	; 0x4024
20003e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20003e72:	f003 fbcf 	bl	20007614 <__aeabi_dmul>
20003e76:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20003e7a:	f108 0001 	add.w	r0, r8, #1
20003e7e:	1e71      	subs	r1, r6, #1
20003e80:	9112      	str	r1, [sp, #72]	; 0x48
20003e82:	f003 fb61 	bl	20007548 <__aeabi_i2d>
20003e86:	4602      	mov	r2, r0
20003e88:	460b      	mov	r3, r1
20003e8a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20003e8e:	f003 fbc1 	bl	20007614 <__aeabi_dmul>
20003e92:	f240 0300 	movw	r3, #0
20003e96:	2200      	movs	r2, #0
20003e98:	f2c4 031c 	movt	r3, #16412	; 0x401c
20003e9c:	f003 fa08 	bl	200072b0 <__adddf3>
20003ea0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
20003ea4:	4680      	mov	r8, r0
20003ea6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
20003eaa:	9b16      	ldr	r3, [sp, #88]	; 0x58
20003eac:	2b00      	cmp	r3, #0
20003eae:	f000 83ad 	beq.w	2000460c <_dtoa_r+0xb04>
20003eb2:	f248 5300 	movw	r3, #34048	; 0x8500
20003eb6:	f240 0100 	movw	r1, #0
20003eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003ebe:	2000      	movs	r0, #0
20003ec0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
20003ec4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20003ec8:	f8cd c00c 	str.w	ip, [sp, #12]
20003ecc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
20003ed0:	f003 fcca 	bl	20007868 <__aeabi_ddiv>
20003ed4:	4642      	mov	r2, r8
20003ed6:	464b      	mov	r3, r9
20003ed8:	9d10      	ldr	r5, [sp, #64]	; 0x40
20003eda:	f003 f9e7 	bl	200072ac <__aeabi_dsub>
20003ede:	4680      	mov	r8, r0
20003ee0:	4689      	mov	r9, r1
20003ee2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20003ee6:	f003 fe2f 	bl	20007b48 <__aeabi_d2iz>
20003eea:	4607      	mov	r7, r0
20003eec:	f003 fb2c 	bl	20007548 <__aeabi_i2d>
20003ef0:	4602      	mov	r2, r0
20003ef2:	460b      	mov	r3, r1
20003ef4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20003ef8:	f003 f9d8 	bl	200072ac <__aeabi_dsub>
20003efc:	f107 0330 	add.w	r3, r7, #48	; 0x30
20003f00:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20003f04:	4640      	mov	r0, r8
20003f06:	f805 3b01 	strb.w	r3, [r5], #1
20003f0a:	4649      	mov	r1, r9
20003f0c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003f10:	f003 fe10 	bl	20007b34 <__aeabi_dcmpgt>
20003f14:	2800      	cmp	r0, #0
20003f16:	f040 8213 	bne.w	20004340 <_dtoa_r+0x838>
20003f1a:	f240 0100 	movw	r1, #0
20003f1e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003f22:	2000      	movs	r0, #0
20003f24:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20003f28:	f003 f9c0 	bl	200072ac <__aeabi_dsub>
20003f2c:	4602      	mov	r2, r0
20003f2e:	460b      	mov	r3, r1
20003f30:	4640      	mov	r0, r8
20003f32:	4649      	mov	r1, r9
20003f34:	f003 fdfe 	bl	20007b34 <__aeabi_dcmpgt>
20003f38:	f8dd c00c 	ldr.w	ip, [sp, #12]
20003f3c:	2800      	cmp	r0, #0
20003f3e:	f040 83e7 	bne.w	20004710 <_dtoa_r+0xc08>
20003f42:	f1bc 0f01 	cmp.w	ip, #1
20003f46:	f340 8082 	ble.w	2000404e <_dtoa_r+0x546>
20003f4a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
20003f4e:	2701      	movs	r7, #1
20003f50:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20003f54:	961d      	str	r6, [sp, #116]	; 0x74
20003f56:	4666      	mov	r6, ip
20003f58:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
20003f5c:	940c      	str	r4, [sp, #48]	; 0x30
20003f5e:	e010      	b.n	20003f82 <_dtoa_r+0x47a>
20003f60:	f240 0100 	movw	r1, #0
20003f64:	2000      	movs	r0, #0
20003f66:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20003f6a:	f003 f99f 	bl	200072ac <__aeabi_dsub>
20003f6e:	4642      	mov	r2, r8
20003f70:	464b      	mov	r3, r9
20003f72:	f003 fdc1 	bl	20007af8 <__aeabi_dcmplt>
20003f76:	2800      	cmp	r0, #0
20003f78:	f040 83c7 	bne.w	2000470a <_dtoa_r+0xc02>
20003f7c:	42b7      	cmp	r7, r6
20003f7e:	f280 848b 	bge.w	20004898 <_dtoa_r+0xd90>
20003f82:	f240 0300 	movw	r3, #0
20003f86:	4640      	mov	r0, r8
20003f88:	4649      	mov	r1, r9
20003f8a:	2200      	movs	r2, #0
20003f8c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20003f90:	3501      	adds	r5, #1
20003f92:	f003 fb3f 	bl	20007614 <__aeabi_dmul>
20003f96:	f240 0300 	movw	r3, #0
20003f9a:	2200      	movs	r2, #0
20003f9c:	f2c4 0324 	movt	r3, #16420	; 0x4024
20003fa0:	4680      	mov	r8, r0
20003fa2:	4689      	mov	r9, r1
20003fa4:	4650      	mov	r0, sl
20003fa6:	4659      	mov	r1, fp
20003fa8:	f003 fb34 	bl	20007614 <__aeabi_dmul>
20003fac:	468b      	mov	fp, r1
20003fae:	4682      	mov	sl, r0
20003fb0:	f003 fdca 	bl	20007b48 <__aeabi_d2iz>
20003fb4:	4604      	mov	r4, r0
20003fb6:	f003 fac7 	bl	20007548 <__aeabi_i2d>
20003fba:	3430      	adds	r4, #48	; 0x30
20003fbc:	4602      	mov	r2, r0
20003fbe:	460b      	mov	r3, r1
20003fc0:	4650      	mov	r0, sl
20003fc2:	4659      	mov	r1, fp
20003fc4:	f003 f972 	bl	200072ac <__aeabi_dsub>
20003fc8:	9a10      	ldr	r2, [sp, #64]	; 0x40
20003fca:	464b      	mov	r3, r9
20003fcc:	55d4      	strb	r4, [r2, r7]
20003fce:	4642      	mov	r2, r8
20003fd0:	3701      	adds	r7, #1
20003fd2:	4682      	mov	sl, r0
20003fd4:	468b      	mov	fp, r1
20003fd6:	f003 fd8f 	bl	20007af8 <__aeabi_dcmplt>
20003fda:	4652      	mov	r2, sl
20003fdc:	465b      	mov	r3, fp
20003fde:	2800      	cmp	r0, #0
20003fe0:	d0be      	beq.n	20003f60 <_dtoa_r+0x458>
20003fe2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20003fe6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20003fe8:	e1aa      	b.n	20004340 <_dtoa_r+0x838>
20003fea:	4640      	mov	r0, r8
20003fec:	f003 faac 	bl	20007548 <__aeabi_i2d>
20003ff0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20003ff4:	f003 fb0e 	bl	20007614 <__aeabi_dmul>
20003ff8:	f240 0300 	movw	r3, #0
20003ffc:	2200      	movs	r2, #0
20003ffe:	f2c4 031c 	movt	r3, #16412	; 0x401c
20004002:	f003 f955 	bl	200072b0 <__adddf3>
20004006:	9a08      	ldr	r2, [sp, #32]
20004008:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000400c:	4680      	mov	r8, r0
2000400e:	46a9      	mov	r9, r5
20004010:	2a00      	cmp	r2, #0
20004012:	f040 82ec 	bne.w	200045ee <_dtoa_r+0xae6>
20004016:	f240 0300 	movw	r3, #0
2000401a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000401e:	2200      	movs	r2, #0
20004020:	f2c4 0314 	movt	r3, #16404	; 0x4014
20004024:	f003 f942 	bl	200072ac <__aeabi_dsub>
20004028:	4642      	mov	r2, r8
2000402a:	462b      	mov	r3, r5
2000402c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004030:	f003 fd80 	bl	20007b34 <__aeabi_dcmpgt>
20004034:	2800      	cmp	r0, #0
20004036:	f040 824a 	bne.w	200044ce <_dtoa_r+0x9c6>
2000403a:	4642      	mov	r2, r8
2000403c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004040:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20004044:	f003 fd58 	bl	20007af8 <__aeabi_dcmplt>
20004048:	2800      	cmp	r0, #0
2000404a:	f040 81d5 	bne.w	200043f8 <_dtoa_r+0x8f0>
2000404e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20004052:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20004054:	ea6f 0703 	mvn.w	r7, r3
20004058:	ea4f 77d7 	mov.w	r7, r7, lsr #31
2000405c:	2e0e      	cmp	r6, #14
2000405e:	bfcc      	ite	gt
20004060:	2700      	movgt	r7, #0
20004062:	f007 0701 	andle.w	r7, r7, #1
20004066:	2f00      	cmp	r7, #0
20004068:	f000 80b7 	beq.w	200041da <_dtoa_r+0x6d2>
2000406c:	982b      	ldr	r0, [sp, #172]	; 0xac
2000406e:	f248 5300 	movw	r3, #34048	; 0x8500
20004072:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004076:	9908      	ldr	r1, [sp, #32]
20004078:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000407c:	0fc2      	lsrs	r2, r0, #31
2000407e:	2900      	cmp	r1, #0
20004080:	bfcc      	ite	gt
20004082:	2200      	movgt	r2, #0
20004084:	f002 0201 	andle.w	r2, r2, #1
20004088:	e9d3 0100 	ldrd	r0, r1, [r3]
2000408c:	e9cd 0104 	strd	r0, r1, [sp, #16]
20004090:	2a00      	cmp	r2, #0
20004092:	f040 81a0 	bne.w	200043d6 <_dtoa_r+0x8ce>
20004096:	4602      	mov	r2, r0
20004098:	460b      	mov	r3, r1
2000409a:	4640      	mov	r0, r8
2000409c:	4649      	mov	r1, r9
2000409e:	f003 fbe3 	bl	20007868 <__aeabi_ddiv>
200040a2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200040a4:	f003 fd50 	bl	20007b48 <__aeabi_d2iz>
200040a8:	4682      	mov	sl, r0
200040aa:	f003 fa4d 	bl	20007548 <__aeabi_i2d>
200040ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200040b2:	f003 faaf 	bl	20007614 <__aeabi_dmul>
200040b6:	4602      	mov	r2, r0
200040b8:	460b      	mov	r3, r1
200040ba:	4640      	mov	r0, r8
200040bc:	4649      	mov	r1, r9
200040be:	f003 f8f5 	bl	200072ac <__aeabi_dsub>
200040c2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200040c6:	f805 3b01 	strb.w	r3, [r5], #1
200040ca:	9a08      	ldr	r2, [sp, #32]
200040cc:	2a01      	cmp	r2, #1
200040ce:	4680      	mov	r8, r0
200040d0:	4689      	mov	r9, r1
200040d2:	d052      	beq.n	2000417a <_dtoa_r+0x672>
200040d4:	f240 0300 	movw	r3, #0
200040d8:	2200      	movs	r2, #0
200040da:	f2c4 0324 	movt	r3, #16420	; 0x4024
200040de:	f003 fa99 	bl	20007614 <__aeabi_dmul>
200040e2:	2200      	movs	r2, #0
200040e4:	2300      	movs	r3, #0
200040e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
200040ea:	f003 fcfb 	bl	20007ae4 <__aeabi_dcmpeq>
200040ee:	2800      	cmp	r0, #0
200040f0:	f040 81eb 	bne.w	200044ca <_dtoa_r+0x9c2>
200040f4:	9810      	ldr	r0, [sp, #64]	; 0x40
200040f6:	f04f 0801 	mov.w	r8, #1
200040fa:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
200040fe:	46a3      	mov	fp, r4
20004100:	1c87      	adds	r7, r0, #2
20004102:	960f      	str	r6, [sp, #60]	; 0x3c
20004104:	f8dd 9020 	ldr.w	r9, [sp, #32]
20004108:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000410c:	e00a      	b.n	20004124 <_dtoa_r+0x61c>
2000410e:	f003 fa81 	bl	20007614 <__aeabi_dmul>
20004112:	2200      	movs	r2, #0
20004114:	2300      	movs	r3, #0
20004116:	4604      	mov	r4, r0
20004118:	460d      	mov	r5, r1
2000411a:	f003 fce3 	bl	20007ae4 <__aeabi_dcmpeq>
2000411e:	2800      	cmp	r0, #0
20004120:	f040 81ce 	bne.w	200044c0 <_dtoa_r+0x9b8>
20004124:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004128:	4620      	mov	r0, r4
2000412a:	4629      	mov	r1, r5
2000412c:	f108 0801 	add.w	r8, r8, #1
20004130:	f003 fb9a 	bl	20007868 <__aeabi_ddiv>
20004134:	463e      	mov	r6, r7
20004136:	f003 fd07 	bl	20007b48 <__aeabi_d2iz>
2000413a:	4682      	mov	sl, r0
2000413c:	f003 fa04 	bl	20007548 <__aeabi_i2d>
20004140:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20004144:	f003 fa66 	bl	20007614 <__aeabi_dmul>
20004148:	4602      	mov	r2, r0
2000414a:	460b      	mov	r3, r1
2000414c:	4620      	mov	r0, r4
2000414e:	4629      	mov	r1, r5
20004150:	f003 f8ac 	bl	200072ac <__aeabi_dsub>
20004154:	2200      	movs	r2, #0
20004156:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
2000415a:	f807 cc01 	strb.w	ip, [r7, #-1]
2000415e:	3701      	adds	r7, #1
20004160:	45c1      	cmp	r9, r8
20004162:	f240 0300 	movw	r3, #0
20004166:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000416a:	d1d0      	bne.n	2000410e <_dtoa_r+0x606>
2000416c:	4635      	mov	r5, r6
2000416e:	465c      	mov	r4, fp
20004170:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20004172:	4680      	mov	r8, r0
20004174:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20004178:	4689      	mov	r9, r1
2000417a:	4642      	mov	r2, r8
2000417c:	464b      	mov	r3, r9
2000417e:	4640      	mov	r0, r8
20004180:	4649      	mov	r1, r9
20004182:	f003 f895 	bl	200072b0 <__adddf3>
20004186:	4680      	mov	r8, r0
20004188:	4689      	mov	r9, r1
2000418a:	4642      	mov	r2, r8
2000418c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20004190:	464b      	mov	r3, r9
20004192:	f003 fcb1 	bl	20007af8 <__aeabi_dcmplt>
20004196:	b960      	cbnz	r0, 200041b2 <_dtoa_r+0x6aa>
20004198:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
2000419c:	4642      	mov	r2, r8
2000419e:	464b      	mov	r3, r9
200041a0:	f003 fca0 	bl	20007ae4 <__aeabi_dcmpeq>
200041a4:	2800      	cmp	r0, #0
200041a6:	f000 8190 	beq.w	200044ca <_dtoa_r+0x9c2>
200041aa:	f01a 0f01 	tst.w	sl, #1
200041ae:	f000 818c 	beq.w	200044ca <_dtoa_r+0x9c2>
200041b2:	9910      	ldr	r1, [sp, #64]	; 0x40
200041b4:	e000      	b.n	200041b8 <_dtoa_r+0x6b0>
200041b6:	461d      	mov	r5, r3
200041b8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200041bc:	1e6b      	subs	r3, r5, #1
200041be:	2a39      	cmp	r2, #57	; 0x39
200041c0:	f040 8367 	bne.w	20004892 <_dtoa_r+0xd8a>
200041c4:	428b      	cmp	r3, r1
200041c6:	d1f6      	bne.n	200041b6 <_dtoa_r+0x6ae>
200041c8:	9910      	ldr	r1, [sp, #64]	; 0x40
200041ca:	2330      	movs	r3, #48	; 0x30
200041cc:	3601      	adds	r6, #1
200041ce:	2231      	movs	r2, #49	; 0x31
200041d0:	700b      	strb	r3, [r1, #0]
200041d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200041d4:	701a      	strb	r2, [r3, #0]
200041d6:	9612      	str	r6, [sp, #72]	; 0x48
200041d8:	e0b2      	b.n	20004340 <_dtoa_r+0x838>
200041da:	9a16      	ldr	r2, [sp, #88]	; 0x58
200041dc:	2a00      	cmp	r2, #0
200041de:	f040 80df 	bne.w	200043a0 <_dtoa_r+0x898>
200041e2:	9f15      	ldr	r7, [sp, #84]	; 0x54
200041e4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200041e6:	920c      	str	r2, [sp, #48]	; 0x30
200041e8:	2d00      	cmp	r5, #0
200041ea:	bfd4      	ite	le
200041ec:	2300      	movle	r3, #0
200041ee:	2301      	movgt	r3, #1
200041f0:	f1ba 0f00 	cmp.w	sl, #0
200041f4:	bfd4      	ite	le
200041f6:	2300      	movle	r3, #0
200041f8:	f003 0301 	andgt.w	r3, r3, #1
200041fc:	b14b      	cbz	r3, 20004212 <_dtoa_r+0x70a>
200041fe:	45aa      	cmp	sl, r5
20004200:	bfb4      	ite	lt
20004202:	4653      	movlt	r3, sl
20004204:	462b      	movge	r3, r5
20004206:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004208:	ebc3 0a0a 	rsb	sl, r3, sl
2000420c:	1aed      	subs	r5, r5, r3
2000420e:	1ac0      	subs	r0, r0, r3
20004210:	900f      	str	r0, [sp, #60]	; 0x3c
20004212:	9915      	ldr	r1, [sp, #84]	; 0x54
20004214:	2900      	cmp	r1, #0
20004216:	dd1c      	ble.n	20004252 <_dtoa_r+0x74a>
20004218:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000421a:	2a00      	cmp	r2, #0
2000421c:	f000 82e9 	beq.w	200047f2 <_dtoa_r+0xcea>
20004220:	2f00      	cmp	r7, #0
20004222:	dd12      	ble.n	2000424a <_dtoa_r+0x742>
20004224:	990c      	ldr	r1, [sp, #48]	; 0x30
20004226:	463a      	mov	r2, r7
20004228:	4620      	mov	r0, r4
2000422a:	f001 ffe3 	bl	200061f4 <__pow5mult>
2000422e:	465a      	mov	r2, fp
20004230:	900c      	str	r0, [sp, #48]	; 0x30
20004232:	4620      	mov	r0, r4
20004234:	990c      	ldr	r1, [sp, #48]	; 0x30
20004236:	f001 fef5 	bl	20006024 <__multiply>
2000423a:	4659      	mov	r1, fp
2000423c:	4603      	mov	r3, r0
2000423e:	4620      	mov	r0, r4
20004240:	9303      	str	r3, [sp, #12]
20004242:	f001 fd5b 	bl	20005cfc <_Bfree>
20004246:	9b03      	ldr	r3, [sp, #12]
20004248:	469b      	mov	fp, r3
2000424a:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000424c:	1bda      	subs	r2, r3, r7
2000424e:	f040 8311 	bne.w	20004874 <_dtoa_r+0xd6c>
20004252:	2101      	movs	r1, #1
20004254:	4620      	mov	r0, r4
20004256:	f001 ff7f 	bl	20006158 <__i2b>
2000425a:	9006      	str	r0, [sp, #24]
2000425c:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000425e:	2800      	cmp	r0, #0
20004260:	dd05      	ble.n	2000426e <_dtoa_r+0x766>
20004262:	9906      	ldr	r1, [sp, #24]
20004264:	4620      	mov	r0, r4
20004266:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004268:	f001 ffc4 	bl	200061f4 <__pow5mult>
2000426c:	9006      	str	r0, [sp, #24]
2000426e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004270:	2901      	cmp	r1, #1
20004272:	f340 810a 	ble.w	2000448a <_dtoa_r+0x982>
20004276:	2700      	movs	r7, #0
20004278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000427a:	2b00      	cmp	r3, #0
2000427c:	f040 8261 	bne.w	20004742 <_dtoa_r+0xc3a>
20004280:	2301      	movs	r3, #1
20004282:	4453      	add	r3, sl
20004284:	f013 031f 	ands.w	r3, r3, #31
20004288:	f040 812a 	bne.w	200044e0 <_dtoa_r+0x9d8>
2000428c:	231c      	movs	r3, #28
2000428e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004290:	449a      	add	sl, r3
20004292:	18ed      	adds	r5, r5, r3
20004294:	18d2      	adds	r2, r2, r3
20004296:	920f      	str	r2, [sp, #60]	; 0x3c
20004298:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
2000429a:	2b00      	cmp	r3, #0
2000429c:	dd05      	ble.n	200042aa <_dtoa_r+0x7a2>
2000429e:	4659      	mov	r1, fp
200042a0:	461a      	mov	r2, r3
200042a2:	4620      	mov	r0, r4
200042a4:	f001 fe60 	bl	20005f68 <__lshift>
200042a8:	4683      	mov	fp, r0
200042aa:	f1ba 0f00 	cmp.w	sl, #0
200042ae:	dd05      	ble.n	200042bc <_dtoa_r+0x7b4>
200042b0:	9906      	ldr	r1, [sp, #24]
200042b2:	4652      	mov	r2, sl
200042b4:	4620      	mov	r0, r4
200042b6:	f001 fe57 	bl	20005f68 <__lshift>
200042ba:	9006      	str	r0, [sp, #24]
200042bc:	9818      	ldr	r0, [sp, #96]	; 0x60
200042be:	2800      	cmp	r0, #0
200042c0:	f040 8229 	bne.w	20004716 <_dtoa_r+0xc0e>
200042c4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200042c6:	9908      	ldr	r1, [sp, #32]
200042c8:	2802      	cmp	r0, #2
200042ca:	bfd4      	ite	le
200042cc:	2300      	movle	r3, #0
200042ce:	2301      	movgt	r3, #1
200042d0:	2900      	cmp	r1, #0
200042d2:	bfcc      	ite	gt
200042d4:	2300      	movgt	r3, #0
200042d6:	f003 0301 	andle.w	r3, r3, #1
200042da:	2b00      	cmp	r3, #0
200042dc:	f000 810c 	beq.w	200044f8 <_dtoa_r+0x9f0>
200042e0:	2900      	cmp	r1, #0
200042e2:	f040 808c 	bne.w	200043fe <_dtoa_r+0x8f6>
200042e6:	2205      	movs	r2, #5
200042e8:	9906      	ldr	r1, [sp, #24]
200042ea:	9b08      	ldr	r3, [sp, #32]
200042ec:	4620      	mov	r0, r4
200042ee:	f001 ff3d 	bl	2000616c <__multadd>
200042f2:	9006      	str	r0, [sp, #24]
200042f4:	4658      	mov	r0, fp
200042f6:	9906      	ldr	r1, [sp, #24]
200042f8:	f001 fbc6 	bl	20005a88 <__mcmp>
200042fc:	2800      	cmp	r0, #0
200042fe:	dd7e      	ble.n	200043fe <_dtoa_r+0x8f6>
20004300:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004302:	3601      	adds	r6, #1
20004304:	2700      	movs	r7, #0
20004306:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000430a:	2331      	movs	r3, #49	; 0x31
2000430c:	f805 3b01 	strb.w	r3, [r5], #1
20004310:	9906      	ldr	r1, [sp, #24]
20004312:	4620      	mov	r0, r4
20004314:	f001 fcf2 	bl	20005cfc <_Bfree>
20004318:	f1ba 0f00 	cmp.w	sl, #0
2000431c:	f000 80d5 	beq.w	200044ca <_dtoa_r+0x9c2>
20004320:	1e3b      	subs	r3, r7, #0
20004322:	bf18      	it	ne
20004324:	2301      	movne	r3, #1
20004326:	4557      	cmp	r7, sl
20004328:	bf0c      	ite	eq
2000432a:	2300      	moveq	r3, #0
2000432c:	f003 0301 	andne.w	r3, r3, #1
20004330:	2b00      	cmp	r3, #0
20004332:	f040 80d0 	bne.w	200044d6 <_dtoa_r+0x9ce>
20004336:	4651      	mov	r1, sl
20004338:	4620      	mov	r0, r4
2000433a:	f001 fcdf 	bl	20005cfc <_Bfree>
2000433e:	9612      	str	r6, [sp, #72]	; 0x48
20004340:	4620      	mov	r0, r4
20004342:	4659      	mov	r1, fp
20004344:	f001 fcda 	bl	20005cfc <_Bfree>
20004348:	9a12      	ldr	r2, [sp, #72]	; 0x48
2000434a:	1c53      	adds	r3, r2, #1
2000434c:	2200      	movs	r2, #0
2000434e:	702a      	strb	r2, [r5, #0]
20004350:	982c      	ldr	r0, [sp, #176]	; 0xb0
20004352:	992e      	ldr	r1, [sp, #184]	; 0xb8
20004354:	6003      	str	r3, [r0, #0]
20004356:	2900      	cmp	r1, #0
20004358:	f000 81d4 	beq.w	20004704 <_dtoa_r+0xbfc>
2000435c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000435e:	9810      	ldr	r0, [sp, #64]	; 0x40
20004360:	6015      	str	r5, [r2, #0]
20004362:	e412      	b.n	20003b8a <_dtoa_r+0x82>
20004364:	2010      	movs	r0, #16
20004366:	f000 ff5f 	bl	20005228 <malloc>
2000436a:	60c6      	str	r6, [r0, #12]
2000436c:	6046      	str	r6, [r0, #4]
2000436e:	6086      	str	r6, [r0, #8]
20004370:	6006      	str	r6, [r0, #0]
20004372:	4606      	mov	r6, r0
20004374:	6260      	str	r0, [r4, #36]	; 0x24
20004376:	f7ff bbd2 	b.w	20003b1e <_dtoa_r+0x16>
2000437a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000437c:	4271      	negs	r1, r6
2000437e:	2200      	movs	r2, #0
20004380:	9115      	str	r1, [sp, #84]	; 0x54
20004382:	1b80      	subs	r0, r0, r6
20004384:	9217      	str	r2, [sp, #92]	; 0x5c
20004386:	900f      	str	r0, [sp, #60]	; 0x3c
20004388:	e48a      	b.n	20003ca0 <_dtoa_r+0x198>
2000438a:	2100      	movs	r1, #0
2000438c:	3e01      	subs	r6, #1
2000438e:	9118      	str	r1, [sp, #96]	; 0x60
20004390:	e472      	b.n	20003c78 <_dtoa_r+0x170>
20004392:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20004396:	f04f 0802 	mov.w	r8, #2
2000439a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
2000439e:	e521      	b.n	20003de4 <_dtoa_r+0x2dc>
200043a0:	982a      	ldr	r0, [sp, #168]	; 0xa8
200043a2:	2801      	cmp	r0, #1
200043a4:	f340 826c 	ble.w	20004880 <_dtoa_r+0xd78>
200043a8:	9a08      	ldr	r2, [sp, #32]
200043aa:	9815      	ldr	r0, [sp, #84]	; 0x54
200043ac:	1e53      	subs	r3, r2, #1
200043ae:	4298      	cmp	r0, r3
200043b0:	f2c0 8258 	blt.w	20004864 <_dtoa_r+0xd5c>
200043b4:	1ac7      	subs	r7, r0, r3
200043b6:	9b08      	ldr	r3, [sp, #32]
200043b8:	2b00      	cmp	r3, #0
200043ba:	bfa8      	it	ge
200043bc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200043be:	f2c0 8273 	blt.w	200048a8 <_dtoa_r+0xda0>
200043c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200043c4:	4620      	mov	r0, r4
200043c6:	2101      	movs	r1, #1
200043c8:	449a      	add	sl, r3
200043ca:	18d2      	adds	r2, r2, r3
200043cc:	920f      	str	r2, [sp, #60]	; 0x3c
200043ce:	f001 fec3 	bl	20006158 <__i2b>
200043d2:	900c      	str	r0, [sp, #48]	; 0x30
200043d4:	e708      	b.n	200041e8 <_dtoa_r+0x6e0>
200043d6:	9b08      	ldr	r3, [sp, #32]
200043d8:	b973      	cbnz	r3, 200043f8 <_dtoa_r+0x8f0>
200043da:	f240 0300 	movw	r3, #0
200043de:	2200      	movs	r2, #0
200043e0:	f2c4 0314 	movt	r3, #16404	; 0x4014
200043e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200043e8:	f003 f914 	bl	20007614 <__aeabi_dmul>
200043ec:	4642      	mov	r2, r8
200043ee:	464b      	mov	r3, r9
200043f0:	f003 fb96 	bl	20007b20 <__aeabi_dcmpge>
200043f4:	2800      	cmp	r0, #0
200043f6:	d06a      	beq.n	200044ce <_dtoa_r+0x9c6>
200043f8:	2200      	movs	r2, #0
200043fa:	9206      	str	r2, [sp, #24]
200043fc:	920c      	str	r2, [sp, #48]	; 0x30
200043fe:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004400:	2700      	movs	r7, #0
20004402:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20004406:	43de      	mvns	r6, r3
20004408:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000440a:	e781      	b.n	20004310 <_dtoa_r+0x808>
2000440c:	2100      	movs	r1, #0
2000440e:	9116      	str	r1, [sp, #88]	; 0x58
20004410:	982b      	ldr	r0, [sp, #172]	; 0xac
20004412:	2800      	cmp	r0, #0
20004414:	f340 819f 	ble.w	20004756 <_dtoa_r+0xc4e>
20004418:	982b      	ldr	r0, [sp, #172]	; 0xac
2000441a:	4601      	mov	r1, r0
2000441c:	9011      	str	r0, [sp, #68]	; 0x44
2000441e:	9008      	str	r0, [sp, #32]
20004420:	6a65      	ldr	r5, [r4, #36]	; 0x24
20004422:	2200      	movs	r2, #0
20004424:	2917      	cmp	r1, #23
20004426:	606a      	str	r2, [r5, #4]
20004428:	f240 82ab 	bls.w	20004982 <_dtoa_r+0xe7a>
2000442c:	2304      	movs	r3, #4
2000442e:	005b      	lsls	r3, r3, #1
20004430:	3201      	adds	r2, #1
20004432:	f103 0014 	add.w	r0, r3, #20
20004436:	4288      	cmp	r0, r1
20004438:	d9f9      	bls.n	2000442e <_dtoa_r+0x926>
2000443a:	9b08      	ldr	r3, [sp, #32]
2000443c:	606a      	str	r2, [r5, #4]
2000443e:	2b0e      	cmp	r3, #14
20004440:	bf8c      	ite	hi
20004442:	2700      	movhi	r7, #0
20004444:	f007 0701 	andls.w	r7, r7, #1
20004448:	e49d      	b.n	20003d86 <_dtoa_r+0x27e>
2000444a:	2201      	movs	r2, #1
2000444c:	9216      	str	r2, [sp, #88]	; 0x58
2000444e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20004450:	18f3      	adds	r3, r6, r3
20004452:	9311      	str	r3, [sp, #68]	; 0x44
20004454:	1c59      	adds	r1, r3, #1
20004456:	2900      	cmp	r1, #0
20004458:	bfc8      	it	gt
2000445a:	9108      	strgt	r1, [sp, #32]
2000445c:	dce0      	bgt.n	20004420 <_dtoa_r+0x918>
2000445e:	290e      	cmp	r1, #14
20004460:	bf8c      	ite	hi
20004462:	2700      	movhi	r7, #0
20004464:	f007 0701 	andls.w	r7, r7, #1
20004468:	9108      	str	r1, [sp, #32]
2000446a:	e489      	b.n	20003d80 <_dtoa_r+0x278>
2000446c:	2301      	movs	r3, #1
2000446e:	9316      	str	r3, [sp, #88]	; 0x58
20004470:	e7ce      	b.n	20004410 <_dtoa_r+0x908>
20004472:	2200      	movs	r2, #0
20004474:	9216      	str	r2, [sp, #88]	; 0x58
20004476:	e7ea      	b.n	2000444e <_dtoa_r+0x946>
20004478:	f04f 33ff 	mov.w	r3, #4294967295
2000447c:	2700      	movs	r7, #0
2000447e:	2001      	movs	r0, #1
20004480:	9311      	str	r3, [sp, #68]	; 0x44
20004482:	9016      	str	r0, [sp, #88]	; 0x58
20004484:	9308      	str	r3, [sp, #32]
20004486:	972b      	str	r7, [sp, #172]	; 0xac
20004488:	e47a      	b.n	20003d80 <_dtoa_r+0x278>
2000448a:	f1b8 0f00 	cmp.w	r8, #0
2000448e:	f47f aef2 	bne.w	20004276 <_dtoa_r+0x76e>
20004492:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
20004496:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
2000449a:	2b00      	cmp	r3, #0
2000449c:	f47f aeeb 	bne.w	20004276 <_dtoa_r+0x76e>
200044a0:	f240 0300 	movw	r3, #0
200044a4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200044a8:	ea09 0303 	and.w	r3, r9, r3
200044ac:	2b00      	cmp	r3, #0
200044ae:	f43f aee2 	beq.w	20004276 <_dtoa_r+0x76e>
200044b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200044b4:	f10a 0a01 	add.w	sl, sl, #1
200044b8:	2701      	movs	r7, #1
200044ba:	3201      	adds	r2, #1
200044bc:	920f      	str	r2, [sp, #60]	; 0x3c
200044be:	e6db      	b.n	20004278 <_dtoa_r+0x770>
200044c0:	4635      	mov	r5, r6
200044c2:	465c      	mov	r4, fp
200044c4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200044c6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200044ca:	9612      	str	r6, [sp, #72]	; 0x48
200044cc:	e738      	b.n	20004340 <_dtoa_r+0x838>
200044ce:	2000      	movs	r0, #0
200044d0:	9006      	str	r0, [sp, #24]
200044d2:	900c      	str	r0, [sp, #48]	; 0x30
200044d4:	e714      	b.n	20004300 <_dtoa_r+0x7f8>
200044d6:	4639      	mov	r1, r7
200044d8:	4620      	mov	r0, r4
200044da:	f001 fc0f 	bl	20005cfc <_Bfree>
200044de:	e72a      	b.n	20004336 <_dtoa_r+0x82e>
200044e0:	f1c3 0320 	rsb	r3, r3, #32
200044e4:	2b04      	cmp	r3, #4
200044e6:	f340 8254 	ble.w	20004992 <_dtoa_r+0xe8a>
200044ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
200044ec:	3b04      	subs	r3, #4
200044ee:	449a      	add	sl, r3
200044f0:	18ed      	adds	r5, r5, r3
200044f2:	18c9      	adds	r1, r1, r3
200044f4:	910f      	str	r1, [sp, #60]	; 0x3c
200044f6:	e6cf      	b.n	20004298 <_dtoa_r+0x790>
200044f8:	9916      	ldr	r1, [sp, #88]	; 0x58
200044fa:	2900      	cmp	r1, #0
200044fc:	f000 8131 	beq.w	20004762 <_dtoa_r+0xc5a>
20004500:	2d00      	cmp	r5, #0
20004502:	dd05      	ble.n	20004510 <_dtoa_r+0xa08>
20004504:	990c      	ldr	r1, [sp, #48]	; 0x30
20004506:	462a      	mov	r2, r5
20004508:	4620      	mov	r0, r4
2000450a:	f001 fd2d 	bl	20005f68 <__lshift>
2000450e:	900c      	str	r0, [sp, #48]	; 0x30
20004510:	2f00      	cmp	r7, #0
20004512:	f040 81ea 	bne.w	200048ea <_dtoa_r+0xde2>
20004516:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000451a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000451c:	2301      	movs	r3, #1
2000451e:	f008 0001 	and.w	r0, r8, #1
20004522:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20004524:	9011      	str	r0, [sp, #68]	; 0x44
20004526:	950f      	str	r5, [sp, #60]	; 0x3c
20004528:	461d      	mov	r5, r3
2000452a:	960c      	str	r6, [sp, #48]	; 0x30
2000452c:	9906      	ldr	r1, [sp, #24]
2000452e:	4658      	mov	r0, fp
20004530:	f7ff fa5a 	bl	200039e8 <quorem>
20004534:	4639      	mov	r1, r7
20004536:	3030      	adds	r0, #48	; 0x30
20004538:	900b      	str	r0, [sp, #44]	; 0x2c
2000453a:	4658      	mov	r0, fp
2000453c:	f001 faa4 	bl	20005a88 <__mcmp>
20004540:	9906      	ldr	r1, [sp, #24]
20004542:	4652      	mov	r2, sl
20004544:	4606      	mov	r6, r0
20004546:	4620      	mov	r0, r4
20004548:	f001 fc92 	bl	20005e70 <__mdiff>
2000454c:	68c3      	ldr	r3, [r0, #12]
2000454e:	4680      	mov	r8, r0
20004550:	2b00      	cmp	r3, #0
20004552:	d03d      	beq.n	200045d0 <_dtoa_r+0xac8>
20004554:	f04f 0901 	mov.w	r9, #1
20004558:	4641      	mov	r1, r8
2000455a:	4620      	mov	r0, r4
2000455c:	f001 fbce 	bl	20005cfc <_Bfree>
20004560:	992a      	ldr	r1, [sp, #168]	; 0xa8
20004562:	ea59 0101 	orrs.w	r1, r9, r1
20004566:	d103      	bne.n	20004570 <_dtoa_r+0xa68>
20004568:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000456a:	2a00      	cmp	r2, #0
2000456c:	f000 81eb 	beq.w	20004946 <_dtoa_r+0xe3e>
20004570:	2e00      	cmp	r6, #0
20004572:	f2c0 819e 	blt.w	200048b2 <_dtoa_r+0xdaa>
20004576:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20004578:	4332      	orrs	r2, r6
2000457a:	d103      	bne.n	20004584 <_dtoa_r+0xa7c>
2000457c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000457e:	2b00      	cmp	r3, #0
20004580:	f000 8197 	beq.w	200048b2 <_dtoa_r+0xdaa>
20004584:	f1b9 0f00 	cmp.w	r9, #0
20004588:	f300 81ce 	bgt.w	20004928 <_dtoa_r+0xe20>
2000458c:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000458e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004590:	f801 2b01 	strb.w	r2, [r1], #1
20004594:	9b08      	ldr	r3, [sp, #32]
20004596:	910f      	str	r1, [sp, #60]	; 0x3c
20004598:	429d      	cmp	r5, r3
2000459a:	f000 81c2 	beq.w	20004922 <_dtoa_r+0xe1a>
2000459e:	4659      	mov	r1, fp
200045a0:	220a      	movs	r2, #10
200045a2:	2300      	movs	r3, #0
200045a4:	4620      	mov	r0, r4
200045a6:	f001 fde1 	bl	2000616c <__multadd>
200045aa:	4557      	cmp	r7, sl
200045ac:	4639      	mov	r1, r7
200045ae:	4683      	mov	fp, r0
200045b0:	d014      	beq.n	200045dc <_dtoa_r+0xad4>
200045b2:	220a      	movs	r2, #10
200045b4:	2300      	movs	r3, #0
200045b6:	4620      	mov	r0, r4
200045b8:	3501      	adds	r5, #1
200045ba:	f001 fdd7 	bl	2000616c <__multadd>
200045be:	4651      	mov	r1, sl
200045c0:	220a      	movs	r2, #10
200045c2:	2300      	movs	r3, #0
200045c4:	4607      	mov	r7, r0
200045c6:	4620      	mov	r0, r4
200045c8:	f001 fdd0 	bl	2000616c <__multadd>
200045cc:	4682      	mov	sl, r0
200045ce:	e7ad      	b.n	2000452c <_dtoa_r+0xa24>
200045d0:	4658      	mov	r0, fp
200045d2:	4641      	mov	r1, r8
200045d4:	f001 fa58 	bl	20005a88 <__mcmp>
200045d8:	4681      	mov	r9, r0
200045da:	e7bd      	b.n	20004558 <_dtoa_r+0xa50>
200045dc:	4620      	mov	r0, r4
200045de:	220a      	movs	r2, #10
200045e0:	2300      	movs	r3, #0
200045e2:	3501      	adds	r5, #1
200045e4:	f001 fdc2 	bl	2000616c <__multadd>
200045e8:	4607      	mov	r7, r0
200045ea:	4682      	mov	sl, r0
200045ec:	e79e      	b.n	2000452c <_dtoa_r+0xa24>
200045ee:	9612      	str	r6, [sp, #72]	; 0x48
200045f0:	f8dd c020 	ldr.w	ip, [sp, #32]
200045f4:	e459      	b.n	20003eaa <_dtoa_r+0x3a2>
200045f6:	4275      	negs	r5, r6
200045f8:	2d00      	cmp	r5, #0
200045fa:	f040 8101 	bne.w	20004800 <_dtoa_r+0xcf8>
200045fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004602:	f04f 0802 	mov.w	r8, #2
20004606:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000460a:	e40c      	b.n	20003e26 <_dtoa_r+0x31e>
2000460c:	f248 5100 	movw	r1, #34048	; 0x8500
20004610:	4642      	mov	r2, r8
20004612:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004616:	464b      	mov	r3, r9
20004618:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000461c:	f8cd c00c 	str.w	ip, [sp, #12]
20004620:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004622:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20004626:	f002 fff5 	bl	20007614 <__aeabi_dmul>
2000462a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000462e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004632:	f003 fa89 	bl	20007b48 <__aeabi_d2iz>
20004636:	4607      	mov	r7, r0
20004638:	f002 ff86 	bl	20007548 <__aeabi_i2d>
2000463c:	460b      	mov	r3, r1
2000463e:	4602      	mov	r2, r0
20004640:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004644:	f002 fe32 	bl	200072ac <__aeabi_dsub>
20004648:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000464c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004650:	f805 3b01 	strb.w	r3, [r5], #1
20004654:	f8dd c00c 	ldr.w	ip, [sp, #12]
20004658:	f1bc 0f01 	cmp.w	ip, #1
2000465c:	d029      	beq.n	200046b2 <_dtoa_r+0xbaa>
2000465e:	46d1      	mov	r9, sl
20004660:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004664:	46b2      	mov	sl, r6
20004666:	9e10      	ldr	r6, [sp, #64]	; 0x40
20004668:	951c      	str	r5, [sp, #112]	; 0x70
2000466a:	2701      	movs	r7, #1
2000466c:	4665      	mov	r5, ip
2000466e:	46a0      	mov	r8, r4
20004670:	f240 0300 	movw	r3, #0
20004674:	2200      	movs	r2, #0
20004676:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000467a:	f002 ffcb 	bl	20007614 <__aeabi_dmul>
2000467e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004682:	f003 fa61 	bl	20007b48 <__aeabi_d2iz>
20004686:	4604      	mov	r4, r0
20004688:	f002 ff5e 	bl	20007548 <__aeabi_i2d>
2000468c:	3430      	adds	r4, #48	; 0x30
2000468e:	4602      	mov	r2, r0
20004690:	460b      	mov	r3, r1
20004692:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20004696:	f002 fe09 	bl	200072ac <__aeabi_dsub>
2000469a:	55f4      	strb	r4, [r6, r7]
2000469c:	3701      	adds	r7, #1
2000469e:	42af      	cmp	r7, r5
200046a0:	d1e6      	bne.n	20004670 <_dtoa_r+0xb68>
200046a2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200046a4:	3f01      	subs	r7, #1
200046a6:	4656      	mov	r6, sl
200046a8:	4644      	mov	r4, r8
200046aa:	46ca      	mov	sl, r9
200046ac:	19ed      	adds	r5, r5, r7
200046ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200046b2:	f240 0300 	movw	r3, #0
200046b6:	2200      	movs	r2, #0
200046b8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200046bc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200046c0:	f002 fdf6 	bl	200072b0 <__adddf3>
200046c4:	4602      	mov	r2, r0
200046c6:	460b      	mov	r3, r1
200046c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200046cc:	f003 fa32 	bl	20007b34 <__aeabi_dcmpgt>
200046d0:	b9f0      	cbnz	r0, 20004710 <_dtoa_r+0xc08>
200046d2:	f240 0100 	movw	r1, #0
200046d6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200046da:	2000      	movs	r0, #0
200046dc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200046e0:	f002 fde4 	bl	200072ac <__aeabi_dsub>
200046e4:	4602      	mov	r2, r0
200046e6:	460b      	mov	r3, r1
200046e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200046ec:	f003 fa04 	bl	20007af8 <__aeabi_dcmplt>
200046f0:	2800      	cmp	r0, #0
200046f2:	f43f acac 	beq.w	2000404e <_dtoa_r+0x546>
200046f6:	462b      	mov	r3, r5
200046f8:	461d      	mov	r5, r3
200046fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200046fe:	2a30      	cmp	r2, #48	; 0x30
20004700:	d0fa      	beq.n	200046f8 <_dtoa_r+0xbf0>
20004702:	e61d      	b.n	20004340 <_dtoa_r+0x838>
20004704:	9810      	ldr	r0, [sp, #64]	; 0x40
20004706:	f7ff ba40 	b.w	20003b8a <_dtoa_r+0x82>
2000470a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000470e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20004710:	9e12      	ldr	r6, [sp, #72]	; 0x48
20004712:	9910      	ldr	r1, [sp, #64]	; 0x40
20004714:	e550      	b.n	200041b8 <_dtoa_r+0x6b0>
20004716:	4658      	mov	r0, fp
20004718:	9906      	ldr	r1, [sp, #24]
2000471a:	f001 f9b5 	bl	20005a88 <__mcmp>
2000471e:	2800      	cmp	r0, #0
20004720:	f6bf add0 	bge.w	200042c4 <_dtoa_r+0x7bc>
20004724:	4659      	mov	r1, fp
20004726:	4620      	mov	r0, r4
20004728:	220a      	movs	r2, #10
2000472a:	2300      	movs	r3, #0
2000472c:	f001 fd1e 	bl	2000616c <__multadd>
20004730:	9916      	ldr	r1, [sp, #88]	; 0x58
20004732:	3e01      	subs	r6, #1
20004734:	4683      	mov	fp, r0
20004736:	2900      	cmp	r1, #0
20004738:	f040 8119 	bne.w	2000496e <_dtoa_r+0xe66>
2000473c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000473e:	9208      	str	r2, [sp, #32]
20004740:	e5c0      	b.n	200042c4 <_dtoa_r+0x7bc>
20004742:	9806      	ldr	r0, [sp, #24]
20004744:	6903      	ldr	r3, [r0, #16]
20004746:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000474a:	6918      	ldr	r0, [r3, #16]
2000474c:	f001 f94a 	bl	200059e4 <__hi0bits>
20004750:	f1c0 0320 	rsb	r3, r0, #32
20004754:	e595      	b.n	20004282 <_dtoa_r+0x77a>
20004756:	2101      	movs	r1, #1
20004758:	9111      	str	r1, [sp, #68]	; 0x44
2000475a:	9108      	str	r1, [sp, #32]
2000475c:	912b      	str	r1, [sp, #172]	; 0xac
2000475e:	f7ff bb0f 	b.w	20003d80 <_dtoa_r+0x278>
20004762:	9d10      	ldr	r5, [sp, #64]	; 0x40
20004764:	46b1      	mov	r9, r6
20004766:	9f16      	ldr	r7, [sp, #88]	; 0x58
20004768:	46aa      	mov	sl, r5
2000476a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000476e:	9e08      	ldr	r6, [sp, #32]
20004770:	e002      	b.n	20004778 <_dtoa_r+0xc70>
20004772:	f001 fcfb 	bl	2000616c <__multadd>
20004776:	4683      	mov	fp, r0
20004778:	4641      	mov	r1, r8
2000477a:	4658      	mov	r0, fp
2000477c:	f7ff f934 	bl	200039e8 <quorem>
20004780:	3501      	adds	r5, #1
20004782:	220a      	movs	r2, #10
20004784:	2300      	movs	r3, #0
20004786:	4659      	mov	r1, fp
20004788:	f100 0c30 	add.w	ip, r0, #48	; 0x30
2000478c:	f80a c007 	strb.w	ip, [sl, r7]
20004790:	3701      	adds	r7, #1
20004792:	4620      	mov	r0, r4
20004794:	42be      	cmp	r6, r7
20004796:	dcec      	bgt.n	20004772 <_dtoa_r+0xc6a>
20004798:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000479c:	464e      	mov	r6, r9
2000479e:	2700      	movs	r7, #0
200047a0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200047a4:	4659      	mov	r1, fp
200047a6:	2201      	movs	r2, #1
200047a8:	4620      	mov	r0, r4
200047aa:	f001 fbdd 	bl	20005f68 <__lshift>
200047ae:	9906      	ldr	r1, [sp, #24]
200047b0:	4683      	mov	fp, r0
200047b2:	f001 f969 	bl	20005a88 <__mcmp>
200047b6:	2800      	cmp	r0, #0
200047b8:	dd0f      	ble.n	200047da <_dtoa_r+0xcd2>
200047ba:	9910      	ldr	r1, [sp, #64]	; 0x40
200047bc:	e000      	b.n	200047c0 <_dtoa_r+0xcb8>
200047be:	461d      	mov	r5, r3
200047c0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200047c4:	1e6b      	subs	r3, r5, #1
200047c6:	2a39      	cmp	r2, #57	; 0x39
200047c8:	f040 808c 	bne.w	200048e4 <_dtoa_r+0xddc>
200047cc:	428b      	cmp	r3, r1
200047ce:	d1f6      	bne.n	200047be <_dtoa_r+0xcb6>
200047d0:	9910      	ldr	r1, [sp, #64]	; 0x40
200047d2:	2331      	movs	r3, #49	; 0x31
200047d4:	3601      	adds	r6, #1
200047d6:	700b      	strb	r3, [r1, #0]
200047d8:	e59a      	b.n	20004310 <_dtoa_r+0x808>
200047da:	d103      	bne.n	200047e4 <_dtoa_r+0xcdc>
200047dc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200047de:	f010 0f01 	tst.w	r0, #1
200047e2:	d1ea      	bne.n	200047ba <_dtoa_r+0xcb2>
200047e4:	462b      	mov	r3, r5
200047e6:	461d      	mov	r5, r3
200047e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
200047ec:	2a30      	cmp	r2, #48	; 0x30
200047ee:	d0fa      	beq.n	200047e6 <_dtoa_r+0xcde>
200047f0:	e58e      	b.n	20004310 <_dtoa_r+0x808>
200047f2:	4659      	mov	r1, fp
200047f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
200047f6:	4620      	mov	r0, r4
200047f8:	f001 fcfc 	bl	200061f4 <__pow5mult>
200047fc:	4683      	mov	fp, r0
200047fe:	e528      	b.n	20004252 <_dtoa_r+0x74a>
20004800:	f005 030f 	and.w	r3, r5, #15
20004804:	f248 5200 	movw	r2, #34048	; 0x8500
20004808:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000480c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20004810:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20004814:	e9d3 2300 	ldrd	r2, r3, [r3]
20004818:	f002 fefc 	bl	20007614 <__aeabi_dmul>
2000481c:	112d      	asrs	r5, r5, #4
2000481e:	bf08      	it	eq
20004820:	f04f 0802 	moveq.w	r8, #2
20004824:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20004828:	f43f aafd 	beq.w	20003e26 <_dtoa_r+0x31e>
2000482c:	f248 57d8 	movw	r7, #34264	; 0x85d8
20004830:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20004834:	f04f 0802 	mov.w	r8, #2
20004838:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000483c:	f015 0f01 	tst.w	r5, #1
20004840:	4610      	mov	r0, r2
20004842:	4619      	mov	r1, r3
20004844:	d007      	beq.n	20004856 <_dtoa_r+0xd4e>
20004846:	e9d7 2300 	ldrd	r2, r3, [r7]
2000484a:	f108 0801 	add.w	r8, r8, #1
2000484e:	f002 fee1 	bl	20007614 <__aeabi_dmul>
20004852:	4602      	mov	r2, r0
20004854:	460b      	mov	r3, r1
20004856:	3708      	adds	r7, #8
20004858:	106d      	asrs	r5, r5, #1
2000485a:	d1ef      	bne.n	2000483c <_dtoa_r+0xd34>
2000485c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20004860:	f7ff bae1 	b.w	20003e26 <_dtoa_r+0x31e>
20004864:	9915      	ldr	r1, [sp, #84]	; 0x54
20004866:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20004868:	1a5b      	subs	r3, r3, r1
2000486a:	18c9      	adds	r1, r1, r3
2000486c:	18d2      	adds	r2, r2, r3
2000486e:	9115      	str	r1, [sp, #84]	; 0x54
20004870:	9217      	str	r2, [sp, #92]	; 0x5c
20004872:	e5a0      	b.n	200043b6 <_dtoa_r+0x8ae>
20004874:	4659      	mov	r1, fp
20004876:	4620      	mov	r0, r4
20004878:	f001 fcbc 	bl	200061f4 <__pow5mult>
2000487c:	4683      	mov	fp, r0
2000487e:	e4e8      	b.n	20004252 <_dtoa_r+0x74a>
20004880:	9919      	ldr	r1, [sp, #100]	; 0x64
20004882:	2900      	cmp	r1, #0
20004884:	d047      	beq.n	20004916 <_dtoa_r+0xe0e>
20004886:	f503 6386 	add.w	r3, r3, #1072	; 0x430
2000488a:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000488c:	3303      	adds	r3, #3
2000488e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004890:	e597      	b.n	200043c2 <_dtoa_r+0x8ba>
20004892:	3201      	adds	r2, #1
20004894:	b2d2      	uxtb	r2, r2
20004896:	e49d      	b.n	200041d4 <_dtoa_r+0x6cc>
20004898:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000489c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
200048a0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
200048a2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
200048a4:	f7ff bbd3 	b.w	2000404e <_dtoa_r+0x546>
200048a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
200048aa:	2300      	movs	r3, #0
200048ac:	9808      	ldr	r0, [sp, #32]
200048ae:	1a0d      	subs	r5, r1, r0
200048b0:	e587      	b.n	200043c2 <_dtoa_r+0x8ba>
200048b2:	f1b9 0f00 	cmp.w	r9, #0
200048b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
200048b8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
200048ba:	dd0f      	ble.n	200048dc <_dtoa_r+0xdd4>
200048bc:	4659      	mov	r1, fp
200048be:	2201      	movs	r2, #1
200048c0:	4620      	mov	r0, r4
200048c2:	f001 fb51 	bl	20005f68 <__lshift>
200048c6:	9906      	ldr	r1, [sp, #24]
200048c8:	4683      	mov	fp, r0
200048ca:	f001 f8dd 	bl	20005a88 <__mcmp>
200048ce:	2800      	cmp	r0, #0
200048d0:	dd47      	ble.n	20004962 <_dtoa_r+0xe5a>
200048d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200048d4:	2939      	cmp	r1, #57	; 0x39
200048d6:	d031      	beq.n	2000493c <_dtoa_r+0xe34>
200048d8:	3101      	adds	r1, #1
200048da:	910b      	str	r1, [sp, #44]	; 0x2c
200048dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200048de:	f805 2b01 	strb.w	r2, [r5], #1
200048e2:	e515      	b.n	20004310 <_dtoa_r+0x808>
200048e4:	3201      	adds	r2, #1
200048e6:	701a      	strb	r2, [r3, #0]
200048e8:	e512      	b.n	20004310 <_dtoa_r+0x808>
200048ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200048ec:	4620      	mov	r0, r4
200048ee:	6851      	ldr	r1, [r2, #4]
200048f0:	f001 fa20 	bl	20005d34 <_Balloc>
200048f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
200048f6:	f103 010c 	add.w	r1, r3, #12
200048fa:	691a      	ldr	r2, [r3, #16]
200048fc:	3202      	adds	r2, #2
200048fe:	0092      	lsls	r2, r2, #2
20004900:	4605      	mov	r5, r0
20004902:	300c      	adds	r0, #12
20004904:	f7fd fc14 	bl	20002130 <memcpy>
20004908:	4620      	mov	r0, r4
2000490a:	4629      	mov	r1, r5
2000490c:	2201      	movs	r2, #1
2000490e:	f001 fb2b 	bl	20005f68 <__lshift>
20004912:	4682      	mov	sl, r0
20004914:	e601      	b.n	2000451a <_dtoa_r+0xa12>
20004916:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20004918:	9f15      	ldr	r7, [sp, #84]	; 0x54
2000491a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000491c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20004920:	e54f      	b.n	200043c2 <_dtoa_r+0x8ba>
20004922:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20004924:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004926:	e73d      	b.n	200047a4 <_dtoa_r+0xc9c>
20004928:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
2000492a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000492c:	2b39      	cmp	r3, #57	; 0x39
2000492e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004930:	d004      	beq.n	2000493c <_dtoa_r+0xe34>
20004932:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004934:	1c43      	adds	r3, r0, #1
20004936:	f805 3b01 	strb.w	r3, [r5], #1
2000493a:	e4e9      	b.n	20004310 <_dtoa_r+0x808>
2000493c:	2339      	movs	r3, #57	; 0x39
2000493e:	f805 3b01 	strb.w	r3, [r5], #1
20004942:	9910      	ldr	r1, [sp, #64]	; 0x40
20004944:	e73c      	b.n	200047c0 <_dtoa_r+0xcb8>
20004946:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004948:	4633      	mov	r3, r6
2000494a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
2000494c:	2839      	cmp	r0, #57	; 0x39
2000494e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20004950:	d0f4      	beq.n	2000493c <_dtoa_r+0xe34>
20004952:	2b00      	cmp	r3, #0
20004954:	dd01      	ble.n	2000495a <_dtoa_r+0xe52>
20004956:	3001      	adds	r0, #1
20004958:	900b      	str	r0, [sp, #44]	; 0x2c
2000495a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000495c:	f805 1b01 	strb.w	r1, [r5], #1
20004960:	e4d6      	b.n	20004310 <_dtoa_r+0x808>
20004962:	d1bb      	bne.n	200048dc <_dtoa_r+0xdd4>
20004964:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004966:	f010 0f01 	tst.w	r0, #1
2000496a:	d0b7      	beq.n	200048dc <_dtoa_r+0xdd4>
2000496c:	e7b1      	b.n	200048d2 <_dtoa_r+0xdca>
2000496e:	2300      	movs	r3, #0
20004970:	990c      	ldr	r1, [sp, #48]	; 0x30
20004972:	4620      	mov	r0, r4
20004974:	220a      	movs	r2, #10
20004976:	f001 fbf9 	bl	2000616c <__multadd>
2000497a:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000497c:	9308      	str	r3, [sp, #32]
2000497e:	900c      	str	r0, [sp, #48]	; 0x30
20004980:	e4a0      	b.n	200042c4 <_dtoa_r+0x7bc>
20004982:	9908      	ldr	r1, [sp, #32]
20004984:	290e      	cmp	r1, #14
20004986:	bf8c      	ite	hi
20004988:	2700      	movhi	r7, #0
2000498a:	f007 0701 	andls.w	r7, r7, #1
2000498e:	f7ff b9fa 	b.w	20003d86 <_dtoa_r+0x27e>
20004992:	f43f ac81 	beq.w	20004298 <_dtoa_r+0x790>
20004996:	331c      	adds	r3, #28
20004998:	e479      	b.n	2000428e <_dtoa_r+0x786>
2000499a:	2701      	movs	r7, #1
2000499c:	f7ff b98a 	b.w	20003cb4 <_dtoa_r+0x1ac>

200049a0 <__sfp_lock_acquire>:
200049a0:	4770      	bx	lr
200049a2:	bf00      	nop

200049a4 <__sfp_lock_release>:
200049a4:	4770      	bx	lr
200049a6:	bf00      	nop

200049a8 <__sinit_lock_acquire>:
200049a8:	4770      	bx	lr
200049aa:	bf00      	nop

200049ac <__sinit_lock_release>:
200049ac:	4770      	bx	lr
200049ae:	bf00      	nop

200049b0 <__fp_lock>:
200049b0:	2000      	movs	r0, #0
200049b2:	4770      	bx	lr

200049b4 <__fp_unlock>:
200049b4:	2000      	movs	r0, #0
200049b6:	4770      	bx	lr

200049b8 <__fp_unlock_all>:
200049b8:	f248 6374 	movw	r3, #34420	; 0x8674
200049bc:	f644 11b5 	movw	r1, #18869	; 0x49b5
200049c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049c4:	f2c2 0100 	movt	r1, #8192	; 0x2000
200049c8:	6818      	ldr	r0, [r3, #0]
200049ca:	f000 bbc5 	b.w	20005158 <_fwalk>
200049ce:	bf00      	nop

200049d0 <__fp_lock_all>:
200049d0:	f248 6374 	movw	r3, #34420	; 0x8674
200049d4:	f644 11b1 	movw	r1, #18865	; 0x49b1
200049d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049dc:	f2c2 0100 	movt	r1, #8192	; 0x2000
200049e0:	6818      	ldr	r0, [r3, #0]
200049e2:	f000 bbb9 	b.w	20005158 <_fwalk>
200049e6:	bf00      	nop

200049e8 <_cleanup_r>:
200049e8:	f646 4109 	movw	r1, #27657	; 0x6c09
200049ec:	f2c2 0100 	movt	r1, #8192	; 0x2000
200049f0:	f000 bbb2 	b.w	20005158 <_fwalk>

200049f4 <_cleanup>:
200049f4:	f248 33e0 	movw	r3, #33760	; 0x83e0
200049f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200049fc:	6818      	ldr	r0, [r3, #0]
200049fe:	e7f3      	b.n	200049e8 <_cleanup_r>

20004a00 <std>:
20004a00:	b510      	push	{r4, lr}
20004a02:	4604      	mov	r4, r0
20004a04:	2300      	movs	r3, #0
20004a06:	305c      	adds	r0, #92	; 0x5c
20004a08:	81a1      	strh	r1, [r4, #12]
20004a0a:	4619      	mov	r1, r3
20004a0c:	81e2      	strh	r2, [r4, #14]
20004a0e:	2208      	movs	r2, #8
20004a10:	6023      	str	r3, [r4, #0]
20004a12:	6063      	str	r3, [r4, #4]
20004a14:	60a3      	str	r3, [r4, #8]
20004a16:	6663      	str	r3, [r4, #100]	; 0x64
20004a18:	6123      	str	r3, [r4, #16]
20004a1a:	6163      	str	r3, [r4, #20]
20004a1c:	61a3      	str	r3, [r4, #24]
20004a1e:	f000 ff73 	bl	20005908 <memset>
20004a22:	f246 70c5 	movw	r0, #26565	; 0x67c5
20004a26:	f246 7189 	movw	r1, #26505	; 0x6789
20004a2a:	f246 7261 	movw	r2, #26465	; 0x6761
20004a2e:	f246 7359 	movw	r3, #26457	; 0x6759
20004a32:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004a36:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004a3a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004a3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a42:	6260      	str	r0, [r4, #36]	; 0x24
20004a44:	62a1      	str	r1, [r4, #40]	; 0x28
20004a46:	62e2      	str	r2, [r4, #44]	; 0x2c
20004a48:	6323      	str	r3, [r4, #48]	; 0x30
20004a4a:	6224      	str	r4, [r4, #32]
20004a4c:	bd10      	pop	{r4, pc}
20004a4e:	bf00      	nop

20004a50 <__sfmoreglue>:
20004a50:	b570      	push	{r4, r5, r6, lr}
20004a52:	2568      	movs	r5, #104	; 0x68
20004a54:	460e      	mov	r6, r1
20004a56:	fb05 f501 	mul.w	r5, r5, r1
20004a5a:	f105 010c 	add.w	r1, r5, #12
20004a5e:	f000 fbeb 	bl	20005238 <_malloc_r>
20004a62:	4604      	mov	r4, r0
20004a64:	b148      	cbz	r0, 20004a7a <__sfmoreglue+0x2a>
20004a66:	f100 030c 	add.w	r3, r0, #12
20004a6a:	2100      	movs	r1, #0
20004a6c:	6046      	str	r6, [r0, #4]
20004a6e:	462a      	mov	r2, r5
20004a70:	4618      	mov	r0, r3
20004a72:	6021      	str	r1, [r4, #0]
20004a74:	60a3      	str	r3, [r4, #8]
20004a76:	f000 ff47 	bl	20005908 <memset>
20004a7a:	4620      	mov	r0, r4
20004a7c:	bd70      	pop	{r4, r5, r6, pc}
20004a7e:	bf00      	nop

20004a80 <__sfp>:
20004a80:	f248 33e0 	movw	r3, #33760	; 0x83e0
20004a84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004a88:	b570      	push	{r4, r5, r6, lr}
20004a8a:	681d      	ldr	r5, [r3, #0]
20004a8c:	4606      	mov	r6, r0
20004a8e:	69ab      	ldr	r3, [r5, #24]
20004a90:	2b00      	cmp	r3, #0
20004a92:	d02a      	beq.n	20004aea <__sfp+0x6a>
20004a94:	35d8      	adds	r5, #216	; 0xd8
20004a96:	686b      	ldr	r3, [r5, #4]
20004a98:	68ac      	ldr	r4, [r5, #8]
20004a9a:	3b01      	subs	r3, #1
20004a9c:	d503      	bpl.n	20004aa6 <__sfp+0x26>
20004a9e:	e020      	b.n	20004ae2 <__sfp+0x62>
20004aa0:	3468      	adds	r4, #104	; 0x68
20004aa2:	3b01      	subs	r3, #1
20004aa4:	d41d      	bmi.n	20004ae2 <__sfp+0x62>
20004aa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20004aaa:	2a00      	cmp	r2, #0
20004aac:	d1f8      	bne.n	20004aa0 <__sfp+0x20>
20004aae:	2500      	movs	r5, #0
20004ab0:	f04f 33ff 	mov.w	r3, #4294967295
20004ab4:	6665      	str	r5, [r4, #100]	; 0x64
20004ab6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20004aba:	81e3      	strh	r3, [r4, #14]
20004abc:	4629      	mov	r1, r5
20004abe:	f04f 0301 	mov.w	r3, #1
20004ac2:	6025      	str	r5, [r4, #0]
20004ac4:	81a3      	strh	r3, [r4, #12]
20004ac6:	2208      	movs	r2, #8
20004ac8:	60a5      	str	r5, [r4, #8]
20004aca:	6065      	str	r5, [r4, #4]
20004acc:	6125      	str	r5, [r4, #16]
20004ace:	6165      	str	r5, [r4, #20]
20004ad0:	61a5      	str	r5, [r4, #24]
20004ad2:	f000 ff19 	bl	20005908 <memset>
20004ad6:	64e5      	str	r5, [r4, #76]	; 0x4c
20004ad8:	6365      	str	r5, [r4, #52]	; 0x34
20004ada:	63a5      	str	r5, [r4, #56]	; 0x38
20004adc:	64a5      	str	r5, [r4, #72]	; 0x48
20004ade:	4620      	mov	r0, r4
20004ae0:	bd70      	pop	{r4, r5, r6, pc}
20004ae2:	6828      	ldr	r0, [r5, #0]
20004ae4:	b128      	cbz	r0, 20004af2 <__sfp+0x72>
20004ae6:	4605      	mov	r5, r0
20004ae8:	e7d5      	b.n	20004a96 <__sfp+0x16>
20004aea:	4628      	mov	r0, r5
20004aec:	f000 f80c 	bl	20004b08 <__sinit>
20004af0:	e7d0      	b.n	20004a94 <__sfp+0x14>
20004af2:	4630      	mov	r0, r6
20004af4:	2104      	movs	r1, #4
20004af6:	f7ff ffab 	bl	20004a50 <__sfmoreglue>
20004afa:	6028      	str	r0, [r5, #0]
20004afc:	2800      	cmp	r0, #0
20004afe:	d1f2      	bne.n	20004ae6 <__sfp+0x66>
20004b00:	230c      	movs	r3, #12
20004b02:	4604      	mov	r4, r0
20004b04:	6033      	str	r3, [r6, #0]
20004b06:	e7ea      	b.n	20004ade <__sfp+0x5e>

20004b08 <__sinit>:
20004b08:	b570      	push	{r4, r5, r6, lr}
20004b0a:	6986      	ldr	r6, [r0, #24]
20004b0c:	4604      	mov	r4, r0
20004b0e:	b106      	cbz	r6, 20004b12 <__sinit+0xa>
20004b10:	bd70      	pop	{r4, r5, r6, pc}
20004b12:	f644 13e9 	movw	r3, #18921	; 0x49e9
20004b16:	2501      	movs	r5, #1
20004b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004b1c:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20004b20:	6283      	str	r3, [r0, #40]	; 0x28
20004b22:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20004b26:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20004b2a:	6185      	str	r5, [r0, #24]
20004b2c:	f7ff ffa8 	bl	20004a80 <__sfp>
20004b30:	6060      	str	r0, [r4, #4]
20004b32:	4620      	mov	r0, r4
20004b34:	f7ff ffa4 	bl	20004a80 <__sfp>
20004b38:	60a0      	str	r0, [r4, #8]
20004b3a:	4620      	mov	r0, r4
20004b3c:	f7ff ffa0 	bl	20004a80 <__sfp>
20004b40:	4632      	mov	r2, r6
20004b42:	2104      	movs	r1, #4
20004b44:	4623      	mov	r3, r4
20004b46:	60e0      	str	r0, [r4, #12]
20004b48:	6860      	ldr	r0, [r4, #4]
20004b4a:	f7ff ff59 	bl	20004a00 <std>
20004b4e:	462a      	mov	r2, r5
20004b50:	68a0      	ldr	r0, [r4, #8]
20004b52:	2109      	movs	r1, #9
20004b54:	4623      	mov	r3, r4
20004b56:	f7ff ff53 	bl	20004a00 <std>
20004b5a:	4623      	mov	r3, r4
20004b5c:	68e0      	ldr	r0, [r4, #12]
20004b5e:	2112      	movs	r1, #18
20004b60:	2202      	movs	r2, #2
20004b62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20004b66:	e74b      	b.n	20004a00 <std>

20004b68 <_malloc_trim_r>:
20004b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20004b6a:	f248 7478 	movw	r4, #34680	; 0x8778
20004b6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004b72:	460f      	mov	r7, r1
20004b74:	4605      	mov	r5, r0
20004b76:	f000 ff31 	bl	200059dc <__malloc_lock>
20004b7a:	68a3      	ldr	r3, [r4, #8]
20004b7c:	685e      	ldr	r6, [r3, #4]
20004b7e:	f026 0603 	bic.w	r6, r6, #3
20004b82:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20004b86:	330f      	adds	r3, #15
20004b88:	1bdf      	subs	r7, r3, r7
20004b8a:	0b3f      	lsrs	r7, r7, #12
20004b8c:	3f01      	subs	r7, #1
20004b8e:	033f      	lsls	r7, r7, #12
20004b90:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20004b94:	db07      	blt.n	20004ba6 <_malloc_trim_r+0x3e>
20004b96:	2100      	movs	r1, #0
20004b98:	4628      	mov	r0, r5
20004b9a:	f001 fdc9 	bl	20006730 <_sbrk_r>
20004b9e:	68a3      	ldr	r3, [r4, #8]
20004ba0:	18f3      	adds	r3, r6, r3
20004ba2:	4283      	cmp	r3, r0
20004ba4:	d004      	beq.n	20004bb0 <_malloc_trim_r+0x48>
20004ba6:	4628      	mov	r0, r5
20004ba8:	f000 ff1a 	bl	200059e0 <__malloc_unlock>
20004bac:	2000      	movs	r0, #0
20004bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20004bb0:	4279      	negs	r1, r7
20004bb2:	4628      	mov	r0, r5
20004bb4:	f001 fdbc 	bl	20006730 <_sbrk_r>
20004bb8:	f1b0 3fff 	cmp.w	r0, #4294967295
20004bbc:	d010      	beq.n	20004be0 <_malloc_trim_r+0x78>
20004bbe:	68a2      	ldr	r2, [r4, #8]
20004bc0:	f648 33a8 	movw	r3, #35752	; 0x8ba8
20004bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004bc8:	1bf6      	subs	r6, r6, r7
20004bca:	f046 0601 	orr.w	r6, r6, #1
20004bce:	4628      	mov	r0, r5
20004bd0:	6056      	str	r6, [r2, #4]
20004bd2:	681a      	ldr	r2, [r3, #0]
20004bd4:	1bd7      	subs	r7, r2, r7
20004bd6:	601f      	str	r7, [r3, #0]
20004bd8:	f000 ff02 	bl	200059e0 <__malloc_unlock>
20004bdc:	2001      	movs	r0, #1
20004bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20004be0:	2100      	movs	r1, #0
20004be2:	4628      	mov	r0, r5
20004be4:	f001 fda4 	bl	20006730 <_sbrk_r>
20004be8:	68a3      	ldr	r3, [r4, #8]
20004bea:	1ac2      	subs	r2, r0, r3
20004bec:	2a0f      	cmp	r2, #15
20004bee:	ddda      	ble.n	20004ba6 <_malloc_trim_r+0x3e>
20004bf0:	f648 3480 	movw	r4, #35712	; 0x8b80
20004bf4:	f648 31a8 	movw	r1, #35752	; 0x8ba8
20004bf8:	f2c2 0400 	movt	r4, #8192	; 0x2000
20004bfc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004c00:	f042 0201 	orr.w	r2, r2, #1
20004c04:	6824      	ldr	r4, [r4, #0]
20004c06:	1b00      	subs	r0, r0, r4
20004c08:	6008      	str	r0, [r1, #0]
20004c0a:	605a      	str	r2, [r3, #4]
20004c0c:	e7cb      	b.n	20004ba6 <_malloc_trim_r+0x3e>
20004c0e:	bf00      	nop

20004c10 <_free_r>:
20004c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20004c14:	4605      	mov	r5, r0
20004c16:	460c      	mov	r4, r1
20004c18:	2900      	cmp	r1, #0
20004c1a:	f000 8088 	beq.w	20004d2e <_free_r+0x11e>
20004c1e:	f000 fedd 	bl	200059dc <__malloc_lock>
20004c22:	f1a4 0208 	sub.w	r2, r4, #8
20004c26:	f248 7078 	movw	r0, #34680	; 0x8778
20004c2a:	6856      	ldr	r6, [r2, #4]
20004c2c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004c30:	f026 0301 	bic.w	r3, r6, #1
20004c34:	f8d0 c008 	ldr.w	ip, [r0, #8]
20004c38:	18d1      	adds	r1, r2, r3
20004c3a:	458c      	cmp	ip, r1
20004c3c:	684f      	ldr	r7, [r1, #4]
20004c3e:	f027 0703 	bic.w	r7, r7, #3
20004c42:	f000 8095 	beq.w	20004d70 <_free_r+0x160>
20004c46:	f016 0601 	ands.w	r6, r6, #1
20004c4a:	604f      	str	r7, [r1, #4]
20004c4c:	d05f      	beq.n	20004d0e <_free_r+0xfe>
20004c4e:	2600      	movs	r6, #0
20004c50:	19cc      	adds	r4, r1, r7
20004c52:	6864      	ldr	r4, [r4, #4]
20004c54:	f014 0f01 	tst.w	r4, #1
20004c58:	d106      	bne.n	20004c68 <_free_r+0x58>
20004c5a:	19db      	adds	r3, r3, r7
20004c5c:	2e00      	cmp	r6, #0
20004c5e:	d07a      	beq.n	20004d56 <_free_r+0x146>
20004c60:	688c      	ldr	r4, [r1, #8]
20004c62:	68c9      	ldr	r1, [r1, #12]
20004c64:	608c      	str	r4, [r1, #8]
20004c66:	60e1      	str	r1, [r4, #12]
20004c68:	f043 0101 	orr.w	r1, r3, #1
20004c6c:	50d3      	str	r3, [r2, r3]
20004c6e:	6051      	str	r1, [r2, #4]
20004c70:	2e00      	cmp	r6, #0
20004c72:	d147      	bne.n	20004d04 <_free_r+0xf4>
20004c74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20004c78:	d35b      	bcc.n	20004d32 <_free_r+0x122>
20004c7a:	0a59      	lsrs	r1, r3, #9
20004c7c:	2904      	cmp	r1, #4
20004c7e:	bf9e      	ittt	ls
20004c80:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20004c84:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20004c88:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004c8c:	d928      	bls.n	20004ce0 <_free_r+0xd0>
20004c8e:	2914      	cmp	r1, #20
20004c90:	bf9c      	itt	ls
20004c92:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20004c96:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004c9a:	d921      	bls.n	20004ce0 <_free_r+0xd0>
20004c9c:	2954      	cmp	r1, #84	; 0x54
20004c9e:	bf9e      	ittt	ls
20004ca0:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20004ca4:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20004ca8:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004cac:	d918      	bls.n	20004ce0 <_free_r+0xd0>
20004cae:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20004cb2:	bf9e      	ittt	ls
20004cb4:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20004cb8:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20004cbc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004cc0:	d90e      	bls.n	20004ce0 <_free_r+0xd0>
20004cc2:	f240 5c54 	movw	ip, #1364	; 0x554
20004cc6:	4561      	cmp	r1, ip
20004cc8:	bf95      	itete	ls
20004cca:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20004cce:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20004cd2:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20004cd6:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20004cda:	bf98      	it	ls
20004cdc:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20004ce0:	1904      	adds	r4, r0, r4
20004ce2:	68a1      	ldr	r1, [r4, #8]
20004ce4:	42a1      	cmp	r1, r4
20004ce6:	d103      	bne.n	20004cf0 <_free_r+0xe0>
20004ce8:	e064      	b.n	20004db4 <_free_r+0x1a4>
20004cea:	6889      	ldr	r1, [r1, #8]
20004cec:	428c      	cmp	r4, r1
20004cee:	d004      	beq.n	20004cfa <_free_r+0xea>
20004cf0:	6848      	ldr	r0, [r1, #4]
20004cf2:	f020 0003 	bic.w	r0, r0, #3
20004cf6:	4283      	cmp	r3, r0
20004cf8:	d3f7      	bcc.n	20004cea <_free_r+0xda>
20004cfa:	68cb      	ldr	r3, [r1, #12]
20004cfc:	60d3      	str	r3, [r2, #12]
20004cfe:	6091      	str	r1, [r2, #8]
20004d00:	60ca      	str	r2, [r1, #12]
20004d02:	609a      	str	r2, [r3, #8]
20004d04:	4628      	mov	r0, r5
20004d06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20004d0a:	f000 be69 	b.w	200059e0 <__malloc_unlock>
20004d0e:	f854 4c08 	ldr.w	r4, [r4, #-8]
20004d12:	f100 0c08 	add.w	ip, r0, #8
20004d16:	1b12      	subs	r2, r2, r4
20004d18:	191b      	adds	r3, r3, r4
20004d1a:	6894      	ldr	r4, [r2, #8]
20004d1c:	4564      	cmp	r4, ip
20004d1e:	d047      	beq.n	20004db0 <_free_r+0x1a0>
20004d20:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20004d24:	f8cc 4008 	str.w	r4, [ip, #8]
20004d28:	f8c4 c00c 	str.w	ip, [r4, #12]
20004d2c:	e790      	b.n	20004c50 <_free_r+0x40>
20004d2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20004d32:	08db      	lsrs	r3, r3, #3
20004d34:	f04f 0c01 	mov.w	ip, #1
20004d38:	6846      	ldr	r6, [r0, #4]
20004d3a:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20004d3e:	109b      	asrs	r3, r3, #2
20004d40:	fa0c f303 	lsl.w	r3, ip, r3
20004d44:	60d1      	str	r1, [r2, #12]
20004d46:	688c      	ldr	r4, [r1, #8]
20004d48:	ea46 0303 	orr.w	r3, r6, r3
20004d4c:	6043      	str	r3, [r0, #4]
20004d4e:	6094      	str	r4, [r2, #8]
20004d50:	60e2      	str	r2, [r4, #12]
20004d52:	608a      	str	r2, [r1, #8]
20004d54:	e7d6      	b.n	20004d04 <_free_r+0xf4>
20004d56:	688c      	ldr	r4, [r1, #8]
20004d58:	4f1c      	ldr	r7, [pc, #112]	; (20004dcc <_free_r+0x1bc>)
20004d5a:	42bc      	cmp	r4, r7
20004d5c:	d181      	bne.n	20004c62 <_free_r+0x52>
20004d5e:	50d3      	str	r3, [r2, r3]
20004d60:	f043 0301 	orr.w	r3, r3, #1
20004d64:	60e2      	str	r2, [r4, #12]
20004d66:	60a2      	str	r2, [r4, #8]
20004d68:	6053      	str	r3, [r2, #4]
20004d6a:	6094      	str	r4, [r2, #8]
20004d6c:	60d4      	str	r4, [r2, #12]
20004d6e:	e7c9      	b.n	20004d04 <_free_r+0xf4>
20004d70:	18fb      	adds	r3, r7, r3
20004d72:	f016 0f01 	tst.w	r6, #1
20004d76:	d107      	bne.n	20004d88 <_free_r+0x178>
20004d78:	f854 1c08 	ldr.w	r1, [r4, #-8]
20004d7c:	1a52      	subs	r2, r2, r1
20004d7e:	185b      	adds	r3, r3, r1
20004d80:	68d4      	ldr	r4, [r2, #12]
20004d82:	6891      	ldr	r1, [r2, #8]
20004d84:	60a1      	str	r1, [r4, #8]
20004d86:	60cc      	str	r4, [r1, #12]
20004d88:	f648 3184 	movw	r1, #35716	; 0x8b84
20004d8c:	6082      	str	r2, [r0, #8]
20004d8e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20004d92:	f043 0001 	orr.w	r0, r3, #1
20004d96:	6050      	str	r0, [r2, #4]
20004d98:	680a      	ldr	r2, [r1, #0]
20004d9a:	4293      	cmp	r3, r2
20004d9c:	d3b2      	bcc.n	20004d04 <_free_r+0xf4>
20004d9e:	f648 33a4 	movw	r3, #35748	; 0x8ba4
20004da2:	4628      	mov	r0, r5
20004da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004da8:	6819      	ldr	r1, [r3, #0]
20004daa:	f7ff fedd 	bl	20004b68 <_malloc_trim_r>
20004dae:	e7a9      	b.n	20004d04 <_free_r+0xf4>
20004db0:	2601      	movs	r6, #1
20004db2:	e74d      	b.n	20004c50 <_free_r+0x40>
20004db4:	2601      	movs	r6, #1
20004db6:	6844      	ldr	r4, [r0, #4]
20004db8:	ea4f 0cac 	mov.w	ip, ip, asr #2
20004dbc:	460b      	mov	r3, r1
20004dbe:	fa06 fc0c 	lsl.w	ip, r6, ip
20004dc2:	ea44 040c 	orr.w	r4, r4, ip
20004dc6:	6044      	str	r4, [r0, #4]
20004dc8:	e798      	b.n	20004cfc <_free_r+0xec>
20004dca:	bf00      	nop
20004dcc:	20008780 	.word	0x20008780

20004dd0 <__sfvwrite_r>:
20004dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20004dd4:	6893      	ldr	r3, [r2, #8]
20004dd6:	b085      	sub	sp, #20
20004dd8:	4690      	mov	r8, r2
20004dda:	460c      	mov	r4, r1
20004ddc:	9003      	str	r0, [sp, #12]
20004dde:	2b00      	cmp	r3, #0
20004de0:	d064      	beq.n	20004eac <__sfvwrite_r+0xdc>
20004de2:	8988      	ldrh	r0, [r1, #12]
20004de4:	fa1f fa80 	uxth.w	sl, r0
20004de8:	f01a 0f08 	tst.w	sl, #8
20004dec:	f000 80a0 	beq.w	20004f30 <__sfvwrite_r+0x160>
20004df0:	690b      	ldr	r3, [r1, #16]
20004df2:	2b00      	cmp	r3, #0
20004df4:	f000 809c 	beq.w	20004f30 <__sfvwrite_r+0x160>
20004df8:	f01a 0b02 	ands.w	fp, sl, #2
20004dfc:	f8d8 5000 	ldr.w	r5, [r8]
20004e00:	bf1c      	itt	ne
20004e02:	f04f 0a00 	movne.w	sl, #0
20004e06:	4657      	movne	r7, sl
20004e08:	d136      	bne.n	20004e78 <__sfvwrite_r+0xa8>
20004e0a:	f01a 0a01 	ands.w	sl, sl, #1
20004e0e:	bf1d      	ittte	ne
20004e10:	46dc      	movne	ip, fp
20004e12:	46d9      	movne	r9, fp
20004e14:	465f      	movne	r7, fp
20004e16:	4656      	moveq	r6, sl
20004e18:	d152      	bne.n	20004ec0 <__sfvwrite_r+0xf0>
20004e1a:	b326      	cbz	r6, 20004e66 <__sfvwrite_r+0x96>
20004e1c:	b280      	uxth	r0, r0
20004e1e:	68a7      	ldr	r7, [r4, #8]
20004e20:	f410 7f00 	tst.w	r0, #512	; 0x200
20004e24:	f000 808f 	beq.w	20004f46 <__sfvwrite_r+0x176>
20004e28:	42be      	cmp	r6, r7
20004e2a:	46bb      	mov	fp, r7
20004e2c:	f080 80a7 	bcs.w	20004f7e <__sfvwrite_r+0x1ae>
20004e30:	6820      	ldr	r0, [r4, #0]
20004e32:	4637      	mov	r7, r6
20004e34:	46b3      	mov	fp, r6
20004e36:	465a      	mov	r2, fp
20004e38:	4651      	mov	r1, sl
20004e3a:	f000 fd09 	bl	20005850 <memmove>
20004e3e:	68a2      	ldr	r2, [r4, #8]
20004e40:	6823      	ldr	r3, [r4, #0]
20004e42:	46b1      	mov	r9, r6
20004e44:	1bd7      	subs	r7, r2, r7
20004e46:	60a7      	str	r7, [r4, #8]
20004e48:	4637      	mov	r7, r6
20004e4a:	445b      	add	r3, fp
20004e4c:	6023      	str	r3, [r4, #0]
20004e4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004e52:	ebc9 0606 	rsb	r6, r9, r6
20004e56:	44ca      	add	sl, r9
20004e58:	1bdf      	subs	r7, r3, r7
20004e5a:	f8c8 7008 	str.w	r7, [r8, #8]
20004e5e:	b32f      	cbz	r7, 20004eac <__sfvwrite_r+0xdc>
20004e60:	89a0      	ldrh	r0, [r4, #12]
20004e62:	2e00      	cmp	r6, #0
20004e64:	d1da      	bne.n	20004e1c <__sfvwrite_r+0x4c>
20004e66:	f8d5 a000 	ldr.w	sl, [r5]
20004e6a:	686e      	ldr	r6, [r5, #4]
20004e6c:	3508      	adds	r5, #8
20004e6e:	e7d4      	b.n	20004e1a <__sfvwrite_r+0x4a>
20004e70:	f8d5 a000 	ldr.w	sl, [r5]
20004e74:	686f      	ldr	r7, [r5, #4]
20004e76:	3508      	adds	r5, #8
20004e78:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20004e7c:	bf34      	ite	cc
20004e7e:	463b      	movcc	r3, r7
20004e80:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20004e84:	4652      	mov	r2, sl
20004e86:	9803      	ldr	r0, [sp, #12]
20004e88:	2f00      	cmp	r7, #0
20004e8a:	d0f1      	beq.n	20004e70 <__sfvwrite_r+0xa0>
20004e8c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20004e8e:	6a21      	ldr	r1, [r4, #32]
20004e90:	47b0      	blx	r6
20004e92:	2800      	cmp	r0, #0
20004e94:	4482      	add	sl, r0
20004e96:	ebc0 0707 	rsb	r7, r0, r7
20004e9a:	f340 80ec 	ble.w	20005076 <__sfvwrite_r+0x2a6>
20004e9e:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004ea2:	1a18      	subs	r0, r3, r0
20004ea4:	f8c8 0008 	str.w	r0, [r8, #8]
20004ea8:	2800      	cmp	r0, #0
20004eaa:	d1e5      	bne.n	20004e78 <__sfvwrite_r+0xa8>
20004eac:	2000      	movs	r0, #0
20004eae:	b005      	add	sp, #20
20004eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004eb4:	f8d5 9000 	ldr.w	r9, [r5]
20004eb8:	f04f 0c00 	mov.w	ip, #0
20004ebc:	686f      	ldr	r7, [r5, #4]
20004ebe:	3508      	adds	r5, #8
20004ec0:	2f00      	cmp	r7, #0
20004ec2:	d0f7      	beq.n	20004eb4 <__sfvwrite_r+0xe4>
20004ec4:	f1bc 0f00 	cmp.w	ip, #0
20004ec8:	f000 80b5 	beq.w	20005036 <__sfvwrite_r+0x266>
20004ecc:	6963      	ldr	r3, [r4, #20]
20004ece:	45bb      	cmp	fp, r7
20004ed0:	bf34      	ite	cc
20004ed2:	46da      	movcc	sl, fp
20004ed4:	46ba      	movcs	sl, r7
20004ed6:	68a6      	ldr	r6, [r4, #8]
20004ed8:	6820      	ldr	r0, [r4, #0]
20004eda:	6922      	ldr	r2, [r4, #16]
20004edc:	199e      	adds	r6, r3, r6
20004ede:	4290      	cmp	r0, r2
20004ee0:	bf94      	ite	ls
20004ee2:	2200      	movls	r2, #0
20004ee4:	2201      	movhi	r2, #1
20004ee6:	45b2      	cmp	sl, r6
20004ee8:	bfd4      	ite	le
20004eea:	2200      	movle	r2, #0
20004eec:	f002 0201 	andgt.w	r2, r2, #1
20004ef0:	2a00      	cmp	r2, #0
20004ef2:	f040 80ae 	bne.w	20005052 <__sfvwrite_r+0x282>
20004ef6:	459a      	cmp	sl, r3
20004ef8:	f2c0 8082 	blt.w	20005000 <__sfvwrite_r+0x230>
20004efc:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20004efe:	464a      	mov	r2, r9
20004f00:	f8cd c004 	str.w	ip, [sp, #4]
20004f04:	9803      	ldr	r0, [sp, #12]
20004f06:	6a21      	ldr	r1, [r4, #32]
20004f08:	47b0      	blx	r6
20004f0a:	f8dd c004 	ldr.w	ip, [sp, #4]
20004f0e:	1e06      	subs	r6, r0, #0
20004f10:	f340 80b1 	ble.w	20005076 <__sfvwrite_r+0x2a6>
20004f14:	ebbb 0b06 	subs.w	fp, fp, r6
20004f18:	f000 8086 	beq.w	20005028 <__sfvwrite_r+0x258>
20004f1c:	f8d8 3008 	ldr.w	r3, [r8, #8]
20004f20:	44b1      	add	r9, r6
20004f22:	1bbf      	subs	r7, r7, r6
20004f24:	1b9e      	subs	r6, r3, r6
20004f26:	f8c8 6008 	str.w	r6, [r8, #8]
20004f2a:	2e00      	cmp	r6, #0
20004f2c:	d1c8      	bne.n	20004ec0 <__sfvwrite_r+0xf0>
20004f2e:	e7bd      	b.n	20004eac <__sfvwrite_r+0xdc>
20004f30:	9803      	ldr	r0, [sp, #12]
20004f32:	4621      	mov	r1, r4
20004f34:	f001 fd46 	bl	200069c4 <__swsetup_r>
20004f38:	2800      	cmp	r0, #0
20004f3a:	f040 80d4 	bne.w	200050e6 <__sfvwrite_r+0x316>
20004f3e:	89a0      	ldrh	r0, [r4, #12]
20004f40:	fa1f fa80 	uxth.w	sl, r0
20004f44:	e758      	b.n	20004df8 <__sfvwrite_r+0x28>
20004f46:	6820      	ldr	r0, [r4, #0]
20004f48:	46b9      	mov	r9, r7
20004f4a:	6923      	ldr	r3, [r4, #16]
20004f4c:	4298      	cmp	r0, r3
20004f4e:	bf94      	ite	ls
20004f50:	2300      	movls	r3, #0
20004f52:	2301      	movhi	r3, #1
20004f54:	42b7      	cmp	r7, r6
20004f56:	bf2c      	ite	cs
20004f58:	2300      	movcs	r3, #0
20004f5a:	f003 0301 	andcc.w	r3, r3, #1
20004f5e:	2b00      	cmp	r3, #0
20004f60:	f040 809d 	bne.w	2000509e <__sfvwrite_r+0x2ce>
20004f64:	6963      	ldr	r3, [r4, #20]
20004f66:	429e      	cmp	r6, r3
20004f68:	f0c0 808c 	bcc.w	20005084 <__sfvwrite_r+0x2b4>
20004f6c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20004f6e:	4652      	mov	r2, sl
20004f70:	9803      	ldr	r0, [sp, #12]
20004f72:	6a21      	ldr	r1, [r4, #32]
20004f74:	47b8      	blx	r7
20004f76:	1e07      	subs	r7, r0, #0
20004f78:	dd7d      	ble.n	20005076 <__sfvwrite_r+0x2a6>
20004f7a:	46b9      	mov	r9, r7
20004f7c:	e767      	b.n	20004e4e <__sfvwrite_r+0x7e>
20004f7e:	f410 6f90 	tst.w	r0, #1152	; 0x480
20004f82:	bf08      	it	eq
20004f84:	6820      	ldreq	r0, [r4, #0]
20004f86:	f43f af56 	beq.w	20004e36 <__sfvwrite_r+0x66>
20004f8a:	6962      	ldr	r2, [r4, #20]
20004f8c:	6921      	ldr	r1, [r4, #16]
20004f8e:	6823      	ldr	r3, [r4, #0]
20004f90:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20004f94:	1a5b      	subs	r3, r3, r1
20004f96:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20004f9a:	f103 0c01 	add.w	ip, r3, #1
20004f9e:	44b4      	add	ip, r6
20004fa0:	ea4f 0969 	mov.w	r9, r9, asr #1
20004fa4:	45e1      	cmp	r9, ip
20004fa6:	464a      	mov	r2, r9
20004fa8:	bf3c      	itt	cc
20004faa:	46e1      	movcc	r9, ip
20004fac:	464a      	movcc	r2, r9
20004fae:	f410 6f80 	tst.w	r0, #1024	; 0x400
20004fb2:	f000 8083 	beq.w	200050bc <__sfvwrite_r+0x2ec>
20004fb6:	4611      	mov	r1, r2
20004fb8:	9803      	ldr	r0, [sp, #12]
20004fba:	9302      	str	r3, [sp, #8]
20004fbc:	f000 f93c 	bl	20005238 <_malloc_r>
20004fc0:	9b02      	ldr	r3, [sp, #8]
20004fc2:	2800      	cmp	r0, #0
20004fc4:	f000 8099 	beq.w	200050fa <__sfvwrite_r+0x32a>
20004fc8:	461a      	mov	r2, r3
20004fca:	6921      	ldr	r1, [r4, #16]
20004fcc:	9302      	str	r3, [sp, #8]
20004fce:	9001      	str	r0, [sp, #4]
20004fd0:	f7fd f8ae 	bl	20002130 <memcpy>
20004fd4:	89a2      	ldrh	r2, [r4, #12]
20004fd6:	9b02      	ldr	r3, [sp, #8]
20004fd8:	f8dd c004 	ldr.w	ip, [sp, #4]
20004fdc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20004fe0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20004fe4:	81a2      	strh	r2, [r4, #12]
20004fe6:	ebc3 0209 	rsb	r2, r3, r9
20004fea:	eb0c 0003 	add.w	r0, ip, r3
20004fee:	4637      	mov	r7, r6
20004ff0:	46b3      	mov	fp, r6
20004ff2:	60a2      	str	r2, [r4, #8]
20004ff4:	f8c4 c010 	str.w	ip, [r4, #16]
20004ff8:	6020      	str	r0, [r4, #0]
20004ffa:	f8c4 9014 	str.w	r9, [r4, #20]
20004ffe:	e71a      	b.n	20004e36 <__sfvwrite_r+0x66>
20005000:	4652      	mov	r2, sl
20005002:	4649      	mov	r1, r9
20005004:	4656      	mov	r6, sl
20005006:	f8cd c004 	str.w	ip, [sp, #4]
2000500a:	f000 fc21 	bl	20005850 <memmove>
2000500e:	68a2      	ldr	r2, [r4, #8]
20005010:	6823      	ldr	r3, [r4, #0]
20005012:	ebbb 0b06 	subs.w	fp, fp, r6
20005016:	ebca 0202 	rsb	r2, sl, r2
2000501a:	f8dd c004 	ldr.w	ip, [sp, #4]
2000501e:	4453      	add	r3, sl
20005020:	60a2      	str	r2, [r4, #8]
20005022:	6023      	str	r3, [r4, #0]
20005024:	f47f af7a 	bne.w	20004f1c <__sfvwrite_r+0x14c>
20005028:	9803      	ldr	r0, [sp, #12]
2000502a:	4621      	mov	r1, r4
2000502c:	f001 fdf4 	bl	20006c18 <_fflush_r>
20005030:	bb08      	cbnz	r0, 20005076 <__sfvwrite_r+0x2a6>
20005032:	46dc      	mov	ip, fp
20005034:	e772      	b.n	20004f1c <__sfvwrite_r+0x14c>
20005036:	4648      	mov	r0, r9
20005038:	210a      	movs	r1, #10
2000503a:	463a      	mov	r2, r7
2000503c:	f000 fbce 	bl	200057dc <memchr>
20005040:	2800      	cmp	r0, #0
20005042:	d04b      	beq.n	200050dc <__sfvwrite_r+0x30c>
20005044:	f100 0b01 	add.w	fp, r0, #1
20005048:	f04f 0c01 	mov.w	ip, #1
2000504c:	ebc9 0b0b 	rsb	fp, r9, fp
20005050:	e73c      	b.n	20004ecc <__sfvwrite_r+0xfc>
20005052:	4649      	mov	r1, r9
20005054:	4632      	mov	r2, r6
20005056:	f8cd c004 	str.w	ip, [sp, #4]
2000505a:	f000 fbf9 	bl	20005850 <memmove>
2000505e:	6823      	ldr	r3, [r4, #0]
20005060:	4621      	mov	r1, r4
20005062:	9803      	ldr	r0, [sp, #12]
20005064:	199b      	adds	r3, r3, r6
20005066:	6023      	str	r3, [r4, #0]
20005068:	f001 fdd6 	bl	20006c18 <_fflush_r>
2000506c:	f8dd c004 	ldr.w	ip, [sp, #4]
20005070:	2800      	cmp	r0, #0
20005072:	f43f af4f 	beq.w	20004f14 <__sfvwrite_r+0x144>
20005076:	89a3      	ldrh	r3, [r4, #12]
20005078:	f04f 30ff 	mov.w	r0, #4294967295
2000507c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20005080:	81a3      	strh	r3, [r4, #12]
20005082:	e714      	b.n	20004eae <__sfvwrite_r+0xde>
20005084:	4632      	mov	r2, r6
20005086:	4651      	mov	r1, sl
20005088:	f000 fbe2 	bl	20005850 <memmove>
2000508c:	68a2      	ldr	r2, [r4, #8]
2000508e:	6823      	ldr	r3, [r4, #0]
20005090:	4637      	mov	r7, r6
20005092:	1b92      	subs	r2, r2, r6
20005094:	46b1      	mov	r9, r6
20005096:	199b      	adds	r3, r3, r6
20005098:	60a2      	str	r2, [r4, #8]
2000509a:	6023      	str	r3, [r4, #0]
2000509c:	e6d7      	b.n	20004e4e <__sfvwrite_r+0x7e>
2000509e:	4651      	mov	r1, sl
200050a0:	463a      	mov	r2, r7
200050a2:	f000 fbd5 	bl	20005850 <memmove>
200050a6:	6823      	ldr	r3, [r4, #0]
200050a8:	9803      	ldr	r0, [sp, #12]
200050aa:	4621      	mov	r1, r4
200050ac:	19db      	adds	r3, r3, r7
200050ae:	6023      	str	r3, [r4, #0]
200050b0:	f001 fdb2 	bl	20006c18 <_fflush_r>
200050b4:	2800      	cmp	r0, #0
200050b6:	f43f aeca 	beq.w	20004e4e <__sfvwrite_r+0x7e>
200050ba:	e7dc      	b.n	20005076 <__sfvwrite_r+0x2a6>
200050bc:	9803      	ldr	r0, [sp, #12]
200050be:	9302      	str	r3, [sp, #8]
200050c0:	f001 f93c 	bl	2000633c <_realloc_r>
200050c4:	9b02      	ldr	r3, [sp, #8]
200050c6:	4684      	mov	ip, r0
200050c8:	2800      	cmp	r0, #0
200050ca:	d18c      	bne.n	20004fe6 <__sfvwrite_r+0x216>
200050cc:	6921      	ldr	r1, [r4, #16]
200050ce:	9803      	ldr	r0, [sp, #12]
200050d0:	f7ff fd9e 	bl	20004c10 <_free_r>
200050d4:	9903      	ldr	r1, [sp, #12]
200050d6:	230c      	movs	r3, #12
200050d8:	600b      	str	r3, [r1, #0]
200050da:	e7cc      	b.n	20005076 <__sfvwrite_r+0x2a6>
200050dc:	f107 0b01 	add.w	fp, r7, #1
200050e0:	f04f 0c01 	mov.w	ip, #1
200050e4:	e6f2      	b.n	20004ecc <__sfvwrite_r+0xfc>
200050e6:	9903      	ldr	r1, [sp, #12]
200050e8:	2209      	movs	r2, #9
200050ea:	89a3      	ldrh	r3, [r4, #12]
200050ec:	f04f 30ff 	mov.w	r0, #4294967295
200050f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200050f4:	600a      	str	r2, [r1, #0]
200050f6:	81a3      	strh	r3, [r4, #12]
200050f8:	e6d9      	b.n	20004eae <__sfvwrite_r+0xde>
200050fa:	9a03      	ldr	r2, [sp, #12]
200050fc:	230c      	movs	r3, #12
200050fe:	6013      	str	r3, [r2, #0]
20005100:	e7b9      	b.n	20005076 <__sfvwrite_r+0x2a6>
20005102:	bf00      	nop

20005104 <_fwalk_reent>:
20005104:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005108:	4607      	mov	r7, r0
2000510a:	468a      	mov	sl, r1
2000510c:	f7ff fc48 	bl	200049a0 <__sfp_lock_acquire>
20005110:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20005114:	bf08      	it	eq
20005116:	46b0      	moveq	r8, r6
20005118:	d018      	beq.n	2000514c <_fwalk_reent+0x48>
2000511a:	f04f 0800 	mov.w	r8, #0
2000511e:	6875      	ldr	r5, [r6, #4]
20005120:	68b4      	ldr	r4, [r6, #8]
20005122:	3d01      	subs	r5, #1
20005124:	d40f      	bmi.n	20005146 <_fwalk_reent+0x42>
20005126:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000512a:	b14b      	cbz	r3, 20005140 <_fwalk_reent+0x3c>
2000512c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005130:	4621      	mov	r1, r4
20005132:	4638      	mov	r0, r7
20005134:	f1b3 3fff 	cmp.w	r3, #4294967295
20005138:	d002      	beq.n	20005140 <_fwalk_reent+0x3c>
2000513a:	47d0      	blx	sl
2000513c:	ea48 0800 	orr.w	r8, r8, r0
20005140:	3468      	adds	r4, #104	; 0x68
20005142:	3d01      	subs	r5, #1
20005144:	d5ef      	bpl.n	20005126 <_fwalk_reent+0x22>
20005146:	6836      	ldr	r6, [r6, #0]
20005148:	2e00      	cmp	r6, #0
2000514a:	d1e8      	bne.n	2000511e <_fwalk_reent+0x1a>
2000514c:	f7ff fc2a 	bl	200049a4 <__sfp_lock_release>
20005150:	4640      	mov	r0, r8
20005152:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005156:	bf00      	nop

20005158 <_fwalk>:
20005158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000515c:	4606      	mov	r6, r0
2000515e:	4688      	mov	r8, r1
20005160:	f7ff fc1e 	bl	200049a0 <__sfp_lock_acquire>
20005164:	36d8      	adds	r6, #216	; 0xd8
20005166:	bf08      	it	eq
20005168:	4637      	moveq	r7, r6
2000516a:	d015      	beq.n	20005198 <_fwalk+0x40>
2000516c:	2700      	movs	r7, #0
2000516e:	6875      	ldr	r5, [r6, #4]
20005170:	68b4      	ldr	r4, [r6, #8]
20005172:	3d01      	subs	r5, #1
20005174:	d40d      	bmi.n	20005192 <_fwalk+0x3a>
20005176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000517a:	b13b      	cbz	r3, 2000518c <_fwalk+0x34>
2000517c:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20005180:	4620      	mov	r0, r4
20005182:	f1b3 3fff 	cmp.w	r3, #4294967295
20005186:	d001      	beq.n	2000518c <_fwalk+0x34>
20005188:	47c0      	blx	r8
2000518a:	4307      	orrs	r7, r0
2000518c:	3468      	adds	r4, #104	; 0x68
2000518e:	3d01      	subs	r5, #1
20005190:	d5f1      	bpl.n	20005176 <_fwalk+0x1e>
20005192:	6836      	ldr	r6, [r6, #0]
20005194:	2e00      	cmp	r6, #0
20005196:	d1ea      	bne.n	2000516e <_fwalk+0x16>
20005198:	f7ff fc04 	bl	200049a4 <__sfp_lock_release>
2000519c:	4638      	mov	r0, r7
2000519e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200051a2:	bf00      	nop

200051a4 <__locale_charset>:
200051a4:	f248 43bc 	movw	r3, #33980	; 0x84bc
200051a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200051ac:	6818      	ldr	r0, [r3, #0]
200051ae:	4770      	bx	lr

200051b0 <_localeconv_r>:
200051b0:	4800      	ldr	r0, [pc, #0]	; (200051b4 <_localeconv_r+0x4>)
200051b2:	4770      	bx	lr
200051b4:	200084c0 	.word	0x200084c0

200051b8 <localeconv>:
200051b8:	4800      	ldr	r0, [pc, #0]	; (200051bc <localeconv+0x4>)
200051ba:	4770      	bx	lr
200051bc:	200084c0 	.word	0x200084c0

200051c0 <_setlocale_r>:
200051c0:	b570      	push	{r4, r5, r6, lr}
200051c2:	4605      	mov	r5, r0
200051c4:	460e      	mov	r6, r1
200051c6:	4614      	mov	r4, r2
200051c8:	b172      	cbz	r2, 200051e8 <_setlocale_r+0x28>
200051ca:	f248 31e4 	movw	r1, #33764	; 0x83e4
200051ce:	4610      	mov	r0, r2
200051d0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200051d4:	f001 fb08 	bl	200067e8 <strcmp>
200051d8:	b958      	cbnz	r0, 200051f2 <_setlocale_r+0x32>
200051da:	f248 30e4 	movw	r0, #33764	; 0x83e4
200051de:	622c      	str	r4, [r5, #32]
200051e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051e4:	61ee      	str	r6, [r5, #28]
200051e6:	bd70      	pop	{r4, r5, r6, pc}
200051e8:	f248 30e4 	movw	r0, #33764	; 0x83e4
200051ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200051f0:	bd70      	pop	{r4, r5, r6, pc}
200051f2:	f248 4118 	movw	r1, #33816	; 0x8418
200051f6:	4620      	mov	r0, r4
200051f8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200051fc:	f001 faf4 	bl	200067e8 <strcmp>
20005200:	2800      	cmp	r0, #0
20005202:	d0ea      	beq.n	200051da <_setlocale_r+0x1a>
20005204:	2000      	movs	r0, #0
20005206:	bd70      	pop	{r4, r5, r6, pc}

20005208 <setlocale>:
20005208:	f248 6374 	movw	r3, #34420	; 0x8674
2000520c:	460a      	mov	r2, r1
2000520e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005212:	4601      	mov	r1, r0
20005214:	6818      	ldr	r0, [r3, #0]
20005216:	e7d3      	b.n	200051c0 <_setlocale_r>

20005218 <free>:
20005218:	f248 6374 	movw	r3, #34420	; 0x8674
2000521c:	4601      	mov	r1, r0
2000521e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005222:	6818      	ldr	r0, [r3, #0]
20005224:	f7ff bcf4 	b.w	20004c10 <_free_r>

20005228 <malloc>:
20005228:	f248 6374 	movw	r3, #34420	; 0x8674
2000522c:	4601      	mov	r1, r0
2000522e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005232:	6818      	ldr	r0, [r3, #0]
20005234:	f000 b800 	b.w	20005238 <_malloc_r>

20005238 <_malloc_r>:
20005238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000523c:	f101 040b 	add.w	r4, r1, #11
20005240:	2c16      	cmp	r4, #22
20005242:	b083      	sub	sp, #12
20005244:	4606      	mov	r6, r0
20005246:	d82f      	bhi.n	200052a8 <_malloc_r+0x70>
20005248:	2300      	movs	r3, #0
2000524a:	2410      	movs	r4, #16
2000524c:	428c      	cmp	r4, r1
2000524e:	bf2c      	ite	cs
20005250:	4619      	movcs	r1, r3
20005252:	f043 0101 	orrcc.w	r1, r3, #1
20005256:	2900      	cmp	r1, #0
20005258:	d130      	bne.n	200052bc <_malloc_r+0x84>
2000525a:	4630      	mov	r0, r6
2000525c:	f000 fbbe 	bl	200059dc <__malloc_lock>
20005260:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20005264:	d22e      	bcs.n	200052c4 <_malloc_r+0x8c>
20005266:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
2000526a:	f248 7578 	movw	r5, #34680	; 0x8778
2000526e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005272:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20005276:	68d3      	ldr	r3, [r2, #12]
20005278:	4293      	cmp	r3, r2
2000527a:	f000 8206 	beq.w	2000568a <_malloc_r+0x452>
2000527e:	685a      	ldr	r2, [r3, #4]
20005280:	f103 0508 	add.w	r5, r3, #8
20005284:	68d9      	ldr	r1, [r3, #12]
20005286:	4630      	mov	r0, r6
20005288:	f022 0c03 	bic.w	ip, r2, #3
2000528c:	689a      	ldr	r2, [r3, #8]
2000528e:	4463      	add	r3, ip
20005290:	685c      	ldr	r4, [r3, #4]
20005292:	608a      	str	r2, [r1, #8]
20005294:	f044 0401 	orr.w	r4, r4, #1
20005298:	60d1      	str	r1, [r2, #12]
2000529a:	605c      	str	r4, [r3, #4]
2000529c:	f000 fba0 	bl	200059e0 <__malloc_unlock>
200052a0:	4628      	mov	r0, r5
200052a2:	b003      	add	sp, #12
200052a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200052a8:	f024 0407 	bic.w	r4, r4, #7
200052ac:	0fe3      	lsrs	r3, r4, #31
200052ae:	428c      	cmp	r4, r1
200052b0:	bf2c      	ite	cs
200052b2:	4619      	movcs	r1, r3
200052b4:	f043 0101 	orrcc.w	r1, r3, #1
200052b8:	2900      	cmp	r1, #0
200052ba:	d0ce      	beq.n	2000525a <_malloc_r+0x22>
200052bc:	230c      	movs	r3, #12
200052be:	2500      	movs	r5, #0
200052c0:	6033      	str	r3, [r6, #0]
200052c2:	e7ed      	b.n	200052a0 <_malloc_r+0x68>
200052c4:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200052c8:	bf04      	itt	eq
200052ca:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200052ce:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200052d2:	f040 8090 	bne.w	200053f6 <_malloc_r+0x1be>
200052d6:	f248 7578 	movw	r5, #34680	; 0x8778
200052da:	f2c2 0500 	movt	r5, #8192	; 0x2000
200052de:	1828      	adds	r0, r5, r0
200052e0:	68c3      	ldr	r3, [r0, #12]
200052e2:	4298      	cmp	r0, r3
200052e4:	d106      	bne.n	200052f4 <_malloc_r+0xbc>
200052e6:	e00d      	b.n	20005304 <_malloc_r+0xcc>
200052e8:	2a00      	cmp	r2, #0
200052ea:	f280 816f 	bge.w	200055cc <_malloc_r+0x394>
200052ee:	68db      	ldr	r3, [r3, #12]
200052f0:	4298      	cmp	r0, r3
200052f2:	d007      	beq.n	20005304 <_malloc_r+0xcc>
200052f4:	6859      	ldr	r1, [r3, #4]
200052f6:	f021 0103 	bic.w	r1, r1, #3
200052fa:	1b0a      	subs	r2, r1, r4
200052fc:	2a0f      	cmp	r2, #15
200052fe:	ddf3      	ble.n	200052e8 <_malloc_r+0xb0>
20005300:	f10e 3eff 	add.w	lr, lr, #4294967295
20005304:	f10e 0e01 	add.w	lr, lr, #1
20005308:	f248 7778 	movw	r7, #34680	; 0x8778
2000530c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005310:	f107 0108 	add.w	r1, r7, #8
20005314:	688b      	ldr	r3, [r1, #8]
20005316:	4299      	cmp	r1, r3
20005318:	bf08      	it	eq
2000531a:	687a      	ldreq	r2, [r7, #4]
2000531c:	d026      	beq.n	2000536c <_malloc_r+0x134>
2000531e:	685a      	ldr	r2, [r3, #4]
20005320:	f022 0c03 	bic.w	ip, r2, #3
20005324:	ebc4 020c 	rsb	r2, r4, ip
20005328:	2a0f      	cmp	r2, #15
2000532a:	f300 8194 	bgt.w	20005656 <_malloc_r+0x41e>
2000532e:	2a00      	cmp	r2, #0
20005330:	60c9      	str	r1, [r1, #12]
20005332:	6089      	str	r1, [r1, #8]
20005334:	f280 8099 	bge.w	2000546a <_malloc_r+0x232>
20005338:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
2000533c:	f080 8165 	bcs.w	2000560a <_malloc_r+0x3d2>
20005340:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20005344:	f04f 0a01 	mov.w	sl, #1
20005348:	687a      	ldr	r2, [r7, #4]
2000534a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000534e:	ea4f 0cac 	mov.w	ip, ip, asr #2
20005352:	fa0a fc0c 	lsl.w	ip, sl, ip
20005356:	60d8      	str	r0, [r3, #12]
20005358:	f8d0 8008 	ldr.w	r8, [r0, #8]
2000535c:	ea4c 0202 	orr.w	r2, ip, r2
20005360:	607a      	str	r2, [r7, #4]
20005362:	f8c3 8008 	str.w	r8, [r3, #8]
20005366:	f8c8 300c 	str.w	r3, [r8, #12]
2000536a:	6083      	str	r3, [r0, #8]
2000536c:	f04f 0c01 	mov.w	ip, #1
20005370:	ea4f 03ae 	mov.w	r3, lr, asr #2
20005374:	fa0c fc03 	lsl.w	ip, ip, r3
20005378:	4594      	cmp	ip, r2
2000537a:	f200 8082 	bhi.w	20005482 <_malloc_r+0x24a>
2000537e:	ea12 0f0c 	tst.w	r2, ip
20005382:	d108      	bne.n	20005396 <_malloc_r+0x15e>
20005384:	f02e 0e03 	bic.w	lr, lr, #3
20005388:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
2000538c:	f10e 0e04 	add.w	lr, lr, #4
20005390:	ea12 0f0c 	tst.w	r2, ip
20005394:	d0f8      	beq.n	20005388 <_malloc_r+0x150>
20005396:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000539a:	46f2      	mov	sl, lr
2000539c:	46c8      	mov	r8, r9
2000539e:	f8d8 300c 	ldr.w	r3, [r8, #12]
200053a2:	4598      	cmp	r8, r3
200053a4:	d107      	bne.n	200053b6 <_malloc_r+0x17e>
200053a6:	e168      	b.n	2000567a <_malloc_r+0x442>
200053a8:	2a00      	cmp	r2, #0
200053aa:	f280 8178 	bge.w	2000569e <_malloc_r+0x466>
200053ae:	68db      	ldr	r3, [r3, #12]
200053b0:	4598      	cmp	r8, r3
200053b2:	f000 8162 	beq.w	2000567a <_malloc_r+0x442>
200053b6:	6858      	ldr	r0, [r3, #4]
200053b8:	f020 0003 	bic.w	r0, r0, #3
200053bc:	1b02      	subs	r2, r0, r4
200053be:	2a0f      	cmp	r2, #15
200053c0:	ddf2      	ble.n	200053a8 <_malloc_r+0x170>
200053c2:	461d      	mov	r5, r3
200053c4:	191f      	adds	r7, r3, r4
200053c6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200053ca:	f044 0e01 	orr.w	lr, r4, #1
200053ce:	f855 4f08 	ldr.w	r4, [r5, #8]!
200053d2:	4630      	mov	r0, r6
200053d4:	50ba      	str	r2, [r7, r2]
200053d6:	f042 0201 	orr.w	r2, r2, #1
200053da:	f8c3 e004 	str.w	lr, [r3, #4]
200053de:	f8cc 4008 	str.w	r4, [ip, #8]
200053e2:	f8c4 c00c 	str.w	ip, [r4, #12]
200053e6:	608f      	str	r7, [r1, #8]
200053e8:	60cf      	str	r7, [r1, #12]
200053ea:	607a      	str	r2, [r7, #4]
200053ec:	60b9      	str	r1, [r7, #8]
200053ee:	60f9      	str	r1, [r7, #12]
200053f0:	f000 faf6 	bl	200059e0 <__malloc_unlock>
200053f4:	e754      	b.n	200052a0 <_malloc_r+0x68>
200053f6:	f1be 0f04 	cmp.w	lr, #4
200053fa:	bf9e      	ittt	ls
200053fc:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20005400:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20005404:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005408:	f67f af65 	bls.w	200052d6 <_malloc_r+0x9e>
2000540c:	f1be 0f14 	cmp.w	lr, #20
20005410:	bf9c      	itt	ls
20005412:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20005416:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000541a:	f67f af5c 	bls.w	200052d6 <_malloc_r+0x9e>
2000541e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20005422:	bf9e      	ittt	ls
20005424:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20005428:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
2000542c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005430:	f67f af51 	bls.w	200052d6 <_malloc_r+0x9e>
20005434:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20005438:	bf9e      	ittt	ls
2000543a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000543e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20005442:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005446:	f67f af46 	bls.w	200052d6 <_malloc_r+0x9e>
2000544a:	f240 5354 	movw	r3, #1364	; 0x554
2000544e:	459e      	cmp	lr, r3
20005450:	bf95      	itete	ls
20005452:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20005456:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
2000545a:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000545e:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20005462:	bf98      	it	ls
20005464:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20005468:	e735      	b.n	200052d6 <_malloc_r+0x9e>
2000546a:	eb03 020c 	add.w	r2, r3, ip
2000546e:	f103 0508 	add.w	r5, r3, #8
20005472:	4630      	mov	r0, r6
20005474:	6853      	ldr	r3, [r2, #4]
20005476:	f043 0301 	orr.w	r3, r3, #1
2000547a:	6053      	str	r3, [r2, #4]
2000547c:	f000 fab0 	bl	200059e0 <__malloc_unlock>
20005480:	e70e      	b.n	200052a0 <_malloc_r+0x68>
20005482:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005486:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000548a:	f023 0903 	bic.w	r9, r3, #3
2000548e:	ebc4 0209 	rsb	r2, r4, r9
20005492:	454c      	cmp	r4, r9
20005494:	bf94      	ite	ls
20005496:	2300      	movls	r3, #0
20005498:	2301      	movhi	r3, #1
2000549a:	2a0f      	cmp	r2, #15
2000549c:	bfd8      	it	le
2000549e:	f043 0301 	orrle.w	r3, r3, #1
200054a2:	2b00      	cmp	r3, #0
200054a4:	f000 80a1 	beq.w	200055ea <_malloc_r+0x3b2>
200054a8:	f648 3ba4 	movw	fp, #35748	; 0x8ba4
200054ac:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200054b0:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200054b4:	f8db 3000 	ldr.w	r3, [fp]
200054b8:	3310      	adds	r3, #16
200054ba:	191b      	adds	r3, r3, r4
200054bc:	f1b2 3fff 	cmp.w	r2, #4294967295
200054c0:	d006      	beq.n	200054d0 <_malloc_r+0x298>
200054c2:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200054c6:	331f      	adds	r3, #31
200054c8:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200054cc:	f023 031f 	bic.w	r3, r3, #31
200054d0:	4619      	mov	r1, r3
200054d2:	4630      	mov	r0, r6
200054d4:	9301      	str	r3, [sp, #4]
200054d6:	f001 f92b 	bl	20006730 <_sbrk_r>
200054da:	9b01      	ldr	r3, [sp, #4]
200054dc:	f1b0 3fff 	cmp.w	r0, #4294967295
200054e0:	4682      	mov	sl, r0
200054e2:	f000 80f4 	beq.w	200056ce <_malloc_r+0x496>
200054e6:	eb08 0109 	add.w	r1, r8, r9
200054ea:	4281      	cmp	r1, r0
200054ec:	f200 80ec 	bhi.w	200056c8 <_malloc_r+0x490>
200054f0:	f8db 2004 	ldr.w	r2, [fp, #4]
200054f4:	189a      	adds	r2, r3, r2
200054f6:	4551      	cmp	r1, sl
200054f8:	f8cb 2004 	str.w	r2, [fp, #4]
200054fc:	f000 8145 	beq.w	2000578a <_malloc_r+0x552>
20005500:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20005504:	f248 7078 	movw	r0, #34680	; 0x8778
20005508:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000550c:	f1b5 3fff 	cmp.w	r5, #4294967295
20005510:	bf08      	it	eq
20005512:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20005516:	d003      	beq.n	20005520 <_malloc_r+0x2e8>
20005518:	4452      	add	r2, sl
2000551a:	1a51      	subs	r1, r2, r1
2000551c:	f8cb 1004 	str.w	r1, [fp, #4]
20005520:	f01a 0507 	ands.w	r5, sl, #7
20005524:	4630      	mov	r0, r6
20005526:	bf17      	itett	ne
20005528:	f1c5 0508 	rsbne	r5, r5, #8
2000552c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20005530:	44aa      	addne	sl, r5
20005532:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20005536:	4453      	add	r3, sl
20005538:	051b      	lsls	r3, r3, #20
2000553a:	0d1b      	lsrs	r3, r3, #20
2000553c:	1aed      	subs	r5, r5, r3
2000553e:	4629      	mov	r1, r5
20005540:	f001 f8f6 	bl	20006730 <_sbrk_r>
20005544:	f1b0 3fff 	cmp.w	r0, #4294967295
20005548:	f000 812c 	beq.w	200057a4 <_malloc_r+0x56c>
2000554c:	ebca 0100 	rsb	r1, sl, r0
20005550:	1949      	adds	r1, r1, r5
20005552:	f041 0101 	orr.w	r1, r1, #1
20005556:	f8db 2004 	ldr.w	r2, [fp, #4]
2000555a:	f648 33a4 	movw	r3, #35748	; 0x8ba4
2000555e:	f8c7 a008 	str.w	sl, [r7, #8]
20005562:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005566:	18aa      	adds	r2, r5, r2
20005568:	45b8      	cmp	r8, r7
2000556a:	f8cb 2004 	str.w	r2, [fp, #4]
2000556e:	f8ca 1004 	str.w	r1, [sl, #4]
20005572:	d017      	beq.n	200055a4 <_malloc_r+0x36c>
20005574:	f1b9 0f0f 	cmp.w	r9, #15
20005578:	f240 80df 	bls.w	2000573a <_malloc_r+0x502>
2000557c:	f1a9 010c 	sub.w	r1, r9, #12
20005580:	2505      	movs	r5, #5
20005582:	f021 0107 	bic.w	r1, r1, #7
20005586:	eb08 0001 	add.w	r0, r8, r1
2000558a:	290f      	cmp	r1, #15
2000558c:	6085      	str	r5, [r0, #8]
2000558e:	6045      	str	r5, [r0, #4]
20005590:	f8d8 0004 	ldr.w	r0, [r8, #4]
20005594:	f000 0001 	and.w	r0, r0, #1
20005598:	ea41 0000 	orr.w	r0, r1, r0
2000559c:	f8c8 0004 	str.w	r0, [r8, #4]
200055a0:	f200 80ac 	bhi.w	200056fc <_malloc_r+0x4c4>
200055a4:	46d0      	mov	r8, sl
200055a6:	f648 33a4 	movw	r3, #35748	; 0x8ba4
200055aa:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200055ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055b2:	428a      	cmp	r2, r1
200055b4:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200055b8:	bf88      	it	hi
200055ba:	62da      	strhi	r2, [r3, #44]	; 0x2c
200055bc:	f648 33a4 	movw	r3, #35748	; 0x8ba4
200055c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200055c4:	428a      	cmp	r2, r1
200055c6:	bf88      	it	hi
200055c8:	631a      	strhi	r2, [r3, #48]	; 0x30
200055ca:	e082      	b.n	200056d2 <_malloc_r+0x49a>
200055cc:	185c      	adds	r4, r3, r1
200055ce:	689a      	ldr	r2, [r3, #8]
200055d0:	68d9      	ldr	r1, [r3, #12]
200055d2:	4630      	mov	r0, r6
200055d4:	6866      	ldr	r6, [r4, #4]
200055d6:	f103 0508 	add.w	r5, r3, #8
200055da:	608a      	str	r2, [r1, #8]
200055dc:	f046 0301 	orr.w	r3, r6, #1
200055e0:	60d1      	str	r1, [r2, #12]
200055e2:	6063      	str	r3, [r4, #4]
200055e4:	f000 f9fc 	bl	200059e0 <__malloc_unlock>
200055e8:	e65a      	b.n	200052a0 <_malloc_r+0x68>
200055ea:	eb08 0304 	add.w	r3, r8, r4
200055ee:	f042 0201 	orr.w	r2, r2, #1
200055f2:	f044 0401 	orr.w	r4, r4, #1
200055f6:	4630      	mov	r0, r6
200055f8:	f8c8 4004 	str.w	r4, [r8, #4]
200055fc:	f108 0508 	add.w	r5, r8, #8
20005600:	605a      	str	r2, [r3, #4]
20005602:	60bb      	str	r3, [r7, #8]
20005604:	f000 f9ec 	bl	200059e0 <__malloc_unlock>
20005608:	e64a      	b.n	200052a0 <_malloc_r+0x68>
2000560a:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000560e:	2a04      	cmp	r2, #4
20005610:	d954      	bls.n	200056bc <_malloc_r+0x484>
20005612:	2a14      	cmp	r2, #20
20005614:	f200 8089 	bhi.w	2000572a <_malloc_r+0x4f2>
20005618:	325b      	adds	r2, #91	; 0x5b
2000561a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000561e:	44a8      	add	r8, r5
20005620:	f248 7778 	movw	r7, #34680	; 0x8778
20005624:	f2c2 0700 	movt	r7, #8192	; 0x2000
20005628:	f8d8 0008 	ldr.w	r0, [r8, #8]
2000562c:	4540      	cmp	r0, r8
2000562e:	d103      	bne.n	20005638 <_malloc_r+0x400>
20005630:	e06f      	b.n	20005712 <_malloc_r+0x4da>
20005632:	6880      	ldr	r0, [r0, #8]
20005634:	4580      	cmp	r8, r0
20005636:	d004      	beq.n	20005642 <_malloc_r+0x40a>
20005638:	6842      	ldr	r2, [r0, #4]
2000563a:	f022 0203 	bic.w	r2, r2, #3
2000563e:	4594      	cmp	ip, r2
20005640:	d3f7      	bcc.n	20005632 <_malloc_r+0x3fa>
20005642:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20005646:	f8c3 c00c 	str.w	ip, [r3, #12]
2000564a:	6098      	str	r0, [r3, #8]
2000564c:	687a      	ldr	r2, [r7, #4]
2000564e:	60c3      	str	r3, [r0, #12]
20005650:	f8cc 3008 	str.w	r3, [ip, #8]
20005654:	e68a      	b.n	2000536c <_malloc_r+0x134>
20005656:	191f      	adds	r7, r3, r4
20005658:	4630      	mov	r0, r6
2000565a:	f044 0401 	orr.w	r4, r4, #1
2000565e:	60cf      	str	r7, [r1, #12]
20005660:	605c      	str	r4, [r3, #4]
20005662:	f103 0508 	add.w	r5, r3, #8
20005666:	50ba      	str	r2, [r7, r2]
20005668:	f042 0201 	orr.w	r2, r2, #1
2000566c:	608f      	str	r7, [r1, #8]
2000566e:	607a      	str	r2, [r7, #4]
20005670:	60b9      	str	r1, [r7, #8]
20005672:	60f9      	str	r1, [r7, #12]
20005674:	f000 f9b4 	bl	200059e0 <__malloc_unlock>
20005678:	e612      	b.n	200052a0 <_malloc_r+0x68>
2000567a:	f10a 0a01 	add.w	sl, sl, #1
2000567e:	f01a 0f03 	tst.w	sl, #3
20005682:	d05f      	beq.n	20005744 <_malloc_r+0x50c>
20005684:	f103 0808 	add.w	r8, r3, #8
20005688:	e689      	b.n	2000539e <_malloc_r+0x166>
2000568a:	f103 0208 	add.w	r2, r3, #8
2000568e:	68d3      	ldr	r3, [r2, #12]
20005690:	429a      	cmp	r2, r3
20005692:	bf08      	it	eq
20005694:	f10e 0e02 	addeq.w	lr, lr, #2
20005698:	f43f ae36 	beq.w	20005308 <_malloc_r+0xd0>
2000569c:	e5ef      	b.n	2000527e <_malloc_r+0x46>
2000569e:	461d      	mov	r5, r3
200056a0:	1819      	adds	r1, r3, r0
200056a2:	68da      	ldr	r2, [r3, #12]
200056a4:	4630      	mov	r0, r6
200056a6:	f855 3f08 	ldr.w	r3, [r5, #8]!
200056aa:	684c      	ldr	r4, [r1, #4]
200056ac:	6093      	str	r3, [r2, #8]
200056ae:	f044 0401 	orr.w	r4, r4, #1
200056b2:	60da      	str	r2, [r3, #12]
200056b4:	604c      	str	r4, [r1, #4]
200056b6:	f000 f993 	bl	200059e0 <__malloc_unlock>
200056ba:	e5f1      	b.n	200052a0 <_malloc_r+0x68>
200056bc:	ea4f 129c 	mov.w	r2, ip, lsr #6
200056c0:	3238      	adds	r2, #56	; 0x38
200056c2:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200056c6:	e7aa      	b.n	2000561e <_malloc_r+0x3e6>
200056c8:	45b8      	cmp	r8, r7
200056ca:	f43f af11 	beq.w	200054f0 <_malloc_r+0x2b8>
200056ce:	f8d7 8008 	ldr.w	r8, [r7, #8]
200056d2:	f8d8 2004 	ldr.w	r2, [r8, #4]
200056d6:	f022 0203 	bic.w	r2, r2, #3
200056da:	4294      	cmp	r4, r2
200056dc:	bf94      	ite	ls
200056de:	2300      	movls	r3, #0
200056e0:	2301      	movhi	r3, #1
200056e2:	1b12      	subs	r2, r2, r4
200056e4:	2a0f      	cmp	r2, #15
200056e6:	bfd8      	it	le
200056e8:	f043 0301 	orrle.w	r3, r3, #1
200056ec:	2b00      	cmp	r3, #0
200056ee:	f43f af7c 	beq.w	200055ea <_malloc_r+0x3b2>
200056f2:	4630      	mov	r0, r6
200056f4:	2500      	movs	r5, #0
200056f6:	f000 f973 	bl	200059e0 <__malloc_unlock>
200056fa:	e5d1      	b.n	200052a0 <_malloc_r+0x68>
200056fc:	f108 0108 	add.w	r1, r8, #8
20005700:	4630      	mov	r0, r6
20005702:	9301      	str	r3, [sp, #4]
20005704:	f7ff fa84 	bl	20004c10 <_free_r>
20005708:	9b01      	ldr	r3, [sp, #4]
2000570a:	f8d7 8008 	ldr.w	r8, [r7, #8]
2000570e:	685a      	ldr	r2, [r3, #4]
20005710:	e749      	b.n	200055a6 <_malloc_r+0x36e>
20005712:	f04f 0a01 	mov.w	sl, #1
20005716:	f8d7 8004 	ldr.w	r8, [r7, #4]
2000571a:	1092      	asrs	r2, r2, #2
2000571c:	4684      	mov	ip, r0
2000571e:	fa0a f202 	lsl.w	r2, sl, r2
20005722:	ea48 0202 	orr.w	r2, r8, r2
20005726:	607a      	str	r2, [r7, #4]
20005728:	e78d      	b.n	20005646 <_malloc_r+0x40e>
2000572a:	2a54      	cmp	r2, #84	; 0x54
2000572c:	d824      	bhi.n	20005778 <_malloc_r+0x540>
2000572e:	ea4f 321c 	mov.w	r2, ip, lsr #12
20005732:	326e      	adds	r2, #110	; 0x6e
20005734:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005738:	e771      	b.n	2000561e <_malloc_r+0x3e6>
2000573a:	2301      	movs	r3, #1
2000573c:	46d0      	mov	r8, sl
2000573e:	f8ca 3004 	str.w	r3, [sl, #4]
20005742:	e7c6      	b.n	200056d2 <_malloc_r+0x49a>
20005744:	464a      	mov	r2, r9
20005746:	f01e 0f03 	tst.w	lr, #3
2000574a:	4613      	mov	r3, r2
2000574c:	f10e 3eff 	add.w	lr, lr, #4294967295
20005750:	d033      	beq.n	200057ba <_malloc_r+0x582>
20005752:	f853 2908 	ldr.w	r2, [r3], #-8
20005756:	429a      	cmp	r2, r3
20005758:	d0f5      	beq.n	20005746 <_malloc_r+0x50e>
2000575a:	687b      	ldr	r3, [r7, #4]
2000575c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20005760:	459c      	cmp	ip, r3
20005762:	f63f ae8e 	bhi.w	20005482 <_malloc_r+0x24a>
20005766:	f1bc 0f00 	cmp.w	ip, #0
2000576a:	f43f ae8a 	beq.w	20005482 <_malloc_r+0x24a>
2000576e:	ea1c 0f03 	tst.w	ip, r3
20005772:	d027      	beq.n	200057c4 <_malloc_r+0x58c>
20005774:	46d6      	mov	lr, sl
20005776:	e60e      	b.n	20005396 <_malloc_r+0x15e>
20005778:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
2000577c:	d815      	bhi.n	200057aa <_malloc_r+0x572>
2000577e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20005782:	3277      	adds	r2, #119	; 0x77
20005784:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20005788:	e749      	b.n	2000561e <_malloc_r+0x3e6>
2000578a:	0508      	lsls	r0, r1, #20
2000578c:	0d00      	lsrs	r0, r0, #20
2000578e:	2800      	cmp	r0, #0
20005790:	f47f aeb6 	bne.w	20005500 <_malloc_r+0x2c8>
20005794:	f8d7 8008 	ldr.w	r8, [r7, #8]
20005798:	444b      	add	r3, r9
2000579a:	f043 0301 	orr.w	r3, r3, #1
2000579e:	f8c8 3004 	str.w	r3, [r8, #4]
200057a2:	e700      	b.n	200055a6 <_malloc_r+0x36e>
200057a4:	2101      	movs	r1, #1
200057a6:	2500      	movs	r5, #0
200057a8:	e6d5      	b.n	20005556 <_malloc_r+0x31e>
200057aa:	f240 5054 	movw	r0, #1364	; 0x554
200057ae:	4282      	cmp	r2, r0
200057b0:	d90d      	bls.n	200057ce <_malloc_r+0x596>
200057b2:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
200057b6:	227e      	movs	r2, #126	; 0x7e
200057b8:	e731      	b.n	2000561e <_malloc_r+0x3e6>
200057ba:	687b      	ldr	r3, [r7, #4]
200057bc:	ea23 030c 	bic.w	r3, r3, ip
200057c0:	607b      	str	r3, [r7, #4]
200057c2:	e7cb      	b.n	2000575c <_malloc_r+0x524>
200057c4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200057c8:	f10a 0a04 	add.w	sl, sl, #4
200057cc:	e7cf      	b.n	2000576e <_malloc_r+0x536>
200057ce:	ea4f 429c 	mov.w	r2, ip, lsr #18
200057d2:	327c      	adds	r2, #124	; 0x7c
200057d4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200057d8:	e721      	b.n	2000561e <_malloc_r+0x3e6>
200057da:	bf00      	nop

200057dc <memchr>:
200057dc:	f010 0f03 	tst.w	r0, #3
200057e0:	b2c9      	uxtb	r1, r1
200057e2:	b410      	push	{r4}
200057e4:	d010      	beq.n	20005808 <memchr+0x2c>
200057e6:	2a00      	cmp	r2, #0
200057e8:	d02f      	beq.n	2000584a <memchr+0x6e>
200057ea:	7803      	ldrb	r3, [r0, #0]
200057ec:	428b      	cmp	r3, r1
200057ee:	d02a      	beq.n	20005846 <memchr+0x6a>
200057f0:	3a01      	subs	r2, #1
200057f2:	e005      	b.n	20005800 <memchr+0x24>
200057f4:	2a00      	cmp	r2, #0
200057f6:	d028      	beq.n	2000584a <memchr+0x6e>
200057f8:	7803      	ldrb	r3, [r0, #0]
200057fa:	3a01      	subs	r2, #1
200057fc:	428b      	cmp	r3, r1
200057fe:	d022      	beq.n	20005846 <memchr+0x6a>
20005800:	3001      	adds	r0, #1
20005802:	f010 0f03 	tst.w	r0, #3
20005806:	d1f5      	bne.n	200057f4 <memchr+0x18>
20005808:	2a03      	cmp	r2, #3
2000580a:	d911      	bls.n	20005830 <memchr+0x54>
2000580c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20005810:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20005814:	6803      	ldr	r3, [r0, #0]
20005816:	ea84 0303 	eor.w	r3, r4, r3
2000581a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
2000581e:	ea2c 0303 	bic.w	r3, ip, r3
20005822:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20005826:	d103      	bne.n	20005830 <memchr+0x54>
20005828:	3a04      	subs	r2, #4
2000582a:	3004      	adds	r0, #4
2000582c:	2a03      	cmp	r2, #3
2000582e:	d8f1      	bhi.n	20005814 <memchr+0x38>
20005830:	b15a      	cbz	r2, 2000584a <memchr+0x6e>
20005832:	7803      	ldrb	r3, [r0, #0]
20005834:	428b      	cmp	r3, r1
20005836:	d006      	beq.n	20005846 <memchr+0x6a>
20005838:	3a01      	subs	r2, #1
2000583a:	b132      	cbz	r2, 2000584a <memchr+0x6e>
2000583c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20005840:	3a01      	subs	r2, #1
20005842:	428b      	cmp	r3, r1
20005844:	d1f9      	bne.n	2000583a <memchr+0x5e>
20005846:	bc10      	pop	{r4}
20005848:	4770      	bx	lr
2000584a:	2000      	movs	r0, #0
2000584c:	e7fb      	b.n	20005846 <memchr+0x6a>
2000584e:	bf00      	nop

20005850 <memmove>:
20005850:	4288      	cmp	r0, r1
20005852:	468c      	mov	ip, r1
20005854:	b470      	push	{r4, r5, r6}
20005856:	4605      	mov	r5, r0
20005858:	4614      	mov	r4, r2
2000585a:	d90e      	bls.n	2000587a <memmove+0x2a>
2000585c:	188b      	adds	r3, r1, r2
2000585e:	4298      	cmp	r0, r3
20005860:	d20b      	bcs.n	2000587a <memmove+0x2a>
20005862:	b142      	cbz	r2, 20005876 <memmove+0x26>
20005864:	ebc2 0c03 	rsb	ip, r2, r3
20005868:	4601      	mov	r1, r0
2000586a:	1e53      	subs	r3, r2, #1
2000586c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005870:	54ca      	strb	r2, [r1, r3]
20005872:	3b01      	subs	r3, #1
20005874:	d2fa      	bcs.n	2000586c <memmove+0x1c>
20005876:	bc70      	pop	{r4, r5, r6}
20005878:	4770      	bx	lr
2000587a:	2a0f      	cmp	r2, #15
2000587c:	d809      	bhi.n	20005892 <memmove+0x42>
2000587e:	2c00      	cmp	r4, #0
20005880:	d0f9      	beq.n	20005876 <memmove+0x26>
20005882:	2300      	movs	r3, #0
20005884:	f81c 2003 	ldrb.w	r2, [ip, r3]
20005888:	54ea      	strb	r2, [r5, r3]
2000588a:	3301      	adds	r3, #1
2000588c:	42a3      	cmp	r3, r4
2000588e:	d1f9      	bne.n	20005884 <memmove+0x34>
20005890:	e7f1      	b.n	20005876 <memmove+0x26>
20005892:	ea41 0300 	orr.w	r3, r1, r0
20005896:	f013 0f03 	tst.w	r3, #3
2000589a:	d1f0      	bne.n	2000587e <memmove+0x2e>
2000589c:	4694      	mov	ip, r2
2000589e:	460c      	mov	r4, r1
200058a0:	4603      	mov	r3, r0
200058a2:	6825      	ldr	r5, [r4, #0]
200058a4:	f1ac 0c10 	sub.w	ip, ip, #16
200058a8:	601d      	str	r5, [r3, #0]
200058aa:	6865      	ldr	r5, [r4, #4]
200058ac:	605d      	str	r5, [r3, #4]
200058ae:	68a5      	ldr	r5, [r4, #8]
200058b0:	609d      	str	r5, [r3, #8]
200058b2:	68e5      	ldr	r5, [r4, #12]
200058b4:	3410      	adds	r4, #16
200058b6:	60dd      	str	r5, [r3, #12]
200058b8:	3310      	adds	r3, #16
200058ba:	f1bc 0f0f 	cmp.w	ip, #15
200058be:	d8f0      	bhi.n	200058a2 <memmove+0x52>
200058c0:	3a10      	subs	r2, #16
200058c2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200058c6:	f10c 0501 	add.w	r5, ip, #1
200058ca:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200058ce:	012d      	lsls	r5, r5, #4
200058d0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200058d4:	eb01 0c05 	add.w	ip, r1, r5
200058d8:	1945      	adds	r5, r0, r5
200058da:	2e03      	cmp	r6, #3
200058dc:	4634      	mov	r4, r6
200058de:	d9ce      	bls.n	2000587e <memmove+0x2e>
200058e0:	2300      	movs	r3, #0
200058e2:	f85c 2003 	ldr.w	r2, [ip, r3]
200058e6:	50ea      	str	r2, [r5, r3]
200058e8:	3304      	adds	r3, #4
200058ea:	1af2      	subs	r2, r6, r3
200058ec:	2a03      	cmp	r2, #3
200058ee:	d8f8      	bhi.n	200058e2 <memmove+0x92>
200058f0:	3e04      	subs	r6, #4
200058f2:	08b3      	lsrs	r3, r6, #2
200058f4:	1c5a      	adds	r2, r3, #1
200058f6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200058fa:	0092      	lsls	r2, r2, #2
200058fc:	4494      	add	ip, r2
200058fe:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20005902:	18ad      	adds	r5, r5, r2
20005904:	e7bb      	b.n	2000587e <memmove+0x2e>
20005906:	bf00      	nop

20005908 <memset>:
20005908:	2a03      	cmp	r2, #3
2000590a:	b2c9      	uxtb	r1, r1
2000590c:	b430      	push	{r4, r5}
2000590e:	d807      	bhi.n	20005920 <memset+0x18>
20005910:	b122      	cbz	r2, 2000591c <memset+0x14>
20005912:	2300      	movs	r3, #0
20005914:	54c1      	strb	r1, [r0, r3]
20005916:	3301      	adds	r3, #1
20005918:	4293      	cmp	r3, r2
2000591a:	d1fb      	bne.n	20005914 <memset+0xc>
2000591c:	bc30      	pop	{r4, r5}
2000591e:	4770      	bx	lr
20005920:	eb00 0c02 	add.w	ip, r0, r2
20005924:	4603      	mov	r3, r0
20005926:	e001      	b.n	2000592c <memset+0x24>
20005928:	f803 1c01 	strb.w	r1, [r3, #-1]
2000592c:	f003 0403 	and.w	r4, r3, #3
20005930:	461a      	mov	r2, r3
20005932:	3301      	adds	r3, #1
20005934:	2c00      	cmp	r4, #0
20005936:	d1f7      	bne.n	20005928 <memset+0x20>
20005938:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
2000593c:	ebc2 040c 	rsb	r4, r2, ip
20005940:	fb03 f301 	mul.w	r3, r3, r1
20005944:	e01f      	b.n	20005986 <memset+0x7e>
20005946:	f842 3c40 	str.w	r3, [r2, #-64]
2000594a:	f842 3c3c 	str.w	r3, [r2, #-60]
2000594e:	f842 3c38 	str.w	r3, [r2, #-56]
20005952:	f842 3c34 	str.w	r3, [r2, #-52]
20005956:	f842 3c30 	str.w	r3, [r2, #-48]
2000595a:	f842 3c2c 	str.w	r3, [r2, #-44]
2000595e:	f842 3c28 	str.w	r3, [r2, #-40]
20005962:	f842 3c24 	str.w	r3, [r2, #-36]
20005966:	f842 3c20 	str.w	r3, [r2, #-32]
2000596a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000596e:	f842 3c18 	str.w	r3, [r2, #-24]
20005972:	f842 3c14 	str.w	r3, [r2, #-20]
20005976:	f842 3c10 	str.w	r3, [r2, #-16]
2000597a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000597e:	f842 3c08 	str.w	r3, [r2, #-8]
20005982:	f842 3c04 	str.w	r3, [r2, #-4]
20005986:	4615      	mov	r5, r2
20005988:	3240      	adds	r2, #64	; 0x40
2000598a:	2c3f      	cmp	r4, #63	; 0x3f
2000598c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20005990:	dcd9      	bgt.n	20005946 <memset+0x3e>
20005992:	462a      	mov	r2, r5
20005994:	ebc5 040c 	rsb	r4, r5, ip
20005998:	e007      	b.n	200059aa <memset+0xa2>
2000599a:	f842 3c10 	str.w	r3, [r2, #-16]
2000599e:	f842 3c0c 	str.w	r3, [r2, #-12]
200059a2:	f842 3c08 	str.w	r3, [r2, #-8]
200059a6:	f842 3c04 	str.w	r3, [r2, #-4]
200059aa:	4615      	mov	r5, r2
200059ac:	3210      	adds	r2, #16
200059ae:	2c0f      	cmp	r4, #15
200059b0:	f1a4 0410 	sub.w	r4, r4, #16
200059b4:	dcf1      	bgt.n	2000599a <memset+0x92>
200059b6:	462a      	mov	r2, r5
200059b8:	ebc5 050c 	rsb	r5, r5, ip
200059bc:	e001      	b.n	200059c2 <memset+0xba>
200059be:	f842 3c04 	str.w	r3, [r2, #-4]
200059c2:	4614      	mov	r4, r2
200059c4:	3204      	adds	r2, #4
200059c6:	2d03      	cmp	r5, #3
200059c8:	f1a5 0504 	sub.w	r5, r5, #4
200059cc:	dcf7      	bgt.n	200059be <memset+0xb6>
200059ce:	e001      	b.n	200059d4 <memset+0xcc>
200059d0:	f804 1b01 	strb.w	r1, [r4], #1
200059d4:	4564      	cmp	r4, ip
200059d6:	d3fb      	bcc.n	200059d0 <memset+0xc8>
200059d8:	e7a0      	b.n	2000591c <memset+0x14>
200059da:	bf00      	nop

200059dc <__malloc_lock>:
200059dc:	4770      	bx	lr
200059de:	bf00      	nop

200059e0 <__malloc_unlock>:
200059e0:	4770      	bx	lr
200059e2:	bf00      	nop

200059e4 <__hi0bits>:
200059e4:	0c02      	lsrs	r2, r0, #16
200059e6:	4603      	mov	r3, r0
200059e8:	0412      	lsls	r2, r2, #16
200059ea:	b1b2      	cbz	r2, 20005a1a <__hi0bits+0x36>
200059ec:	2000      	movs	r0, #0
200059ee:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
200059f2:	d101      	bne.n	200059f8 <__hi0bits+0x14>
200059f4:	3008      	adds	r0, #8
200059f6:	021b      	lsls	r3, r3, #8
200059f8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
200059fc:	d101      	bne.n	20005a02 <__hi0bits+0x1e>
200059fe:	3004      	adds	r0, #4
20005a00:	011b      	lsls	r3, r3, #4
20005a02:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20005a06:	d101      	bne.n	20005a0c <__hi0bits+0x28>
20005a08:	3002      	adds	r0, #2
20005a0a:	009b      	lsls	r3, r3, #2
20005a0c:	2b00      	cmp	r3, #0
20005a0e:	db03      	blt.n	20005a18 <__hi0bits+0x34>
20005a10:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20005a14:	d004      	beq.n	20005a20 <__hi0bits+0x3c>
20005a16:	3001      	adds	r0, #1
20005a18:	4770      	bx	lr
20005a1a:	0403      	lsls	r3, r0, #16
20005a1c:	2010      	movs	r0, #16
20005a1e:	e7e6      	b.n	200059ee <__hi0bits+0xa>
20005a20:	2020      	movs	r0, #32
20005a22:	4770      	bx	lr

20005a24 <__lo0bits>:
20005a24:	6803      	ldr	r3, [r0, #0]
20005a26:	4602      	mov	r2, r0
20005a28:	f013 0007 	ands.w	r0, r3, #7
20005a2c:	d009      	beq.n	20005a42 <__lo0bits+0x1e>
20005a2e:	f013 0f01 	tst.w	r3, #1
20005a32:	d121      	bne.n	20005a78 <__lo0bits+0x54>
20005a34:	f013 0f02 	tst.w	r3, #2
20005a38:	d122      	bne.n	20005a80 <__lo0bits+0x5c>
20005a3a:	089b      	lsrs	r3, r3, #2
20005a3c:	2002      	movs	r0, #2
20005a3e:	6013      	str	r3, [r2, #0]
20005a40:	4770      	bx	lr
20005a42:	b299      	uxth	r1, r3
20005a44:	b909      	cbnz	r1, 20005a4a <__lo0bits+0x26>
20005a46:	0c1b      	lsrs	r3, r3, #16
20005a48:	2010      	movs	r0, #16
20005a4a:	f013 0fff 	tst.w	r3, #255	; 0xff
20005a4e:	d101      	bne.n	20005a54 <__lo0bits+0x30>
20005a50:	3008      	adds	r0, #8
20005a52:	0a1b      	lsrs	r3, r3, #8
20005a54:	f013 0f0f 	tst.w	r3, #15
20005a58:	d101      	bne.n	20005a5e <__lo0bits+0x3a>
20005a5a:	3004      	adds	r0, #4
20005a5c:	091b      	lsrs	r3, r3, #4
20005a5e:	f013 0f03 	tst.w	r3, #3
20005a62:	d101      	bne.n	20005a68 <__lo0bits+0x44>
20005a64:	3002      	adds	r0, #2
20005a66:	089b      	lsrs	r3, r3, #2
20005a68:	f013 0f01 	tst.w	r3, #1
20005a6c:	d102      	bne.n	20005a74 <__lo0bits+0x50>
20005a6e:	085b      	lsrs	r3, r3, #1
20005a70:	d004      	beq.n	20005a7c <__lo0bits+0x58>
20005a72:	3001      	adds	r0, #1
20005a74:	6013      	str	r3, [r2, #0]
20005a76:	4770      	bx	lr
20005a78:	2000      	movs	r0, #0
20005a7a:	4770      	bx	lr
20005a7c:	2020      	movs	r0, #32
20005a7e:	4770      	bx	lr
20005a80:	085b      	lsrs	r3, r3, #1
20005a82:	2001      	movs	r0, #1
20005a84:	6013      	str	r3, [r2, #0]
20005a86:	4770      	bx	lr

20005a88 <__mcmp>:
20005a88:	4603      	mov	r3, r0
20005a8a:	690a      	ldr	r2, [r1, #16]
20005a8c:	6900      	ldr	r0, [r0, #16]
20005a8e:	b410      	push	{r4}
20005a90:	1a80      	subs	r0, r0, r2
20005a92:	d111      	bne.n	20005ab8 <__mcmp+0x30>
20005a94:	3204      	adds	r2, #4
20005a96:	f103 0c14 	add.w	ip, r3, #20
20005a9a:	0092      	lsls	r2, r2, #2
20005a9c:	189b      	adds	r3, r3, r2
20005a9e:	1889      	adds	r1, r1, r2
20005aa0:	3104      	adds	r1, #4
20005aa2:	3304      	adds	r3, #4
20005aa4:	f853 4c04 	ldr.w	r4, [r3, #-4]
20005aa8:	3b04      	subs	r3, #4
20005aaa:	f851 2c04 	ldr.w	r2, [r1, #-4]
20005aae:	3904      	subs	r1, #4
20005ab0:	4294      	cmp	r4, r2
20005ab2:	d103      	bne.n	20005abc <__mcmp+0x34>
20005ab4:	459c      	cmp	ip, r3
20005ab6:	d3f5      	bcc.n	20005aa4 <__mcmp+0x1c>
20005ab8:	bc10      	pop	{r4}
20005aba:	4770      	bx	lr
20005abc:	bf38      	it	cc
20005abe:	f04f 30ff 	movcc.w	r0, #4294967295
20005ac2:	d3f9      	bcc.n	20005ab8 <__mcmp+0x30>
20005ac4:	2001      	movs	r0, #1
20005ac6:	e7f7      	b.n	20005ab8 <__mcmp+0x30>

20005ac8 <__ulp>:
20005ac8:	f240 0300 	movw	r3, #0
20005acc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005ad0:	ea01 0303 	and.w	r3, r1, r3
20005ad4:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20005ad8:	2b00      	cmp	r3, #0
20005ada:	dd02      	ble.n	20005ae2 <__ulp+0x1a>
20005adc:	4619      	mov	r1, r3
20005ade:	2000      	movs	r0, #0
20005ae0:	4770      	bx	lr
20005ae2:	425b      	negs	r3, r3
20005ae4:	151b      	asrs	r3, r3, #20
20005ae6:	2b13      	cmp	r3, #19
20005ae8:	dd0e      	ble.n	20005b08 <__ulp+0x40>
20005aea:	3b14      	subs	r3, #20
20005aec:	2b1e      	cmp	r3, #30
20005aee:	dd03      	ble.n	20005af8 <__ulp+0x30>
20005af0:	2301      	movs	r3, #1
20005af2:	2100      	movs	r1, #0
20005af4:	4618      	mov	r0, r3
20005af6:	4770      	bx	lr
20005af8:	2201      	movs	r2, #1
20005afa:	f1c3 031f 	rsb	r3, r3, #31
20005afe:	2100      	movs	r1, #0
20005b00:	fa12 f303 	lsls.w	r3, r2, r3
20005b04:	4618      	mov	r0, r3
20005b06:	4770      	bx	lr
20005b08:	f44f 2200 	mov.w	r2, #524288	; 0x80000
20005b0c:	2000      	movs	r0, #0
20005b0e:	fa52 f103 	asrs.w	r1, r2, r3
20005b12:	4770      	bx	lr

20005b14 <__b2d>:
20005b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20005b18:	6904      	ldr	r4, [r0, #16]
20005b1a:	f100 0614 	add.w	r6, r0, #20
20005b1e:	460f      	mov	r7, r1
20005b20:	3404      	adds	r4, #4
20005b22:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20005b26:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20005b2a:	46a0      	mov	r8, r4
20005b2c:	4628      	mov	r0, r5
20005b2e:	f7ff ff59 	bl	200059e4 <__hi0bits>
20005b32:	280a      	cmp	r0, #10
20005b34:	f1c0 0320 	rsb	r3, r0, #32
20005b38:	603b      	str	r3, [r7, #0]
20005b3a:	dc14      	bgt.n	20005b66 <__b2d+0x52>
20005b3c:	42a6      	cmp	r6, r4
20005b3e:	f1c0 030b 	rsb	r3, r0, #11
20005b42:	d237      	bcs.n	20005bb4 <__b2d+0xa0>
20005b44:	f854 1c04 	ldr.w	r1, [r4, #-4]
20005b48:	40d9      	lsrs	r1, r3
20005b4a:	fa25 fc03 	lsr.w	ip, r5, r3
20005b4e:	3015      	adds	r0, #21
20005b50:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20005b54:	4085      	lsls	r5, r0
20005b56:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
20005b5a:	ea41 0205 	orr.w	r2, r1, r5
20005b5e:	4610      	mov	r0, r2
20005b60:	4619      	mov	r1, r3
20005b62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005b66:	42a6      	cmp	r6, r4
20005b68:	d320      	bcc.n	20005bac <__b2d+0x98>
20005b6a:	2100      	movs	r1, #0
20005b6c:	380b      	subs	r0, #11
20005b6e:	bf02      	ittt	eq
20005b70:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
20005b74:	460a      	moveq	r2, r1
20005b76:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
20005b7a:	d0f0      	beq.n	20005b5e <__b2d+0x4a>
20005b7c:	42b4      	cmp	r4, r6
20005b7e:	f1c0 0320 	rsb	r3, r0, #32
20005b82:	d919      	bls.n	20005bb8 <__b2d+0xa4>
20005b84:	f854 4c04 	ldr.w	r4, [r4, #-4]
20005b88:	40dc      	lsrs	r4, r3
20005b8a:	4085      	lsls	r5, r0
20005b8c:	fa21 fc03 	lsr.w	ip, r1, r3
20005b90:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
20005b94:	fa11 f000 	lsls.w	r0, r1, r0
20005b98:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
20005b9c:	ea44 0200 	orr.w	r2, r4, r0
20005ba0:	ea45 030c 	orr.w	r3, r5, ip
20005ba4:	4610      	mov	r0, r2
20005ba6:	4619      	mov	r1, r3
20005ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20005bac:	f854 1c04 	ldr.w	r1, [r4, #-4]
20005bb0:	3c04      	subs	r4, #4
20005bb2:	e7db      	b.n	20005b6c <__b2d+0x58>
20005bb4:	2100      	movs	r1, #0
20005bb6:	e7c8      	b.n	20005b4a <__b2d+0x36>
20005bb8:	2400      	movs	r4, #0
20005bba:	e7e6      	b.n	20005b8a <__b2d+0x76>

20005bbc <__ratio>:
20005bbc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
20005bc0:	b083      	sub	sp, #12
20005bc2:	460e      	mov	r6, r1
20005bc4:	a901      	add	r1, sp, #4
20005bc6:	4607      	mov	r7, r0
20005bc8:	f7ff ffa4 	bl	20005b14 <__b2d>
20005bcc:	460d      	mov	r5, r1
20005bce:	4604      	mov	r4, r0
20005bd0:	4669      	mov	r1, sp
20005bd2:	4630      	mov	r0, r6
20005bd4:	f7ff ff9e 	bl	20005b14 <__b2d>
20005bd8:	f8dd c004 	ldr.w	ip, [sp, #4]
20005bdc:	46a9      	mov	r9, r5
20005bde:	46a0      	mov	r8, r4
20005be0:	460b      	mov	r3, r1
20005be2:	4602      	mov	r2, r0
20005be4:	6931      	ldr	r1, [r6, #16]
20005be6:	4616      	mov	r6, r2
20005be8:	6938      	ldr	r0, [r7, #16]
20005bea:	461f      	mov	r7, r3
20005bec:	1a40      	subs	r0, r0, r1
20005bee:	9900      	ldr	r1, [sp, #0]
20005bf0:	ebc1 010c 	rsb	r1, r1, ip
20005bf4:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20005bf8:	2900      	cmp	r1, #0
20005bfa:	bfc9      	itett	gt
20005bfc:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20005c00:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20005c04:	4624      	movgt	r4, r4
20005c06:	464d      	movgt	r5, r9
20005c08:	bfdc      	itt	le
20005c0a:	4612      	movle	r2, r2
20005c0c:	463b      	movle	r3, r7
20005c0e:	4620      	mov	r0, r4
20005c10:	4629      	mov	r1, r5
20005c12:	f001 fe29 	bl	20007868 <__aeabi_ddiv>
20005c16:	b003      	add	sp, #12
20005c18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

20005c1c <_mprec_log10>:
20005c1c:	2817      	cmp	r0, #23
20005c1e:	b510      	push	{r4, lr}
20005c20:	4604      	mov	r4, r0
20005c22:	dd0e      	ble.n	20005c42 <_mprec_log10+0x26>
20005c24:	f240 0100 	movw	r1, #0
20005c28:	2000      	movs	r0, #0
20005c2a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20005c2e:	f240 0300 	movw	r3, #0
20005c32:	2200      	movs	r2, #0
20005c34:	f2c4 0324 	movt	r3, #16420	; 0x4024
20005c38:	f001 fcec 	bl	20007614 <__aeabi_dmul>
20005c3c:	3c01      	subs	r4, #1
20005c3e:	d1f6      	bne.n	20005c2e <_mprec_log10+0x12>
20005c40:	bd10      	pop	{r4, pc}
20005c42:	f248 5300 	movw	r3, #34048	; 0x8500
20005c46:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005c4a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
20005c4e:	e9d3 0100 	ldrd	r0, r1, [r3]
20005c52:	bd10      	pop	{r4, pc}

20005c54 <__copybits>:
20005c54:	6913      	ldr	r3, [r2, #16]
20005c56:	3901      	subs	r1, #1
20005c58:	f102 0c14 	add.w	ip, r2, #20
20005c5c:	b410      	push	{r4}
20005c5e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20005c62:	114c      	asrs	r4, r1, #5
20005c64:	3214      	adds	r2, #20
20005c66:	3401      	adds	r4, #1
20005c68:	4594      	cmp	ip, r2
20005c6a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
20005c6e:	d20f      	bcs.n	20005c90 <__copybits+0x3c>
20005c70:	2300      	movs	r3, #0
20005c72:	f85c 1003 	ldr.w	r1, [ip, r3]
20005c76:	50c1      	str	r1, [r0, r3]
20005c78:	3304      	adds	r3, #4
20005c7a:	eb03 010c 	add.w	r1, r3, ip
20005c7e:	428a      	cmp	r2, r1
20005c80:	d8f7      	bhi.n	20005c72 <__copybits+0x1e>
20005c82:	ea6f 0c0c 	mvn.w	ip, ip
20005c86:	4462      	add	r2, ip
20005c88:	f022 0203 	bic.w	r2, r2, #3
20005c8c:	3204      	adds	r2, #4
20005c8e:	1880      	adds	r0, r0, r2
20005c90:	4284      	cmp	r4, r0
20005c92:	d904      	bls.n	20005c9e <__copybits+0x4a>
20005c94:	2300      	movs	r3, #0
20005c96:	f840 3b04 	str.w	r3, [r0], #4
20005c9a:	4284      	cmp	r4, r0
20005c9c:	d8fb      	bhi.n	20005c96 <__copybits+0x42>
20005c9e:	bc10      	pop	{r4}
20005ca0:	4770      	bx	lr
20005ca2:	bf00      	nop

20005ca4 <__any_on>:
20005ca4:	6902      	ldr	r2, [r0, #16]
20005ca6:	114b      	asrs	r3, r1, #5
20005ca8:	429a      	cmp	r2, r3
20005caa:	db10      	blt.n	20005cce <__any_on+0x2a>
20005cac:	dd0e      	ble.n	20005ccc <__any_on+0x28>
20005cae:	f011 011f 	ands.w	r1, r1, #31
20005cb2:	d00b      	beq.n	20005ccc <__any_on+0x28>
20005cb4:	461a      	mov	r2, r3
20005cb6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
20005cba:	695b      	ldr	r3, [r3, #20]
20005cbc:	fa23 fc01 	lsr.w	ip, r3, r1
20005cc0:	fa0c f101 	lsl.w	r1, ip, r1
20005cc4:	4299      	cmp	r1, r3
20005cc6:	d002      	beq.n	20005cce <__any_on+0x2a>
20005cc8:	2001      	movs	r0, #1
20005cca:	4770      	bx	lr
20005ccc:	461a      	mov	r2, r3
20005cce:	3204      	adds	r2, #4
20005cd0:	f100 0114 	add.w	r1, r0, #20
20005cd4:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20005cd8:	f103 0c04 	add.w	ip, r3, #4
20005cdc:	4561      	cmp	r1, ip
20005cde:	d20b      	bcs.n	20005cf8 <__any_on+0x54>
20005ce0:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20005ce4:	2a00      	cmp	r2, #0
20005ce6:	d1ef      	bne.n	20005cc8 <__any_on+0x24>
20005ce8:	4299      	cmp	r1, r3
20005cea:	d205      	bcs.n	20005cf8 <__any_on+0x54>
20005cec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20005cf0:	2a00      	cmp	r2, #0
20005cf2:	d1e9      	bne.n	20005cc8 <__any_on+0x24>
20005cf4:	4299      	cmp	r1, r3
20005cf6:	d3f9      	bcc.n	20005cec <__any_on+0x48>
20005cf8:	2000      	movs	r0, #0
20005cfa:	4770      	bx	lr

20005cfc <_Bfree>:
20005cfc:	b530      	push	{r4, r5, lr}
20005cfe:	6a45      	ldr	r5, [r0, #36]	; 0x24
20005d00:	b083      	sub	sp, #12
20005d02:	4604      	mov	r4, r0
20005d04:	b155      	cbz	r5, 20005d1c <_Bfree+0x20>
20005d06:	b139      	cbz	r1, 20005d18 <_Bfree+0x1c>
20005d08:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005d0a:	684a      	ldr	r2, [r1, #4]
20005d0c:	68db      	ldr	r3, [r3, #12]
20005d0e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20005d12:	6008      	str	r0, [r1, #0]
20005d14:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20005d18:	b003      	add	sp, #12
20005d1a:	bd30      	pop	{r4, r5, pc}
20005d1c:	2010      	movs	r0, #16
20005d1e:	9101      	str	r1, [sp, #4]
20005d20:	f7ff fa82 	bl	20005228 <malloc>
20005d24:	9901      	ldr	r1, [sp, #4]
20005d26:	6260      	str	r0, [r4, #36]	; 0x24
20005d28:	60c5      	str	r5, [r0, #12]
20005d2a:	6045      	str	r5, [r0, #4]
20005d2c:	6085      	str	r5, [r0, #8]
20005d2e:	6005      	str	r5, [r0, #0]
20005d30:	e7e9      	b.n	20005d06 <_Bfree+0xa>
20005d32:	bf00      	nop

20005d34 <_Balloc>:
20005d34:	b570      	push	{r4, r5, r6, lr}
20005d36:	6a44      	ldr	r4, [r0, #36]	; 0x24
20005d38:	4606      	mov	r6, r0
20005d3a:	460d      	mov	r5, r1
20005d3c:	b164      	cbz	r4, 20005d58 <_Balloc+0x24>
20005d3e:	68e2      	ldr	r2, [r4, #12]
20005d40:	b1a2      	cbz	r2, 20005d6c <_Balloc+0x38>
20005d42:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20005d46:	b1eb      	cbz	r3, 20005d84 <_Balloc+0x50>
20005d48:	6819      	ldr	r1, [r3, #0]
20005d4a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
20005d4e:	2200      	movs	r2, #0
20005d50:	60da      	str	r2, [r3, #12]
20005d52:	611a      	str	r2, [r3, #16]
20005d54:	4618      	mov	r0, r3
20005d56:	bd70      	pop	{r4, r5, r6, pc}
20005d58:	2010      	movs	r0, #16
20005d5a:	f7ff fa65 	bl	20005228 <malloc>
20005d5e:	2300      	movs	r3, #0
20005d60:	4604      	mov	r4, r0
20005d62:	6270      	str	r0, [r6, #36]	; 0x24
20005d64:	60c3      	str	r3, [r0, #12]
20005d66:	6043      	str	r3, [r0, #4]
20005d68:	6083      	str	r3, [r0, #8]
20005d6a:	6003      	str	r3, [r0, #0]
20005d6c:	2210      	movs	r2, #16
20005d6e:	4630      	mov	r0, r6
20005d70:	2104      	movs	r1, #4
20005d72:	f000 fea9 	bl	20006ac8 <_calloc_r>
20005d76:	6a73      	ldr	r3, [r6, #36]	; 0x24
20005d78:	60e0      	str	r0, [r4, #12]
20005d7a:	68da      	ldr	r2, [r3, #12]
20005d7c:	2a00      	cmp	r2, #0
20005d7e:	d1e0      	bne.n	20005d42 <_Balloc+0xe>
20005d80:	4613      	mov	r3, r2
20005d82:	e7e7      	b.n	20005d54 <_Balloc+0x20>
20005d84:	2401      	movs	r4, #1
20005d86:	4630      	mov	r0, r6
20005d88:	4621      	mov	r1, r4
20005d8a:	40ac      	lsls	r4, r5
20005d8c:	1d62      	adds	r2, r4, #5
20005d8e:	0092      	lsls	r2, r2, #2
20005d90:	f000 fe9a 	bl	20006ac8 <_calloc_r>
20005d94:	4603      	mov	r3, r0
20005d96:	2800      	cmp	r0, #0
20005d98:	d0dc      	beq.n	20005d54 <_Balloc+0x20>
20005d9a:	6045      	str	r5, [r0, #4]
20005d9c:	6084      	str	r4, [r0, #8]
20005d9e:	e7d6      	b.n	20005d4e <_Balloc+0x1a>

20005da0 <__d2b>:
20005da0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20005da4:	b083      	sub	sp, #12
20005da6:	2101      	movs	r1, #1
20005da8:	461d      	mov	r5, r3
20005daa:	4614      	mov	r4, r2
20005dac:	9f0a      	ldr	r7, [sp, #40]	; 0x28
20005dae:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
20005db0:	f7ff ffc0 	bl	20005d34 <_Balloc>
20005db4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
20005db8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
20005dbc:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005dc0:	4615      	mov	r5, r2
20005dc2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
20005dc6:	9300      	str	r3, [sp, #0]
20005dc8:	bf1c      	itt	ne
20005dca:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
20005dce:	9300      	strne	r3, [sp, #0]
20005dd0:	4680      	mov	r8, r0
20005dd2:	2c00      	cmp	r4, #0
20005dd4:	d023      	beq.n	20005e1e <__d2b+0x7e>
20005dd6:	a802      	add	r0, sp, #8
20005dd8:	f840 4d04 	str.w	r4, [r0, #-4]!
20005ddc:	f7ff fe22 	bl	20005a24 <__lo0bits>
20005de0:	4603      	mov	r3, r0
20005de2:	2800      	cmp	r0, #0
20005de4:	d137      	bne.n	20005e56 <__d2b+0xb6>
20005de6:	9901      	ldr	r1, [sp, #4]
20005de8:	9a00      	ldr	r2, [sp, #0]
20005dea:	f8c8 1014 	str.w	r1, [r8, #20]
20005dee:	2a00      	cmp	r2, #0
20005df0:	bf14      	ite	ne
20005df2:	2402      	movne	r4, #2
20005df4:	2401      	moveq	r4, #1
20005df6:	f8c8 2018 	str.w	r2, [r8, #24]
20005dfa:	f8c8 4010 	str.w	r4, [r8, #16]
20005dfe:	f1ba 0f00 	cmp.w	sl, #0
20005e02:	d01b      	beq.n	20005e3c <__d2b+0x9c>
20005e04:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20005e08:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
20005e0c:	f1aa 0a03 	sub.w	sl, sl, #3
20005e10:	4453      	add	r3, sl
20005e12:	603b      	str	r3, [r7, #0]
20005e14:	6032      	str	r2, [r6, #0]
20005e16:	4640      	mov	r0, r8
20005e18:	b003      	add	sp, #12
20005e1a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
20005e1e:	4668      	mov	r0, sp
20005e20:	f7ff fe00 	bl	20005a24 <__lo0bits>
20005e24:	2301      	movs	r3, #1
20005e26:	461c      	mov	r4, r3
20005e28:	f8c8 3010 	str.w	r3, [r8, #16]
20005e2c:	9b00      	ldr	r3, [sp, #0]
20005e2e:	f8c8 3014 	str.w	r3, [r8, #20]
20005e32:	f100 0320 	add.w	r3, r0, #32
20005e36:	f1ba 0f00 	cmp.w	sl, #0
20005e3a:	d1e3      	bne.n	20005e04 <__d2b+0x64>
20005e3c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20005e40:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20005e44:	3b02      	subs	r3, #2
20005e46:	603b      	str	r3, [r7, #0]
20005e48:	6910      	ldr	r0, [r2, #16]
20005e4a:	f7ff fdcb 	bl	200059e4 <__hi0bits>
20005e4e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20005e52:	6030      	str	r0, [r6, #0]
20005e54:	e7df      	b.n	20005e16 <__d2b+0x76>
20005e56:	9a00      	ldr	r2, [sp, #0]
20005e58:	f1c0 0120 	rsb	r1, r0, #32
20005e5c:	fa12 f101 	lsls.w	r1, r2, r1
20005e60:	40c2      	lsrs	r2, r0
20005e62:	9801      	ldr	r0, [sp, #4]
20005e64:	4301      	orrs	r1, r0
20005e66:	f8c8 1014 	str.w	r1, [r8, #20]
20005e6a:	9200      	str	r2, [sp, #0]
20005e6c:	e7bf      	b.n	20005dee <__d2b+0x4e>
20005e6e:	bf00      	nop

20005e70 <__mdiff>:
20005e70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005e74:	6913      	ldr	r3, [r2, #16]
20005e76:	690f      	ldr	r7, [r1, #16]
20005e78:	460c      	mov	r4, r1
20005e7a:	4615      	mov	r5, r2
20005e7c:	1aff      	subs	r7, r7, r3
20005e7e:	2f00      	cmp	r7, #0
20005e80:	d04f      	beq.n	20005f22 <__mdiff+0xb2>
20005e82:	db6a      	blt.n	20005f5a <__mdiff+0xea>
20005e84:	2700      	movs	r7, #0
20005e86:	f101 0614 	add.w	r6, r1, #20
20005e8a:	6861      	ldr	r1, [r4, #4]
20005e8c:	f7ff ff52 	bl	20005d34 <_Balloc>
20005e90:	f8d5 8010 	ldr.w	r8, [r5, #16]
20005e94:	f8d4 c010 	ldr.w	ip, [r4, #16]
20005e98:	f105 0114 	add.w	r1, r5, #20
20005e9c:	2200      	movs	r2, #0
20005e9e:	eb05 0588 	add.w	r5, r5, r8, lsl #2
20005ea2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
20005ea6:	f105 0814 	add.w	r8, r5, #20
20005eaa:	3414      	adds	r4, #20
20005eac:	f100 0314 	add.w	r3, r0, #20
20005eb0:	60c7      	str	r7, [r0, #12]
20005eb2:	f851 7b04 	ldr.w	r7, [r1], #4
20005eb6:	f856 5b04 	ldr.w	r5, [r6], #4
20005eba:	46bb      	mov	fp, r7
20005ebc:	fa1f fa87 	uxth.w	sl, r7
20005ec0:	0c3f      	lsrs	r7, r7, #16
20005ec2:	fa1f f985 	uxth.w	r9, r5
20005ec6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
20005eca:	ebca 0a09 	rsb	sl, sl, r9
20005ece:	4452      	add	r2, sl
20005ed0:	eb07 4722 	add.w	r7, r7, r2, asr #16
20005ed4:	b292      	uxth	r2, r2
20005ed6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
20005eda:	f843 2b04 	str.w	r2, [r3], #4
20005ede:	143a      	asrs	r2, r7, #16
20005ee0:	4588      	cmp	r8, r1
20005ee2:	d8e6      	bhi.n	20005eb2 <__mdiff+0x42>
20005ee4:	42a6      	cmp	r6, r4
20005ee6:	d20e      	bcs.n	20005f06 <__mdiff+0x96>
20005ee8:	f856 1b04 	ldr.w	r1, [r6], #4
20005eec:	b28d      	uxth	r5, r1
20005eee:	0c09      	lsrs	r1, r1, #16
20005ef0:	1952      	adds	r2, r2, r5
20005ef2:	eb01 4122 	add.w	r1, r1, r2, asr #16
20005ef6:	b292      	uxth	r2, r2
20005ef8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
20005efc:	f843 2b04 	str.w	r2, [r3], #4
20005f00:	140a      	asrs	r2, r1, #16
20005f02:	42b4      	cmp	r4, r6
20005f04:	d8f0      	bhi.n	20005ee8 <__mdiff+0x78>
20005f06:	f853 2c04 	ldr.w	r2, [r3, #-4]
20005f0a:	b932      	cbnz	r2, 20005f1a <__mdiff+0xaa>
20005f0c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20005f10:	f10c 3cff 	add.w	ip, ip, #4294967295
20005f14:	3b04      	subs	r3, #4
20005f16:	2a00      	cmp	r2, #0
20005f18:	d0f8      	beq.n	20005f0c <__mdiff+0x9c>
20005f1a:	f8c0 c010 	str.w	ip, [r0, #16]
20005f1e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005f22:	3304      	adds	r3, #4
20005f24:	f101 0614 	add.w	r6, r1, #20
20005f28:	009b      	lsls	r3, r3, #2
20005f2a:	18d2      	adds	r2, r2, r3
20005f2c:	18cb      	adds	r3, r1, r3
20005f2e:	3304      	adds	r3, #4
20005f30:	3204      	adds	r2, #4
20005f32:	f853 cc04 	ldr.w	ip, [r3, #-4]
20005f36:	3b04      	subs	r3, #4
20005f38:	f852 1c04 	ldr.w	r1, [r2, #-4]
20005f3c:	3a04      	subs	r2, #4
20005f3e:	458c      	cmp	ip, r1
20005f40:	d10a      	bne.n	20005f58 <__mdiff+0xe8>
20005f42:	429e      	cmp	r6, r3
20005f44:	d3f5      	bcc.n	20005f32 <__mdiff+0xc2>
20005f46:	2100      	movs	r1, #0
20005f48:	f7ff fef4 	bl	20005d34 <_Balloc>
20005f4c:	2301      	movs	r3, #1
20005f4e:	6103      	str	r3, [r0, #16]
20005f50:	2300      	movs	r3, #0
20005f52:	6143      	str	r3, [r0, #20]
20005f54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005f58:	d297      	bcs.n	20005e8a <__mdiff+0x1a>
20005f5a:	4623      	mov	r3, r4
20005f5c:	462c      	mov	r4, r5
20005f5e:	2701      	movs	r7, #1
20005f60:	461d      	mov	r5, r3
20005f62:	f104 0614 	add.w	r6, r4, #20
20005f66:	e790      	b.n	20005e8a <__mdiff+0x1a>

20005f68 <__lshift>:
20005f68:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
20005f6c:	690d      	ldr	r5, [r1, #16]
20005f6e:	688b      	ldr	r3, [r1, #8]
20005f70:	1156      	asrs	r6, r2, #5
20005f72:	3501      	adds	r5, #1
20005f74:	460c      	mov	r4, r1
20005f76:	19ad      	adds	r5, r5, r6
20005f78:	4690      	mov	r8, r2
20005f7a:	429d      	cmp	r5, r3
20005f7c:	4682      	mov	sl, r0
20005f7e:	6849      	ldr	r1, [r1, #4]
20005f80:	dd03      	ble.n	20005f8a <__lshift+0x22>
20005f82:	005b      	lsls	r3, r3, #1
20005f84:	3101      	adds	r1, #1
20005f86:	429d      	cmp	r5, r3
20005f88:	dcfb      	bgt.n	20005f82 <__lshift+0x1a>
20005f8a:	4650      	mov	r0, sl
20005f8c:	f7ff fed2 	bl	20005d34 <_Balloc>
20005f90:	2e00      	cmp	r6, #0
20005f92:	4607      	mov	r7, r0
20005f94:	f100 0214 	add.w	r2, r0, #20
20005f98:	dd0a      	ble.n	20005fb0 <__lshift+0x48>
20005f9a:	2300      	movs	r3, #0
20005f9c:	4619      	mov	r1, r3
20005f9e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
20005fa2:	3301      	adds	r3, #1
20005fa4:	42b3      	cmp	r3, r6
20005fa6:	d1fa      	bne.n	20005f9e <__lshift+0x36>
20005fa8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
20005fac:	f103 0214 	add.w	r2, r3, #20
20005fb0:	6920      	ldr	r0, [r4, #16]
20005fb2:	f104 0314 	add.w	r3, r4, #20
20005fb6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
20005fba:	3014      	adds	r0, #20
20005fbc:	f018 081f 	ands.w	r8, r8, #31
20005fc0:	d01b      	beq.n	20005ffa <__lshift+0x92>
20005fc2:	f1c8 0e20 	rsb	lr, r8, #32
20005fc6:	2100      	movs	r1, #0
20005fc8:	681e      	ldr	r6, [r3, #0]
20005fca:	fa06 fc08 	lsl.w	ip, r6, r8
20005fce:	ea41 010c 	orr.w	r1, r1, ip
20005fd2:	f842 1b04 	str.w	r1, [r2], #4
20005fd6:	f853 1b04 	ldr.w	r1, [r3], #4
20005fda:	4298      	cmp	r0, r3
20005fdc:	fa21 f10e 	lsr.w	r1, r1, lr
20005fe0:	d8f2      	bhi.n	20005fc8 <__lshift+0x60>
20005fe2:	6011      	str	r1, [r2, #0]
20005fe4:	b101      	cbz	r1, 20005fe8 <__lshift+0x80>
20005fe6:	3501      	adds	r5, #1
20005fe8:	4650      	mov	r0, sl
20005fea:	3d01      	subs	r5, #1
20005fec:	4621      	mov	r1, r4
20005fee:	613d      	str	r5, [r7, #16]
20005ff0:	f7ff fe84 	bl	20005cfc <_Bfree>
20005ff4:	4638      	mov	r0, r7
20005ff6:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
20005ffa:	f853 1008 	ldr.w	r1, [r3, r8]
20005ffe:	f842 1008 	str.w	r1, [r2, r8]
20006002:	f108 0804 	add.w	r8, r8, #4
20006006:	eb08 0103 	add.w	r1, r8, r3
2000600a:	4288      	cmp	r0, r1
2000600c:	d9ec      	bls.n	20005fe8 <__lshift+0x80>
2000600e:	f853 1008 	ldr.w	r1, [r3, r8]
20006012:	f842 1008 	str.w	r1, [r2, r8]
20006016:	f108 0804 	add.w	r8, r8, #4
2000601a:	eb08 0103 	add.w	r1, r8, r3
2000601e:	4288      	cmp	r0, r1
20006020:	d8eb      	bhi.n	20005ffa <__lshift+0x92>
20006022:	e7e1      	b.n	20005fe8 <__lshift+0x80>

20006024 <__multiply>:
20006024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006028:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000602c:	6917      	ldr	r7, [r2, #16]
2000602e:	460d      	mov	r5, r1
20006030:	4616      	mov	r6, r2
20006032:	b087      	sub	sp, #28
20006034:	45b8      	cmp	r8, r7
20006036:	bfb5      	itete	lt
20006038:	4615      	movlt	r5, r2
2000603a:	463b      	movge	r3, r7
2000603c:	460b      	movlt	r3, r1
2000603e:	4647      	movge	r7, r8
20006040:	bfb4      	ite	lt
20006042:	461e      	movlt	r6, r3
20006044:	4698      	movge	r8, r3
20006046:	68ab      	ldr	r3, [r5, #8]
20006048:	eb08 0407 	add.w	r4, r8, r7
2000604c:	6869      	ldr	r1, [r5, #4]
2000604e:	429c      	cmp	r4, r3
20006050:	bfc8      	it	gt
20006052:	3101      	addgt	r1, #1
20006054:	f7ff fe6e 	bl	20005d34 <_Balloc>
20006058:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000605c:	f100 0b14 	add.w	fp, r0, #20
20006060:	3314      	adds	r3, #20
20006062:	9003      	str	r0, [sp, #12]
20006064:	459b      	cmp	fp, r3
20006066:	9304      	str	r3, [sp, #16]
20006068:	d206      	bcs.n	20006078 <__multiply+0x54>
2000606a:	9904      	ldr	r1, [sp, #16]
2000606c:	465b      	mov	r3, fp
2000606e:	2200      	movs	r2, #0
20006070:	f843 2b04 	str.w	r2, [r3], #4
20006074:	4299      	cmp	r1, r3
20006076:	d8fb      	bhi.n	20006070 <__multiply+0x4c>
20006078:	eb06 0888 	add.w	r8, r6, r8, lsl #2
2000607c:	f106 0914 	add.w	r9, r6, #20
20006080:	f108 0814 	add.w	r8, r8, #20
20006084:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
20006088:	3514      	adds	r5, #20
2000608a:	45c1      	cmp	r9, r8
2000608c:	f8cd 8004 	str.w	r8, [sp, #4]
20006090:	f10c 0c14 	add.w	ip, ip, #20
20006094:	9502      	str	r5, [sp, #8]
20006096:	d24b      	bcs.n	20006130 <__multiply+0x10c>
20006098:	f04f 0a00 	mov.w	sl, #0
2000609c:	9405      	str	r4, [sp, #20]
2000609e:	f859 400a 	ldr.w	r4, [r9, sl]
200060a2:	eb0a 080b 	add.w	r8, sl, fp
200060a6:	b2a0      	uxth	r0, r4
200060a8:	b1d8      	cbz	r0, 200060e2 <__multiply+0xbe>
200060aa:	9a02      	ldr	r2, [sp, #8]
200060ac:	4643      	mov	r3, r8
200060ae:	2400      	movs	r4, #0
200060b0:	f852 5b04 	ldr.w	r5, [r2], #4
200060b4:	6819      	ldr	r1, [r3, #0]
200060b6:	b2af      	uxth	r7, r5
200060b8:	0c2d      	lsrs	r5, r5, #16
200060ba:	b28e      	uxth	r6, r1
200060bc:	0c09      	lsrs	r1, r1, #16
200060be:	fb00 6607 	mla	r6, r0, r7, r6
200060c2:	fb00 1105 	mla	r1, r0, r5, r1
200060c6:	1936      	adds	r6, r6, r4
200060c8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200060cc:	b2b6      	uxth	r6, r6
200060ce:	0c0c      	lsrs	r4, r1, #16
200060d0:	4594      	cmp	ip, r2
200060d2:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
200060d6:	f843 6b04 	str.w	r6, [r3], #4
200060da:	d8e9      	bhi.n	200060b0 <__multiply+0x8c>
200060dc:	601c      	str	r4, [r3, #0]
200060de:	f859 400a 	ldr.w	r4, [r9, sl]
200060e2:	0c24      	lsrs	r4, r4, #16
200060e4:	d01c      	beq.n	20006120 <__multiply+0xfc>
200060e6:	f85b 200a 	ldr.w	r2, [fp, sl]
200060ea:	4641      	mov	r1, r8
200060ec:	9b02      	ldr	r3, [sp, #8]
200060ee:	2500      	movs	r5, #0
200060f0:	4610      	mov	r0, r2
200060f2:	881e      	ldrh	r6, [r3, #0]
200060f4:	b297      	uxth	r7, r2
200060f6:	fb06 5504 	mla	r5, r6, r4, r5
200060fa:	eb05 4510 	add.w	r5, r5, r0, lsr #16
200060fe:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20006102:	600f      	str	r7, [r1, #0]
20006104:	f851 0f04 	ldr.w	r0, [r1, #4]!
20006108:	f853 2b04 	ldr.w	r2, [r3], #4
2000610c:	b286      	uxth	r6, r0
2000610e:	0c12      	lsrs	r2, r2, #16
20006110:	fb02 6204 	mla	r2, r2, r4, r6
20006114:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20006118:	0c15      	lsrs	r5, r2, #16
2000611a:	459c      	cmp	ip, r3
2000611c:	d8e9      	bhi.n	200060f2 <__multiply+0xce>
2000611e:	600a      	str	r2, [r1, #0]
20006120:	f10a 0a04 	add.w	sl, sl, #4
20006124:	9a01      	ldr	r2, [sp, #4]
20006126:	eb0a 0309 	add.w	r3, sl, r9
2000612a:	429a      	cmp	r2, r3
2000612c:	d8b7      	bhi.n	2000609e <__multiply+0x7a>
2000612e:	9c05      	ldr	r4, [sp, #20]
20006130:	2c00      	cmp	r4, #0
20006132:	dd0b      	ble.n	2000614c <__multiply+0x128>
20006134:	9a04      	ldr	r2, [sp, #16]
20006136:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000613a:	b93b      	cbnz	r3, 2000614c <__multiply+0x128>
2000613c:	4613      	mov	r3, r2
2000613e:	e003      	b.n	20006148 <__multiply+0x124>
20006140:	f853 2c08 	ldr.w	r2, [r3, #-8]
20006144:	3b04      	subs	r3, #4
20006146:	b90a      	cbnz	r2, 2000614c <__multiply+0x128>
20006148:	3c01      	subs	r4, #1
2000614a:	d1f9      	bne.n	20006140 <__multiply+0x11c>
2000614c:	9b03      	ldr	r3, [sp, #12]
2000614e:	4618      	mov	r0, r3
20006150:	611c      	str	r4, [r3, #16]
20006152:	b007      	add	sp, #28
20006154:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20006158 <__i2b>:
20006158:	b510      	push	{r4, lr}
2000615a:	460c      	mov	r4, r1
2000615c:	2101      	movs	r1, #1
2000615e:	f7ff fde9 	bl	20005d34 <_Balloc>
20006162:	2201      	movs	r2, #1
20006164:	6144      	str	r4, [r0, #20]
20006166:	6102      	str	r2, [r0, #16]
20006168:	bd10      	pop	{r4, pc}
2000616a:	bf00      	nop

2000616c <__multadd>:
2000616c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
20006170:	460d      	mov	r5, r1
20006172:	2100      	movs	r1, #0
20006174:	4606      	mov	r6, r0
20006176:	692c      	ldr	r4, [r5, #16]
20006178:	b083      	sub	sp, #12
2000617a:	f105 0814 	add.w	r8, r5, #20
2000617e:	4608      	mov	r0, r1
20006180:	f858 7001 	ldr.w	r7, [r8, r1]
20006184:	3001      	adds	r0, #1
20006186:	fa1f fa87 	uxth.w	sl, r7
2000618a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
2000618e:	fb0a 3302 	mla	r3, sl, r2, r3
20006192:	fb0c fc02 	mul.w	ip, ip, r2
20006196:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
2000619a:	b29b      	uxth	r3, r3
2000619c:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200061a0:	f848 3001 	str.w	r3, [r8, r1]
200061a4:	3104      	adds	r1, #4
200061a6:	4284      	cmp	r4, r0
200061a8:	ea4f 431c 	mov.w	r3, ip, lsr #16
200061ac:	dce8      	bgt.n	20006180 <__multadd+0x14>
200061ae:	b13b      	cbz	r3, 200061c0 <__multadd+0x54>
200061b0:	68aa      	ldr	r2, [r5, #8]
200061b2:	4294      	cmp	r4, r2
200061b4:	da08      	bge.n	200061c8 <__multadd+0x5c>
200061b6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200061ba:	3401      	adds	r4, #1
200061bc:	612c      	str	r4, [r5, #16]
200061be:	6153      	str	r3, [r2, #20]
200061c0:	4628      	mov	r0, r5
200061c2:	b003      	add	sp, #12
200061c4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200061c8:	6869      	ldr	r1, [r5, #4]
200061ca:	4630      	mov	r0, r6
200061cc:	9301      	str	r3, [sp, #4]
200061ce:	3101      	adds	r1, #1
200061d0:	f7ff fdb0 	bl	20005d34 <_Balloc>
200061d4:	692a      	ldr	r2, [r5, #16]
200061d6:	f105 010c 	add.w	r1, r5, #12
200061da:	3202      	adds	r2, #2
200061dc:	0092      	lsls	r2, r2, #2
200061de:	4607      	mov	r7, r0
200061e0:	300c      	adds	r0, #12
200061e2:	f7fb ffa5 	bl	20002130 <memcpy>
200061e6:	4629      	mov	r1, r5
200061e8:	4630      	mov	r0, r6
200061ea:	463d      	mov	r5, r7
200061ec:	f7ff fd86 	bl	20005cfc <_Bfree>
200061f0:	9b01      	ldr	r3, [sp, #4]
200061f2:	e7e0      	b.n	200061b6 <__multadd+0x4a>

200061f4 <__pow5mult>:
200061f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200061f8:	4615      	mov	r5, r2
200061fa:	f012 0203 	ands.w	r2, r2, #3
200061fe:	4604      	mov	r4, r0
20006200:	4688      	mov	r8, r1
20006202:	d12c      	bne.n	2000625e <__pow5mult+0x6a>
20006204:	10ad      	asrs	r5, r5, #2
20006206:	d01e      	beq.n	20006246 <__pow5mult+0x52>
20006208:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000620a:	2e00      	cmp	r6, #0
2000620c:	d034      	beq.n	20006278 <__pow5mult+0x84>
2000620e:	68b7      	ldr	r7, [r6, #8]
20006210:	2f00      	cmp	r7, #0
20006212:	d03b      	beq.n	2000628c <__pow5mult+0x98>
20006214:	f015 0f01 	tst.w	r5, #1
20006218:	d108      	bne.n	2000622c <__pow5mult+0x38>
2000621a:	106d      	asrs	r5, r5, #1
2000621c:	d013      	beq.n	20006246 <__pow5mult+0x52>
2000621e:	683e      	ldr	r6, [r7, #0]
20006220:	b1a6      	cbz	r6, 2000624c <__pow5mult+0x58>
20006222:	4630      	mov	r0, r6
20006224:	4607      	mov	r7, r0
20006226:	f015 0f01 	tst.w	r5, #1
2000622a:	d0f6      	beq.n	2000621a <__pow5mult+0x26>
2000622c:	4641      	mov	r1, r8
2000622e:	463a      	mov	r2, r7
20006230:	4620      	mov	r0, r4
20006232:	f7ff fef7 	bl	20006024 <__multiply>
20006236:	4641      	mov	r1, r8
20006238:	4606      	mov	r6, r0
2000623a:	4620      	mov	r0, r4
2000623c:	f7ff fd5e 	bl	20005cfc <_Bfree>
20006240:	106d      	asrs	r5, r5, #1
20006242:	46b0      	mov	r8, r6
20006244:	d1eb      	bne.n	2000621e <__pow5mult+0x2a>
20006246:	4640      	mov	r0, r8
20006248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000624c:	4639      	mov	r1, r7
2000624e:	463a      	mov	r2, r7
20006250:	4620      	mov	r0, r4
20006252:	f7ff fee7 	bl	20006024 <__multiply>
20006256:	6038      	str	r0, [r7, #0]
20006258:	4607      	mov	r7, r0
2000625a:	6006      	str	r6, [r0, #0]
2000625c:	e7e3      	b.n	20006226 <__pow5mult+0x32>
2000625e:	f248 5c00 	movw	ip, #34048	; 0x8500
20006262:	2300      	movs	r3, #0
20006264:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20006268:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000626c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
20006270:	f7ff ff7c 	bl	2000616c <__multadd>
20006274:	4680      	mov	r8, r0
20006276:	e7c5      	b.n	20006204 <__pow5mult+0x10>
20006278:	2010      	movs	r0, #16
2000627a:	f7fe ffd5 	bl	20005228 <malloc>
2000627e:	2300      	movs	r3, #0
20006280:	4606      	mov	r6, r0
20006282:	6260      	str	r0, [r4, #36]	; 0x24
20006284:	60c3      	str	r3, [r0, #12]
20006286:	6043      	str	r3, [r0, #4]
20006288:	6083      	str	r3, [r0, #8]
2000628a:	6003      	str	r3, [r0, #0]
2000628c:	4620      	mov	r0, r4
2000628e:	f240 2171 	movw	r1, #625	; 0x271
20006292:	f7ff ff61 	bl	20006158 <__i2b>
20006296:	2300      	movs	r3, #0
20006298:	60b0      	str	r0, [r6, #8]
2000629a:	4607      	mov	r7, r0
2000629c:	6003      	str	r3, [r0, #0]
2000629e:	e7b9      	b.n	20006214 <__pow5mult+0x20>

200062a0 <__s2b>:
200062a0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200062a4:	461e      	mov	r6, r3
200062a6:	f648 6339 	movw	r3, #36409	; 0x8e39
200062aa:	f106 0c08 	add.w	ip, r6, #8
200062ae:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200062b2:	4688      	mov	r8, r1
200062b4:	4605      	mov	r5, r0
200062b6:	4617      	mov	r7, r2
200062b8:	fb83 130c 	smull	r1, r3, r3, ip
200062bc:	ea4f 7cec 	mov.w	ip, ip, asr #31
200062c0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200062c4:	f1bc 0f01 	cmp.w	ip, #1
200062c8:	dd35      	ble.n	20006336 <__s2b+0x96>
200062ca:	2100      	movs	r1, #0
200062cc:	2201      	movs	r2, #1
200062ce:	0052      	lsls	r2, r2, #1
200062d0:	3101      	adds	r1, #1
200062d2:	4594      	cmp	ip, r2
200062d4:	dcfb      	bgt.n	200062ce <__s2b+0x2e>
200062d6:	4628      	mov	r0, r5
200062d8:	f7ff fd2c 	bl	20005d34 <_Balloc>
200062dc:	9b08      	ldr	r3, [sp, #32]
200062de:	6143      	str	r3, [r0, #20]
200062e0:	2301      	movs	r3, #1
200062e2:	2f09      	cmp	r7, #9
200062e4:	6103      	str	r3, [r0, #16]
200062e6:	dd22      	ble.n	2000632e <__s2b+0x8e>
200062e8:	f108 0a09 	add.w	sl, r8, #9
200062ec:	2409      	movs	r4, #9
200062ee:	f818 3004 	ldrb.w	r3, [r8, r4]
200062f2:	4601      	mov	r1, r0
200062f4:	220a      	movs	r2, #10
200062f6:	3401      	adds	r4, #1
200062f8:	3b30      	subs	r3, #48	; 0x30
200062fa:	4628      	mov	r0, r5
200062fc:	f7ff ff36 	bl	2000616c <__multadd>
20006300:	42a7      	cmp	r7, r4
20006302:	dcf4      	bgt.n	200062ee <__s2b+0x4e>
20006304:	eb0a 0807 	add.w	r8, sl, r7
20006308:	f1a8 0808 	sub.w	r8, r8, #8
2000630c:	42be      	cmp	r6, r7
2000630e:	dd0c      	ble.n	2000632a <__s2b+0x8a>
20006310:	2400      	movs	r4, #0
20006312:	f818 3004 	ldrb.w	r3, [r8, r4]
20006316:	4601      	mov	r1, r0
20006318:	3401      	adds	r4, #1
2000631a:	220a      	movs	r2, #10
2000631c:	3b30      	subs	r3, #48	; 0x30
2000631e:	4628      	mov	r0, r5
20006320:	f7ff ff24 	bl	2000616c <__multadd>
20006324:	19e3      	adds	r3, r4, r7
20006326:	429e      	cmp	r6, r3
20006328:	dcf3      	bgt.n	20006312 <__s2b+0x72>
2000632a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000632e:	f108 080a 	add.w	r8, r8, #10
20006332:	2709      	movs	r7, #9
20006334:	e7ea      	b.n	2000630c <__s2b+0x6c>
20006336:	2100      	movs	r1, #0
20006338:	e7cd      	b.n	200062d6 <__s2b+0x36>
2000633a:	bf00      	nop

2000633c <_realloc_r>:
2000633c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20006340:	4691      	mov	r9, r2
20006342:	b083      	sub	sp, #12
20006344:	4607      	mov	r7, r0
20006346:	460e      	mov	r6, r1
20006348:	2900      	cmp	r1, #0
2000634a:	f000 813a 	beq.w	200065c2 <_realloc_r+0x286>
2000634e:	f1a1 0808 	sub.w	r8, r1, #8
20006352:	f109 040b 	add.w	r4, r9, #11
20006356:	f7ff fb41 	bl	200059dc <__malloc_lock>
2000635a:	2c16      	cmp	r4, #22
2000635c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006360:	460b      	mov	r3, r1
20006362:	f200 80a0 	bhi.w	200064a6 <_realloc_r+0x16a>
20006366:	2210      	movs	r2, #16
20006368:	2500      	movs	r5, #0
2000636a:	4614      	mov	r4, r2
2000636c:	454c      	cmp	r4, r9
2000636e:	bf38      	it	cc
20006370:	f045 0501 	orrcc.w	r5, r5, #1
20006374:	2d00      	cmp	r5, #0
20006376:	f040 812a 	bne.w	200065ce <_realloc_r+0x292>
2000637a:	f021 0a03 	bic.w	sl, r1, #3
2000637e:	4592      	cmp	sl, r2
20006380:	bfa2      	ittt	ge
20006382:	4640      	movge	r0, r8
20006384:	4655      	movge	r5, sl
20006386:	f108 0808 	addge.w	r8, r8, #8
2000638a:	da75      	bge.n	20006478 <_realloc_r+0x13c>
2000638c:	f248 7378 	movw	r3, #34680	; 0x8778
20006390:	eb08 000a 	add.w	r0, r8, sl
20006394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006398:	f8d3 e008 	ldr.w	lr, [r3, #8]
2000639c:	4586      	cmp	lr, r0
2000639e:	f000 811a 	beq.w	200065d6 <_realloc_r+0x29a>
200063a2:	f8d0 c004 	ldr.w	ip, [r0, #4]
200063a6:	f02c 0b01 	bic.w	fp, ip, #1
200063aa:	4483      	add	fp, r0
200063ac:	f8db b004 	ldr.w	fp, [fp, #4]
200063b0:	f01b 0f01 	tst.w	fp, #1
200063b4:	d07c      	beq.n	200064b0 <_realloc_r+0x174>
200063b6:	46ac      	mov	ip, r5
200063b8:	4628      	mov	r0, r5
200063ba:	f011 0f01 	tst.w	r1, #1
200063be:	f040 809b 	bne.w	200064f8 <_realloc_r+0x1bc>
200063c2:	f856 1c08 	ldr.w	r1, [r6, #-8]
200063c6:	ebc1 0b08 	rsb	fp, r1, r8
200063ca:	f8db 5004 	ldr.w	r5, [fp, #4]
200063ce:	f025 0503 	bic.w	r5, r5, #3
200063d2:	2800      	cmp	r0, #0
200063d4:	f000 80dd 	beq.w	20006592 <_realloc_r+0x256>
200063d8:	4570      	cmp	r0, lr
200063da:	f000 811f 	beq.w	2000661c <_realloc_r+0x2e0>
200063de:	eb05 030a 	add.w	r3, r5, sl
200063e2:	eb0c 0503 	add.w	r5, ip, r3
200063e6:	4295      	cmp	r5, r2
200063e8:	bfb8      	it	lt
200063ea:	461d      	movlt	r5, r3
200063ec:	f2c0 80d2 	blt.w	20006594 <_realloc_r+0x258>
200063f0:	6881      	ldr	r1, [r0, #8]
200063f2:	465b      	mov	r3, fp
200063f4:	68c0      	ldr	r0, [r0, #12]
200063f6:	f1aa 0204 	sub.w	r2, sl, #4
200063fa:	2a24      	cmp	r2, #36	; 0x24
200063fc:	6081      	str	r1, [r0, #8]
200063fe:	60c8      	str	r0, [r1, #12]
20006400:	f853 1f08 	ldr.w	r1, [r3, #8]!
20006404:	f8db 000c 	ldr.w	r0, [fp, #12]
20006408:	6081      	str	r1, [r0, #8]
2000640a:	60c8      	str	r0, [r1, #12]
2000640c:	f200 80d0 	bhi.w	200065b0 <_realloc_r+0x274>
20006410:	2a13      	cmp	r2, #19
20006412:	469c      	mov	ip, r3
20006414:	d921      	bls.n	2000645a <_realloc_r+0x11e>
20006416:	4631      	mov	r1, r6
20006418:	f10b 0c10 	add.w	ip, fp, #16
2000641c:	f851 0b04 	ldr.w	r0, [r1], #4
20006420:	f8cb 0008 	str.w	r0, [fp, #8]
20006424:	6870      	ldr	r0, [r6, #4]
20006426:	1d0e      	adds	r6, r1, #4
20006428:	2a1b      	cmp	r2, #27
2000642a:	f8cb 000c 	str.w	r0, [fp, #12]
2000642e:	d914      	bls.n	2000645a <_realloc_r+0x11e>
20006430:	6848      	ldr	r0, [r1, #4]
20006432:	1d31      	adds	r1, r6, #4
20006434:	f10b 0c18 	add.w	ip, fp, #24
20006438:	f8cb 0010 	str.w	r0, [fp, #16]
2000643c:	6870      	ldr	r0, [r6, #4]
2000643e:	1d0e      	adds	r6, r1, #4
20006440:	2a24      	cmp	r2, #36	; 0x24
20006442:	f8cb 0014 	str.w	r0, [fp, #20]
20006446:	d108      	bne.n	2000645a <_realloc_r+0x11e>
20006448:	684a      	ldr	r2, [r1, #4]
2000644a:	f10b 0c20 	add.w	ip, fp, #32
2000644e:	f8cb 2018 	str.w	r2, [fp, #24]
20006452:	6872      	ldr	r2, [r6, #4]
20006454:	3608      	adds	r6, #8
20006456:	f8cb 201c 	str.w	r2, [fp, #28]
2000645a:	4631      	mov	r1, r6
2000645c:	4698      	mov	r8, r3
2000645e:	4662      	mov	r2, ip
20006460:	4658      	mov	r0, fp
20006462:	f851 3b04 	ldr.w	r3, [r1], #4
20006466:	f842 3b04 	str.w	r3, [r2], #4
2000646a:	6873      	ldr	r3, [r6, #4]
2000646c:	f8cc 3004 	str.w	r3, [ip, #4]
20006470:	684b      	ldr	r3, [r1, #4]
20006472:	6053      	str	r3, [r2, #4]
20006474:	f8db 3004 	ldr.w	r3, [fp, #4]
20006478:	ebc4 0c05 	rsb	ip, r4, r5
2000647c:	f1bc 0f0f 	cmp.w	ip, #15
20006480:	d826      	bhi.n	200064d0 <_realloc_r+0x194>
20006482:	1942      	adds	r2, r0, r5
20006484:	f003 0301 	and.w	r3, r3, #1
20006488:	ea43 0505 	orr.w	r5, r3, r5
2000648c:	6045      	str	r5, [r0, #4]
2000648e:	6853      	ldr	r3, [r2, #4]
20006490:	f043 0301 	orr.w	r3, r3, #1
20006494:	6053      	str	r3, [r2, #4]
20006496:	4638      	mov	r0, r7
20006498:	4645      	mov	r5, r8
2000649a:	f7ff faa1 	bl	200059e0 <__malloc_unlock>
2000649e:	4628      	mov	r0, r5
200064a0:	b003      	add	sp, #12
200064a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200064a6:	f024 0407 	bic.w	r4, r4, #7
200064aa:	4622      	mov	r2, r4
200064ac:	0fe5      	lsrs	r5, r4, #31
200064ae:	e75d      	b.n	2000636c <_realloc_r+0x30>
200064b0:	f02c 0c03 	bic.w	ip, ip, #3
200064b4:	eb0c 050a 	add.w	r5, ip, sl
200064b8:	4295      	cmp	r5, r2
200064ba:	f6ff af7e 	blt.w	200063ba <_realloc_r+0x7e>
200064be:	6882      	ldr	r2, [r0, #8]
200064c0:	460b      	mov	r3, r1
200064c2:	68c1      	ldr	r1, [r0, #12]
200064c4:	4640      	mov	r0, r8
200064c6:	f108 0808 	add.w	r8, r8, #8
200064ca:	608a      	str	r2, [r1, #8]
200064cc:	60d1      	str	r1, [r2, #12]
200064ce:	e7d3      	b.n	20006478 <_realloc_r+0x13c>
200064d0:	1901      	adds	r1, r0, r4
200064d2:	f003 0301 	and.w	r3, r3, #1
200064d6:	eb01 020c 	add.w	r2, r1, ip
200064da:	ea43 0404 	orr.w	r4, r3, r4
200064de:	f04c 0301 	orr.w	r3, ip, #1
200064e2:	6044      	str	r4, [r0, #4]
200064e4:	604b      	str	r3, [r1, #4]
200064e6:	4638      	mov	r0, r7
200064e8:	6853      	ldr	r3, [r2, #4]
200064ea:	3108      	adds	r1, #8
200064ec:	f043 0301 	orr.w	r3, r3, #1
200064f0:	6053      	str	r3, [r2, #4]
200064f2:	f7fe fb8d 	bl	20004c10 <_free_r>
200064f6:	e7ce      	b.n	20006496 <_realloc_r+0x15a>
200064f8:	4649      	mov	r1, r9
200064fa:	4638      	mov	r0, r7
200064fc:	f7fe fe9c 	bl	20005238 <_malloc_r>
20006500:	4605      	mov	r5, r0
20006502:	2800      	cmp	r0, #0
20006504:	d041      	beq.n	2000658a <_realloc_r+0x24e>
20006506:	f8d8 3004 	ldr.w	r3, [r8, #4]
2000650a:	f1a0 0208 	sub.w	r2, r0, #8
2000650e:	f023 0101 	bic.w	r1, r3, #1
20006512:	4441      	add	r1, r8
20006514:	428a      	cmp	r2, r1
20006516:	f000 80d7 	beq.w	200066c8 <_realloc_r+0x38c>
2000651a:	f1aa 0204 	sub.w	r2, sl, #4
2000651e:	4631      	mov	r1, r6
20006520:	2a24      	cmp	r2, #36	; 0x24
20006522:	d878      	bhi.n	20006616 <_realloc_r+0x2da>
20006524:	2a13      	cmp	r2, #19
20006526:	4603      	mov	r3, r0
20006528:	d921      	bls.n	2000656e <_realloc_r+0x232>
2000652a:	4634      	mov	r4, r6
2000652c:	f854 3b04 	ldr.w	r3, [r4], #4
20006530:	1d21      	adds	r1, r4, #4
20006532:	f840 3b04 	str.w	r3, [r0], #4
20006536:	1d03      	adds	r3, r0, #4
20006538:	f8d6 c004 	ldr.w	ip, [r6, #4]
2000653c:	2a1b      	cmp	r2, #27
2000653e:	f8c5 c004 	str.w	ip, [r5, #4]
20006542:	d914      	bls.n	2000656e <_realloc_r+0x232>
20006544:	f8d4 e004 	ldr.w	lr, [r4, #4]
20006548:	1d1c      	adds	r4, r3, #4
2000654a:	f101 0c04 	add.w	ip, r1, #4
2000654e:	f8c0 e004 	str.w	lr, [r0, #4]
20006552:	6848      	ldr	r0, [r1, #4]
20006554:	f10c 0104 	add.w	r1, ip, #4
20006558:	6058      	str	r0, [r3, #4]
2000655a:	1d23      	adds	r3, r4, #4
2000655c:	2a24      	cmp	r2, #36	; 0x24
2000655e:	d106      	bne.n	2000656e <_realloc_r+0x232>
20006560:	f8dc 2004 	ldr.w	r2, [ip, #4]
20006564:	6062      	str	r2, [r4, #4]
20006566:	684a      	ldr	r2, [r1, #4]
20006568:	3108      	adds	r1, #8
2000656a:	605a      	str	r2, [r3, #4]
2000656c:	3308      	adds	r3, #8
2000656e:	4608      	mov	r0, r1
20006570:	461a      	mov	r2, r3
20006572:	f850 4b04 	ldr.w	r4, [r0], #4
20006576:	f842 4b04 	str.w	r4, [r2], #4
2000657a:	6849      	ldr	r1, [r1, #4]
2000657c:	6059      	str	r1, [r3, #4]
2000657e:	6843      	ldr	r3, [r0, #4]
20006580:	6053      	str	r3, [r2, #4]
20006582:	4631      	mov	r1, r6
20006584:	4638      	mov	r0, r7
20006586:	f7fe fb43 	bl	20004c10 <_free_r>
2000658a:	4638      	mov	r0, r7
2000658c:	f7ff fa28 	bl	200059e0 <__malloc_unlock>
20006590:	e785      	b.n	2000649e <_realloc_r+0x162>
20006592:	4455      	add	r5, sl
20006594:	4295      	cmp	r5, r2
20006596:	dbaf      	blt.n	200064f8 <_realloc_r+0x1bc>
20006598:	465b      	mov	r3, fp
2000659a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000659e:	f1aa 0204 	sub.w	r2, sl, #4
200065a2:	f853 1f08 	ldr.w	r1, [r3, #8]!
200065a6:	2a24      	cmp	r2, #36	; 0x24
200065a8:	6081      	str	r1, [r0, #8]
200065aa:	60c8      	str	r0, [r1, #12]
200065ac:	f67f af30 	bls.w	20006410 <_realloc_r+0xd4>
200065b0:	4618      	mov	r0, r3
200065b2:	4631      	mov	r1, r6
200065b4:	4698      	mov	r8, r3
200065b6:	f7ff f94b 	bl	20005850 <memmove>
200065ba:	4658      	mov	r0, fp
200065bc:	f8db 3004 	ldr.w	r3, [fp, #4]
200065c0:	e75a      	b.n	20006478 <_realloc_r+0x13c>
200065c2:	4611      	mov	r1, r2
200065c4:	b003      	add	sp, #12
200065c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200065ca:	f7fe be35 	b.w	20005238 <_malloc_r>
200065ce:	230c      	movs	r3, #12
200065d0:	2500      	movs	r5, #0
200065d2:	603b      	str	r3, [r7, #0]
200065d4:	e763      	b.n	2000649e <_realloc_r+0x162>
200065d6:	f8de 5004 	ldr.w	r5, [lr, #4]
200065da:	f104 0b10 	add.w	fp, r4, #16
200065de:	f025 0c03 	bic.w	ip, r5, #3
200065e2:	eb0c 000a 	add.w	r0, ip, sl
200065e6:	4558      	cmp	r0, fp
200065e8:	bfb8      	it	lt
200065ea:	4670      	movlt	r0, lr
200065ec:	f6ff aee5 	blt.w	200063ba <_realloc_r+0x7e>
200065f0:	eb08 0204 	add.w	r2, r8, r4
200065f4:	1b01      	subs	r1, r0, r4
200065f6:	f041 0101 	orr.w	r1, r1, #1
200065fa:	609a      	str	r2, [r3, #8]
200065fc:	6051      	str	r1, [r2, #4]
200065fe:	4638      	mov	r0, r7
20006600:	f8d8 1004 	ldr.w	r1, [r8, #4]
20006604:	4635      	mov	r5, r6
20006606:	f001 0301 	and.w	r3, r1, #1
2000660a:	431c      	orrs	r4, r3
2000660c:	f8c8 4004 	str.w	r4, [r8, #4]
20006610:	f7ff f9e6 	bl	200059e0 <__malloc_unlock>
20006614:	e743      	b.n	2000649e <_realloc_r+0x162>
20006616:	f7ff f91b 	bl	20005850 <memmove>
2000661a:	e7b2      	b.n	20006582 <_realloc_r+0x246>
2000661c:	4455      	add	r5, sl
2000661e:	f104 0110 	add.w	r1, r4, #16
20006622:	44ac      	add	ip, r5
20006624:	458c      	cmp	ip, r1
20006626:	dbb5      	blt.n	20006594 <_realloc_r+0x258>
20006628:	465d      	mov	r5, fp
2000662a:	f8db 000c 	ldr.w	r0, [fp, #12]
2000662e:	f1aa 0204 	sub.w	r2, sl, #4
20006632:	f855 1f08 	ldr.w	r1, [r5, #8]!
20006636:	2a24      	cmp	r2, #36	; 0x24
20006638:	6081      	str	r1, [r0, #8]
2000663a:	60c8      	str	r0, [r1, #12]
2000663c:	d84c      	bhi.n	200066d8 <_realloc_r+0x39c>
2000663e:	2a13      	cmp	r2, #19
20006640:	4628      	mov	r0, r5
20006642:	d924      	bls.n	2000668e <_realloc_r+0x352>
20006644:	4631      	mov	r1, r6
20006646:	f10b 0010 	add.w	r0, fp, #16
2000664a:	f851 eb04 	ldr.w	lr, [r1], #4
2000664e:	f8cb e008 	str.w	lr, [fp, #8]
20006652:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006656:	1d0e      	adds	r6, r1, #4
20006658:	2a1b      	cmp	r2, #27
2000665a:	f8cb e00c 	str.w	lr, [fp, #12]
2000665e:	d916      	bls.n	2000668e <_realloc_r+0x352>
20006660:	f8d1 e004 	ldr.w	lr, [r1, #4]
20006664:	1d31      	adds	r1, r6, #4
20006666:	f10b 0018 	add.w	r0, fp, #24
2000666a:	f8cb e010 	str.w	lr, [fp, #16]
2000666e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20006672:	1d0e      	adds	r6, r1, #4
20006674:	2a24      	cmp	r2, #36	; 0x24
20006676:	f8cb e014 	str.w	lr, [fp, #20]
2000667a:	d108      	bne.n	2000668e <_realloc_r+0x352>
2000667c:	684a      	ldr	r2, [r1, #4]
2000667e:	f10b 0020 	add.w	r0, fp, #32
20006682:	f8cb 2018 	str.w	r2, [fp, #24]
20006686:	6872      	ldr	r2, [r6, #4]
20006688:	3608      	adds	r6, #8
2000668a:	f8cb 201c 	str.w	r2, [fp, #28]
2000668e:	4631      	mov	r1, r6
20006690:	4602      	mov	r2, r0
20006692:	f851 eb04 	ldr.w	lr, [r1], #4
20006696:	f842 eb04 	str.w	lr, [r2], #4
2000669a:	6876      	ldr	r6, [r6, #4]
2000669c:	6046      	str	r6, [r0, #4]
2000669e:	6849      	ldr	r1, [r1, #4]
200066a0:	6051      	str	r1, [r2, #4]
200066a2:	eb0b 0204 	add.w	r2, fp, r4
200066a6:	ebc4 010c 	rsb	r1, r4, ip
200066aa:	f041 0101 	orr.w	r1, r1, #1
200066ae:	609a      	str	r2, [r3, #8]
200066b0:	6051      	str	r1, [r2, #4]
200066b2:	4638      	mov	r0, r7
200066b4:	f8db 1004 	ldr.w	r1, [fp, #4]
200066b8:	f001 0301 	and.w	r3, r1, #1
200066bc:	431c      	orrs	r4, r3
200066be:	f8cb 4004 	str.w	r4, [fp, #4]
200066c2:	f7ff f98d 	bl	200059e0 <__malloc_unlock>
200066c6:	e6ea      	b.n	2000649e <_realloc_r+0x162>
200066c8:	6855      	ldr	r5, [r2, #4]
200066ca:	4640      	mov	r0, r8
200066cc:	f108 0808 	add.w	r8, r8, #8
200066d0:	f025 0503 	bic.w	r5, r5, #3
200066d4:	4455      	add	r5, sl
200066d6:	e6cf      	b.n	20006478 <_realloc_r+0x13c>
200066d8:	4631      	mov	r1, r6
200066da:	4628      	mov	r0, r5
200066dc:	9300      	str	r3, [sp, #0]
200066de:	f8cd c004 	str.w	ip, [sp, #4]
200066e2:	f7ff f8b5 	bl	20005850 <memmove>
200066e6:	f8dd c004 	ldr.w	ip, [sp, #4]
200066ea:	9b00      	ldr	r3, [sp, #0]
200066ec:	e7d9      	b.n	200066a2 <_realloc_r+0x366>
200066ee:	bf00      	nop

200066f0 <__isinfd>:
200066f0:	4602      	mov	r2, r0
200066f2:	4240      	negs	r0, r0
200066f4:	ea40 0302 	orr.w	r3, r0, r2
200066f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200066fc:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20006700:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20006704:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20006708:	4258      	negs	r0, r3
2000670a:	ea40 0303 	orr.w	r3, r0, r3
2000670e:	17d8      	asrs	r0, r3, #31
20006710:	3001      	adds	r0, #1
20006712:	4770      	bx	lr

20006714 <__isnand>:
20006714:	4602      	mov	r2, r0
20006716:	4240      	negs	r0, r0
20006718:	4310      	orrs	r0, r2
2000671a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000671e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20006722:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20006726:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
2000672a:	0fc0      	lsrs	r0, r0, #31
2000672c:	4770      	bx	lr
2000672e:	bf00      	nop

20006730 <_sbrk_r>:
20006730:	b538      	push	{r3, r4, r5, lr}
20006732:	f648 4430 	movw	r4, #35888	; 0x8c30
20006736:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000673a:	4605      	mov	r5, r0
2000673c:	4608      	mov	r0, r1
2000673e:	2300      	movs	r3, #0
20006740:	6023      	str	r3, [r4, #0]
20006742:	f7fb fc95 	bl	20002070 <_sbrk>
20006746:	f1b0 3fff 	cmp.w	r0, #4294967295
2000674a:	d000      	beq.n	2000674e <_sbrk_r+0x1e>
2000674c:	bd38      	pop	{r3, r4, r5, pc}
2000674e:	6823      	ldr	r3, [r4, #0]
20006750:	2b00      	cmp	r3, #0
20006752:	d0fb      	beq.n	2000674c <_sbrk_r+0x1c>
20006754:	602b      	str	r3, [r5, #0]
20006756:	bd38      	pop	{r3, r4, r5, pc}

20006758 <__sclose>:
20006758:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000675c:	f000 b9e2 	b.w	20006b24 <_close_r>

20006760 <__sseek>:
20006760:	b510      	push	{r4, lr}
20006762:	460c      	mov	r4, r1
20006764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006768:	f000 fb12 	bl	20006d90 <_lseek_r>
2000676c:	89a3      	ldrh	r3, [r4, #12]
2000676e:	f1b0 3fff 	cmp.w	r0, #4294967295
20006772:	bf15      	itete	ne
20006774:	6560      	strne	r0, [r4, #84]	; 0x54
20006776:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
2000677a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
2000677e:	81a3      	strheq	r3, [r4, #12]
20006780:	bf18      	it	ne
20006782:	81a3      	strhne	r3, [r4, #12]
20006784:	bd10      	pop	{r4, pc}
20006786:	bf00      	nop

20006788 <__swrite>:
20006788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000678c:	461d      	mov	r5, r3
2000678e:	898b      	ldrh	r3, [r1, #12]
20006790:	460c      	mov	r4, r1
20006792:	4616      	mov	r6, r2
20006794:	4607      	mov	r7, r0
20006796:	f413 7f80 	tst.w	r3, #256	; 0x100
2000679a:	d006      	beq.n	200067aa <__swrite+0x22>
2000679c:	2302      	movs	r3, #2
2000679e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200067a2:	2200      	movs	r2, #0
200067a4:	f000 faf4 	bl	20006d90 <_lseek_r>
200067a8:	89a3      	ldrh	r3, [r4, #12]
200067aa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200067ae:	4638      	mov	r0, r7
200067b0:	81a3      	strh	r3, [r4, #12]
200067b2:	4632      	mov	r2, r6
200067b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
200067b8:	462b      	mov	r3, r5
200067ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200067be:	f7fb bc33 	b.w	20002028 <_write_r>
200067c2:	bf00      	nop

200067c4 <__sread>:
200067c4:	b510      	push	{r4, lr}
200067c6:	460c      	mov	r4, r1
200067c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200067cc:	f000 fb64 	bl	20006e98 <_read_r>
200067d0:	2800      	cmp	r0, #0
200067d2:	db03      	blt.n	200067dc <__sread+0x18>
200067d4:	6d63      	ldr	r3, [r4, #84]	; 0x54
200067d6:	181b      	adds	r3, r3, r0
200067d8:	6563      	str	r3, [r4, #84]	; 0x54
200067da:	bd10      	pop	{r4, pc}
200067dc:	89a3      	ldrh	r3, [r4, #12]
200067de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200067e2:	81a3      	strh	r3, [r4, #12]
200067e4:	bd10      	pop	{r4, pc}
200067e6:	bf00      	nop

200067e8 <strcmp>:
200067e8:	ea80 0201 	eor.w	r2, r0, r1
200067ec:	f012 0f03 	tst.w	r2, #3
200067f0:	d13a      	bne.n	20006868 <strcmp_unaligned>
200067f2:	f010 0203 	ands.w	r2, r0, #3
200067f6:	f020 0003 	bic.w	r0, r0, #3
200067fa:	f021 0103 	bic.w	r1, r1, #3
200067fe:	f850 cb04 	ldr.w	ip, [r0], #4
20006802:	bf08      	it	eq
20006804:	f851 3b04 	ldreq.w	r3, [r1], #4
20006808:	d00d      	beq.n	20006826 <strcmp+0x3e>
2000680a:	f082 0203 	eor.w	r2, r2, #3
2000680e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20006812:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20006816:	fa23 f202 	lsr.w	r2, r3, r2
2000681a:	f851 3b04 	ldr.w	r3, [r1], #4
2000681e:	ea4c 0c02 	orr.w	ip, ip, r2
20006822:	ea43 0302 	orr.w	r3, r3, r2
20006826:	bf00      	nop
20006828:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
2000682c:	459c      	cmp	ip, r3
2000682e:	bf01      	itttt	eq
20006830:	ea22 020c 	biceq.w	r2, r2, ip
20006834:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20006838:	f850 cb04 	ldreq.w	ip, [r0], #4
2000683c:	f851 3b04 	ldreq.w	r3, [r1], #4
20006840:	d0f2      	beq.n	20006828 <strcmp+0x40>
20006842:	ea4f 600c 	mov.w	r0, ip, lsl #24
20006846:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
2000684a:	2801      	cmp	r0, #1
2000684c:	bf28      	it	cs
2000684e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20006852:	bf08      	it	eq
20006854:	0a1b      	lsreq	r3, r3, #8
20006856:	d0f4      	beq.n	20006842 <strcmp+0x5a>
20006858:	f003 03ff 	and.w	r3, r3, #255	; 0xff
2000685c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20006860:	eba0 0003 	sub.w	r0, r0, r3
20006864:	4770      	bx	lr
20006866:	bf00      	nop

20006868 <strcmp_unaligned>:
20006868:	f010 0f03 	tst.w	r0, #3
2000686c:	d00a      	beq.n	20006884 <strcmp_unaligned+0x1c>
2000686e:	f810 2b01 	ldrb.w	r2, [r0], #1
20006872:	f811 3b01 	ldrb.w	r3, [r1], #1
20006876:	2a01      	cmp	r2, #1
20006878:	bf28      	it	cs
2000687a:	429a      	cmpcs	r2, r3
2000687c:	d0f4      	beq.n	20006868 <strcmp_unaligned>
2000687e:	eba2 0003 	sub.w	r0, r2, r3
20006882:	4770      	bx	lr
20006884:	f84d 5d04 	str.w	r5, [sp, #-4]!
20006888:	f84d 4d04 	str.w	r4, [sp, #-4]!
2000688c:	f04f 0201 	mov.w	r2, #1
20006890:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20006894:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20006898:	f001 0c03 	and.w	ip, r1, #3
2000689c:	f021 0103 	bic.w	r1, r1, #3
200068a0:	f850 4b04 	ldr.w	r4, [r0], #4
200068a4:	f851 5b04 	ldr.w	r5, [r1], #4
200068a8:	f1bc 0f02 	cmp.w	ip, #2
200068ac:	d026      	beq.n	200068fc <strcmp_unaligned+0x94>
200068ae:	d84b      	bhi.n	20006948 <strcmp_unaligned+0xe0>
200068b0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
200068b4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
200068b8:	eba4 0302 	sub.w	r3, r4, r2
200068bc:	ea23 0304 	bic.w	r3, r3, r4
200068c0:	d10d      	bne.n	200068de <strcmp_unaligned+0x76>
200068c2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
200068c6:	bf08      	it	eq
200068c8:	f851 5b04 	ldreq.w	r5, [r1], #4
200068cc:	d10a      	bne.n	200068e4 <strcmp_unaligned+0x7c>
200068ce:	ea8c 0c04 	eor.w	ip, ip, r4
200068d2:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
200068d6:	d10c      	bne.n	200068f2 <strcmp_unaligned+0x8a>
200068d8:	f850 4b04 	ldr.w	r4, [r0], #4
200068dc:	e7e8      	b.n	200068b0 <strcmp_unaligned+0x48>
200068de:	ea4f 2515 	mov.w	r5, r5, lsr #8
200068e2:	e05c      	b.n	2000699e <strcmp_unaligned+0x136>
200068e4:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
200068e8:	d152      	bne.n	20006990 <strcmp_unaligned+0x128>
200068ea:	780d      	ldrb	r5, [r1, #0]
200068ec:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200068f0:	e055      	b.n	2000699e <strcmp_unaligned+0x136>
200068f2:	ea4f 6c14 	mov.w	ip, r4, lsr #24
200068f6:	f005 05ff 	and.w	r5, r5, #255	; 0xff
200068fa:	e050      	b.n	2000699e <strcmp_unaligned+0x136>
200068fc:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20006900:	eba4 0302 	sub.w	r3, r4, r2
20006904:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20006908:	ea23 0304 	bic.w	r3, r3, r4
2000690c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20006910:	d117      	bne.n	20006942 <strcmp_unaligned+0xda>
20006912:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20006916:	bf08      	it	eq
20006918:	f851 5b04 	ldreq.w	r5, [r1], #4
2000691c:	d107      	bne.n	2000692e <strcmp_unaligned+0xc6>
2000691e:	ea8c 0c04 	eor.w	ip, ip, r4
20006922:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20006926:	d108      	bne.n	2000693a <strcmp_unaligned+0xd2>
20006928:	f850 4b04 	ldr.w	r4, [r0], #4
2000692c:	e7e6      	b.n	200068fc <strcmp_unaligned+0x94>
2000692e:	041b      	lsls	r3, r3, #16
20006930:	d12e      	bne.n	20006990 <strcmp_unaligned+0x128>
20006932:	880d      	ldrh	r5, [r1, #0]
20006934:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006938:	e031      	b.n	2000699e <strcmp_unaligned+0x136>
2000693a:	ea4f 4505 	mov.w	r5, r5, lsl #16
2000693e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20006942:	ea4f 4515 	mov.w	r5, r5, lsr #16
20006946:	e02a      	b.n	2000699e <strcmp_unaligned+0x136>
20006948:	f004 0cff 	and.w	ip, r4, #255	; 0xff
2000694c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20006950:	eba4 0302 	sub.w	r3, r4, r2
20006954:	ea23 0304 	bic.w	r3, r3, r4
20006958:	d10d      	bne.n	20006976 <strcmp_unaligned+0x10e>
2000695a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
2000695e:	bf08      	it	eq
20006960:	f851 5b04 	ldreq.w	r5, [r1], #4
20006964:	d10a      	bne.n	2000697c <strcmp_unaligned+0x114>
20006966:	ea8c 0c04 	eor.w	ip, ip, r4
2000696a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
2000696e:	d10a      	bne.n	20006986 <strcmp_unaligned+0x11e>
20006970:	f850 4b04 	ldr.w	r4, [r0], #4
20006974:	e7e8      	b.n	20006948 <strcmp_unaligned+0xe0>
20006976:	ea4f 6515 	mov.w	r5, r5, lsr #24
2000697a:	e010      	b.n	2000699e <strcmp_unaligned+0x136>
2000697c:	f014 0fff 	tst.w	r4, #255	; 0xff
20006980:	d006      	beq.n	20006990 <strcmp_unaligned+0x128>
20006982:	f851 5b04 	ldr.w	r5, [r1], #4
20006986:	ea4f 2c14 	mov.w	ip, r4, lsr #8
2000698a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
2000698e:	e006      	b.n	2000699e <strcmp_unaligned+0x136>
20006990:	f04f 0000 	mov.w	r0, #0
20006994:	f85d 4b04 	ldr.w	r4, [sp], #4
20006998:	f85d 5b04 	ldr.w	r5, [sp], #4
2000699c:	4770      	bx	lr
2000699e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
200069a2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
200069a6:	2801      	cmp	r0, #1
200069a8:	bf28      	it	cs
200069aa:	4290      	cmpcs	r0, r2
200069ac:	bf04      	itt	eq
200069ae:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
200069b2:	0a2d      	lsreq	r5, r5, #8
200069b4:	d0f3      	beq.n	2000699e <strcmp_unaligned+0x136>
200069b6:	eba2 0000 	sub.w	r0, r2, r0
200069ba:	f85d 4b04 	ldr.w	r4, [sp], #4
200069be:	f85d 5b04 	ldr.w	r5, [sp], #4
200069c2:	4770      	bx	lr

200069c4 <__swsetup_r>:
200069c4:	b570      	push	{r4, r5, r6, lr}
200069c6:	f248 6574 	movw	r5, #34420	; 0x8674
200069ca:	f2c2 0500 	movt	r5, #8192	; 0x2000
200069ce:	4606      	mov	r6, r0
200069d0:	460c      	mov	r4, r1
200069d2:	6828      	ldr	r0, [r5, #0]
200069d4:	b110      	cbz	r0, 200069dc <__swsetup_r+0x18>
200069d6:	6983      	ldr	r3, [r0, #24]
200069d8:	2b00      	cmp	r3, #0
200069da:	d036      	beq.n	20006a4a <__swsetup_r+0x86>
200069dc:	f248 435c 	movw	r3, #33884	; 0x845c
200069e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069e4:	429c      	cmp	r4, r3
200069e6:	d038      	beq.n	20006a5a <__swsetup_r+0x96>
200069e8:	f248 437c 	movw	r3, #33916	; 0x847c
200069ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069f0:	429c      	cmp	r4, r3
200069f2:	d041      	beq.n	20006a78 <__swsetup_r+0xb4>
200069f4:	f248 439c 	movw	r3, #33948	; 0x849c
200069f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200069fc:	429c      	cmp	r4, r3
200069fe:	bf04      	itt	eq
20006a00:	682b      	ldreq	r3, [r5, #0]
20006a02:	68dc      	ldreq	r4, [r3, #12]
20006a04:	89a2      	ldrh	r2, [r4, #12]
20006a06:	4611      	mov	r1, r2
20006a08:	b293      	uxth	r3, r2
20006a0a:	f013 0f08 	tst.w	r3, #8
20006a0e:	4618      	mov	r0, r3
20006a10:	bf18      	it	ne
20006a12:	6922      	ldrne	r2, [r4, #16]
20006a14:	d033      	beq.n	20006a7e <__swsetup_r+0xba>
20006a16:	b31a      	cbz	r2, 20006a60 <__swsetup_r+0x9c>
20006a18:	f013 0101 	ands.w	r1, r3, #1
20006a1c:	d007      	beq.n	20006a2e <__swsetup_r+0x6a>
20006a1e:	6963      	ldr	r3, [r4, #20]
20006a20:	2100      	movs	r1, #0
20006a22:	60a1      	str	r1, [r4, #8]
20006a24:	425b      	negs	r3, r3
20006a26:	61a3      	str	r3, [r4, #24]
20006a28:	b142      	cbz	r2, 20006a3c <__swsetup_r+0x78>
20006a2a:	2000      	movs	r0, #0
20006a2c:	bd70      	pop	{r4, r5, r6, pc}
20006a2e:	f013 0f02 	tst.w	r3, #2
20006a32:	bf08      	it	eq
20006a34:	6961      	ldreq	r1, [r4, #20]
20006a36:	60a1      	str	r1, [r4, #8]
20006a38:	2a00      	cmp	r2, #0
20006a3a:	d1f6      	bne.n	20006a2a <__swsetup_r+0x66>
20006a3c:	89a3      	ldrh	r3, [r4, #12]
20006a3e:	f013 0f80 	tst.w	r3, #128	; 0x80
20006a42:	d0f2      	beq.n	20006a2a <__swsetup_r+0x66>
20006a44:	f04f 30ff 	mov.w	r0, #4294967295
20006a48:	bd70      	pop	{r4, r5, r6, pc}
20006a4a:	f7fe f85d 	bl	20004b08 <__sinit>
20006a4e:	f248 435c 	movw	r3, #33884	; 0x845c
20006a52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006a56:	429c      	cmp	r4, r3
20006a58:	d1c6      	bne.n	200069e8 <__swsetup_r+0x24>
20006a5a:	682b      	ldr	r3, [r5, #0]
20006a5c:	685c      	ldr	r4, [r3, #4]
20006a5e:	e7d1      	b.n	20006a04 <__swsetup_r+0x40>
20006a60:	f403 7120 	and.w	r1, r3, #640	; 0x280
20006a64:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20006a68:	d0d6      	beq.n	20006a18 <__swsetup_r+0x54>
20006a6a:	4630      	mov	r0, r6
20006a6c:	4621      	mov	r1, r4
20006a6e:	f000 f9a5 	bl	20006dbc <__smakebuf_r>
20006a72:	89a3      	ldrh	r3, [r4, #12]
20006a74:	6922      	ldr	r2, [r4, #16]
20006a76:	e7cf      	b.n	20006a18 <__swsetup_r+0x54>
20006a78:	682b      	ldr	r3, [r5, #0]
20006a7a:	689c      	ldr	r4, [r3, #8]
20006a7c:	e7c2      	b.n	20006a04 <__swsetup_r+0x40>
20006a7e:	f013 0f10 	tst.w	r3, #16
20006a82:	d0df      	beq.n	20006a44 <__swsetup_r+0x80>
20006a84:	f013 0f04 	tst.w	r3, #4
20006a88:	bf08      	it	eq
20006a8a:	6922      	ldreq	r2, [r4, #16]
20006a8c:	d017      	beq.n	20006abe <__swsetup_r+0xfa>
20006a8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006a90:	b151      	cbz	r1, 20006aa8 <__swsetup_r+0xe4>
20006a92:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006a96:	4299      	cmp	r1, r3
20006a98:	d003      	beq.n	20006aa2 <__swsetup_r+0xde>
20006a9a:	4630      	mov	r0, r6
20006a9c:	f7fe f8b8 	bl	20004c10 <_free_r>
20006aa0:	89a2      	ldrh	r2, [r4, #12]
20006aa2:	b290      	uxth	r0, r2
20006aa4:	2300      	movs	r3, #0
20006aa6:	6363      	str	r3, [r4, #52]	; 0x34
20006aa8:	6922      	ldr	r2, [r4, #16]
20006aaa:	f64f 71db 	movw	r1, #65499	; 0xffdb
20006aae:	f2c0 0100 	movt	r1, #0
20006ab2:	2300      	movs	r3, #0
20006ab4:	ea00 0101 	and.w	r1, r0, r1
20006ab8:	6063      	str	r3, [r4, #4]
20006aba:	81a1      	strh	r1, [r4, #12]
20006abc:	6022      	str	r2, [r4, #0]
20006abe:	f041 0308 	orr.w	r3, r1, #8
20006ac2:	81a3      	strh	r3, [r4, #12]
20006ac4:	b29b      	uxth	r3, r3
20006ac6:	e7a6      	b.n	20006a16 <__swsetup_r+0x52>

20006ac8 <_calloc_r>:
20006ac8:	b538      	push	{r3, r4, r5, lr}
20006aca:	fb01 f102 	mul.w	r1, r1, r2
20006ace:	f7fe fbb3 	bl	20005238 <_malloc_r>
20006ad2:	4604      	mov	r4, r0
20006ad4:	b1f8      	cbz	r0, 20006b16 <_calloc_r+0x4e>
20006ad6:	f850 2c04 	ldr.w	r2, [r0, #-4]
20006ada:	f022 0203 	bic.w	r2, r2, #3
20006ade:	3a04      	subs	r2, #4
20006ae0:	2a24      	cmp	r2, #36	; 0x24
20006ae2:	d81a      	bhi.n	20006b1a <_calloc_r+0x52>
20006ae4:	2a13      	cmp	r2, #19
20006ae6:	4603      	mov	r3, r0
20006ae8:	d90f      	bls.n	20006b0a <_calloc_r+0x42>
20006aea:	2100      	movs	r1, #0
20006aec:	f840 1b04 	str.w	r1, [r0], #4
20006af0:	1d03      	adds	r3, r0, #4
20006af2:	2a1b      	cmp	r2, #27
20006af4:	6061      	str	r1, [r4, #4]
20006af6:	d908      	bls.n	20006b0a <_calloc_r+0x42>
20006af8:	1d1d      	adds	r5, r3, #4
20006afa:	6041      	str	r1, [r0, #4]
20006afc:	6059      	str	r1, [r3, #4]
20006afe:	1d2b      	adds	r3, r5, #4
20006b00:	2a24      	cmp	r2, #36	; 0x24
20006b02:	bf02      	ittt	eq
20006b04:	6069      	streq	r1, [r5, #4]
20006b06:	6059      	streq	r1, [r3, #4]
20006b08:	3308      	addeq	r3, #8
20006b0a:	461a      	mov	r2, r3
20006b0c:	2100      	movs	r1, #0
20006b0e:	f842 1b04 	str.w	r1, [r2], #4
20006b12:	6059      	str	r1, [r3, #4]
20006b14:	6051      	str	r1, [r2, #4]
20006b16:	4620      	mov	r0, r4
20006b18:	bd38      	pop	{r3, r4, r5, pc}
20006b1a:	2100      	movs	r1, #0
20006b1c:	f7fe fef4 	bl	20005908 <memset>
20006b20:	4620      	mov	r0, r4
20006b22:	bd38      	pop	{r3, r4, r5, pc}

20006b24 <_close_r>:
20006b24:	b538      	push	{r3, r4, r5, lr}
20006b26:	f648 4430 	movw	r4, #35888	; 0x8c30
20006b2a:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006b2e:	4605      	mov	r5, r0
20006b30:	4608      	mov	r0, r1
20006b32:	2300      	movs	r3, #0
20006b34:	6023      	str	r3, [r4, #0]
20006b36:	f7fb fa11 	bl	20001f5c <_close>
20006b3a:	f1b0 3fff 	cmp.w	r0, #4294967295
20006b3e:	d000      	beq.n	20006b42 <_close_r+0x1e>
20006b40:	bd38      	pop	{r3, r4, r5, pc}
20006b42:	6823      	ldr	r3, [r4, #0]
20006b44:	2b00      	cmp	r3, #0
20006b46:	d0fb      	beq.n	20006b40 <_close_r+0x1c>
20006b48:	602b      	str	r3, [r5, #0]
20006b4a:	bd38      	pop	{r3, r4, r5, pc}

20006b4c <_fclose_r>:
20006b4c:	b570      	push	{r4, r5, r6, lr}
20006b4e:	4605      	mov	r5, r0
20006b50:	460c      	mov	r4, r1
20006b52:	2900      	cmp	r1, #0
20006b54:	d04b      	beq.n	20006bee <_fclose_r+0xa2>
20006b56:	f7fd ff23 	bl	200049a0 <__sfp_lock_acquire>
20006b5a:	b115      	cbz	r5, 20006b62 <_fclose_r+0x16>
20006b5c:	69ab      	ldr	r3, [r5, #24]
20006b5e:	2b00      	cmp	r3, #0
20006b60:	d048      	beq.n	20006bf4 <_fclose_r+0xa8>
20006b62:	f248 435c 	movw	r3, #33884	; 0x845c
20006b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b6a:	429c      	cmp	r4, r3
20006b6c:	bf08      	it	eq
20006b6e:	686c      	ldreq	r4, [r5, #4]
20006b70:	d00e      	beq.n	20006b90 <_fclose_r+0x44>
20006b72:	f248 437c 	movw	r3, #33916	; 0x847c
20006b76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b7a:	429c      	cmp	r4, r3
20006b7c:	bf08      	it	eq
20006b7e:	68ac      	ldreq	r4, [r5, #8]
20006b80:	d006      	beq.n	20006b90 <_fclose_r+0x44>
20006b82:	f248 439c 	movw	r3, #33948	; 0x849c
20006b86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006b8a:	429c      	cmp	r4, r3
20006b8c:	bf08      	it	eq
20006b8e:	68ec      	ldreq	r4, [r5, #12]
20006b90:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20006b94:	b33e      	cbz	r6, 20006be6 <_fclose_r+0x9a>
20006b96:	4628      	mov	r0, r5
20006b98:	4621      	mov	r1, r4
20006b9a:	f000 f83d 	bl	20006c18 <_fflush_r>
20006b9e:	6b23      	ldr	r3, [r4, #48]	; 0x30
20006ba0:	4606      	mov	r6, r0
20006ba2:	b13b      	cbz	r3, 20006bb4 <_fclose_r+0x68>
20006ba4:	4628      	mov	r0, r5
20006ba6:	6a21      	ldr	r1, [r4, #32]
20006ba8:	4798      	blx	r3
20006baa:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20006bae:	bf28      	it	cs
20006bb0:	f04f 36ff 	movcs.w	r6, #4294967295
20006bb4:	89a3      	ldrh	r3, [r4, #12]
20006bb6:	f013 0f80 	tst.w	r3, #128	; 0x80
20006bba:	d11f      	bne.n	20006bfc <_fclose_r+0xb0>
20006bbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006bbe:	b141      	cbz	r1, 20006bd2 <_fclose_r+0x86>
20006bc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006bc4:	4299      	cmp	r1, r3
20006bc6:	d002      	beq.n	20006bce <_fclose_r+0x82>
20006bc8:	4628      	mov	r0, r5
20006bca:	f7fe f821 	bl	20004c10 <_free_r>
20006bce:	2300      	movs	r3, #0
20006bd0:	6363      	str	r3, [r4, #52]	; 0x34
20006bd2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20006bd4:	b121      	cbz	r1, 20006be0 <_fclose_r+0x94>
20006bd6:	4628      	mov	r0, r5
20006bd8:	f7fe f81a 	bl	20004c10 <_free_r>
20006bdc:	2300      	movs	r3, #0
20006bde:	64a3      	str	r3, [r4, #72]	; 0x48
20006be0:	f04f 0300 	mov.w	r3, #0
20006be4:	81a3      	strh	r3, [r4, #12]
20006be6:	f7fd fedd 	bl	200049a4 <__sfp_lock_release>
20006bea:	4630      	mov	r0, r6
20006bec:	bd70      	pop	{r4, r5, r6, pc}
20006bee:	460e      	mov	r6, r1
20006bf0:	4630      	mov	r0, r6
20006bf2:	bd70      	pop	{r4, r5, r6, pc}
20006bf4:	4628      	mov	r0, r5
20006bf6:	f7fd ff87 	bl	20004b08 <__sinit>
20006bfa:	e7b2      	b.n	20006b62 <_fclose_r+0x16>
20006bfc:	4628      	mov	r0, r5
20006bfe:	6921      	ldr	r1, [r4, #16]
20006c00:	f7fe f806 	bl	20004c10 <_free_r>
20006c04:	e7da      	b.n	20006bbc <_fclose_r+0x70>
20006c06:	bf00      	nop

20006c08 <fclose>:
20006c08:	f248 6374 	movw	r3, #34420	; 0x8674
20006c0c:	4601      	mov	r1, r0
20006c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c12:	6818      	ldr	r0, [r3, #0]
20006c14:	e79a      	b.n	20006b4c <_fclose_r>
20006c16:	bf00      	nop

20006c18 <_fflush_r>:
20006c18:	690b      	ldr	r3, [r1, #16]
20006c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006c1e:	460c      	mov	r4, r1
20006c20:	4680      	mov	r8, r0
20006c22:	2b00      	cmp	r3, #0
20006c24:	d071      	beq.n	20006d0a <_fflush_r+0xf2>
20006c26:	b110      	cbz	r0, 20006c2e <_fflush_r+0x16>
20006c28:	6983      	ldr	r3, [r0, #24]
20006c2a:	2b00      	cmp	r3, #0
20006c2c:	d078      	beq.n	20006d20 <_fflush_r+0x108>
20006c2e:	f248 435c 	movw	r3, #33884	; 0x845c
20006c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c36:	429c      	cmp	r4, r3
20006c38:	bf08      	it	eq
20006c3a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006c3e:	d010      	beq.n	20006c62 <_fflush_r+0x4a>
20006c40:	f248 437c 	movw	r3, #33916	; 0x847c
20006c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c48:	429c      	cmp	r4, r3
20006c4a:	bf08      	it	eq
20006c4c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006c50:	d007      	beq.n	20006c62 <_fflush_r+0x4a>
20006c52:	f248 439c 	movw	r3, #33948	; 0x849c
20006c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c5a:	429c      	cmp	r4, r3
20006c5c:	bf08      	it	eq
20006c5e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006c62:	89a3      	ldrh	r3, [r4, #12]
20006c64:	b21a      	sxth	r2, r3
20006c66:	f012 0f08 	tst.w	r2, #8
20006c6a:	d135      	bne.n	20006cd8 <_fflush_r+0xc0>
20006c6c:	6862      	ldr	r2, [r4, #4]
20006c6e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006c72:	81a3      	strh	r3, [r4, #12]
20006c74:	2a00      	cmp	r2, #0
20006c76:	dd5e      	ble.n	20006d36 <_fflush_r+0x11e>
20006c78:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006c7a:	2e00      	cmp	r6, #0
20006c7c:	d045      	beq.n	20006d0a <_fflush_r+0xf2>
20006c7e:	b29b      	uxth	r3, r3
20006c80:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006c84:	bf18      	it	ne
20006c86:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006c88:	d059      	beq.n	20006d3e <_fflush_r+0x126>
20006c8a:	f013 0f04 	tst.w	r3, #4
20006c8e:	d14a      	bne.n	20006d26 <_fflush_r+0x10e>
20006c90:	2300      	movs	r3, #0
20006c92:	4640      	mov	r0, r8
20006c94:	6a21      	ldr	r1, [r4, #32]
20006c96:	462a      	mov	r2, r5
20006c98:	47b0      	blx	r6
20006c9a:	4285      	cmp	r5, r0
20006c9c:	d138      	bne.n	20006d10 <_fflush_r+0xf8>
20006c9e:	89a1      	ldrh	r1, [r4, #12]
20006ca0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006ca4:	6922      	ldr	r2, [r4, #16]
20006ca6:	f2c0 0300 	movt	r3, #0
20006caa:	ea01 0303 	and.w	r3, r1, r3
20006cae:	2100      	movs	r1, #0
20006cb0:	6061      	str	r1, [r4, #4]
20006cb2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20006cb6:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006cb8:	81a3      	strh	r3, [r4, #12]
20006cba:	6022      	str	r2, [r4, #0]
20006cbc:	bf18      	it	ne
20006cbe:	6565      	strne	r5, [r4, #84]	; 0x54
20006cc0:	b319      	cbz	r1, 20006d0a <_fflush_r+0xf2>
20006cc2:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006cc6:	4299      	cmp	r1, r3
20006cc8:	d002      	beq.n	20006cd0 <_fflush_r+0xb8>
20006cca:	4640      	mov	r0, r8
20006ccc:	f7fd ffa0 	bl	20004c10 <_free_r>
20006cd0:	2000      	movs	r0, #0
20006cd2:	6360      	str	r0, [r4, #52]	; 0x34
20006cd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006cd8:	6926      	ldr	r6, [r4, #16]
20006cda:	b1b6      	cbz	r6, 20006d0a <_fflush_r+0xf2>
20006cdc:	6825      	ldr	r5, [r4, #0]
20006cde:	6026      	str	r6, [r4, #0]
20006ce0:	1bad      	subs	r5, r5, r6
20006ce2:	f012 0f03 	tst.w	r2, #3
20006ce6:	bf0c      	ite	eq
20006ce8:	6963      	ldreq	r3, [r4, #20]
20006cea:	2300      	movne	r3, #0
20006cec:	60a3      	str	r3, [r4, #8]
20006cee:	e00a      	b.n	20006d06 <_fflush_r+0xee>
20006cf0:	4632      	mov	r2, r6
20006cf2:	462b      	mov	r3, r5
20006cf4:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006cf6:	4640      	mov	r0, r8
20006cf8:	6a21      	ldr	r1, [r4, #32]
20006cfa:	47b8      	blx	r7
20006cfc:	2800      	cmp	r0, #0
20006cfe:	ebc0 0505 	rsb	r5, r0, r5
20006d02:	4406      	add	r6, r0
20006d04:	dd04      	ble.n	20006d10 <_fflush_r+0xf8>
20006d06:	2d00      	cmp	r5, #0
20006d08:	dcf2      	bgt.n	20006cf0 <_fflush_r+0xd8>
20006d0a:	2000      	movs	r0, #0
20006d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006d10:	89a3      	ldrh	r3, [r4, #12]
20006d12:	f04f 30ff 	mov.w	r0, #4294967295
20006d16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006d1a:	81a3      	strh	r3, [r4, #12]
20006d1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006d20:	f7fd fef2 	bl	20004b08 <__sinit>
20006d24:	e783      	b.n	20006c2e <_fflush_r+0x16>
20006d26:	6862      	ldr	r2, [r4, #4]
20006d28:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006d2a:	1aad      	subs	r5, r5, r2
20006d2c:	2b00      	cmp	r3, #0
20006d2e:	d0af      	beq.n	20006c90 <_fflush_r+0x78>
20006d30:	6c23      	ldr	r3, [r4, #64]	; 0x40
20006d32:	1aed      	subs	r5, r5, r3
20006d34:	e7ac      	b.n	20006c90 <_fflush_r+0x78>
20006d36:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006d38:	2a00      	cmp	r2, #0
20006d3a:	dc9d      	bgt.n	20006c78 <_fflush_r+0x60>
20006d3c:	e7e5      	b.n	20006d0a <_fflush_r+0xf2>
20006d3e:	2301      	movs	r3, #1
20006d40:	4640      	mov	r0, r8
20006d42:	6a21      	ldr	r1, [r4, #32]
20006d44:	47b0      	blx	r6
20006d46:	f1b0 3fff 	cmp.w	r0, #4294967295
20006d4a:	4605      	mov	r5, r0
20006d4c:	d002      	beq.n	20006d54 <_fflush_r+0x13c>
20006d4e:	89a3      	ldrh	r3, [r4, #12]
20006d50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006d52:	e79a      	b.n	20006c8a <_fflush_r+0x72>
20006d54:	f8d8 3000 	ldr.w	r3, [r8]
20006d58:	2b1d      	cmp	r3, #29
20006d5a:	d0d6      	beq.n	20006d0a <_fflush_r+0xf2>
20006d5c:	89a3      	ldrh	r3, [r4, #12]
20006d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006d62:	81a3      	strh	r3, [r4, #12]
20006d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006d68 <fflush>:
20006d68:	4601      	mov	r1, r0
20006d6a:	b128      	cbz	r0, 20006d78 <fflush+0x10>
20006d6c:	f248 6374 	movw	r3, #34420	; 0x8674
20006d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d74:	6818      	ldr	r0, [r3, #0]
20006d76:	e74f      	b.n	20006c18 <_fflush_r>
20006d78:	f248 33e0 	movw	r3, #33760	; 0x83e0
20006d7c:	f646 4119 	movw	r1, #27673	; 0x6c19
20006d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d84:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d88:	6818      	ldr	r0, [r3, #0]
20006d8a:	f7fe b9bb 	b.w	20005104 <_fwalk_reent>
20006d8e:	bf00      	nop

20006d90 <_lseek_r>:
20006d90:	b538      	push	{r3, r4, r5, lr}
20006d92:	f648 4430 	movw	r4, #35888	; 0x8c30
20006d96:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006d9a:	4605      	mov	r5, r0
20006d9c:	4608      	mov	r0, r1
20006d9e:	4611      	mov	r1, r2
20006da0:	461a      	mov	r2, r3
20006da2:	2300      	movs	r3, #0
20006da4:	6023      	str	r3, [r4, #0]
20006da6:	f7fb f8ed 	bl	20001f84 <_lseek>
20006daa:	f1b0 3fff 	cmp.w	r0, #4294967295
20006dae:	d000      	beq.n	20006db2 <_lseek_r+0x22>
20006db0:	bd38      	pop	{r3, r4, r5, pc}
20006db2:	6823      	ldr	r3, [r4, #0]
20006db4:	2b00      	cmp	r3, #0
20006db6:	d0fb      	beq.n	20006db0 <_lseek_r+0x20>
20006db8:	602b      	str	r3, [r5, #0]
20006dba:	bd38      	pop	{r3, r4, r5, pc}

20006dbc <__smakebuf_r>:
20006dbc:	898b      	ldrh	r3, [r1, #12]
20006dbe:	b5f0      	push	{r4, r5, r6, r7, lr}
20006dc0:	460c      	mov	r4, r1
20006dc2:	b29a      	uxth	r2, r3
20006dc4:	b091      	sub	sp, #68	; 0x44
20006dc6:	f012 0f02 	tst.w	r2, #2
20006dca:	4605      	mov	r5, r0
20006dcc:	d141      	bne.n	20006e52 <__smakebuf_r+0x96>
20006dce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20006dd2:	2900      	cmp	r1, #0
20006dd4:	db18      	blt.n	20006e08 <__smakebuf_r+0x4c>
20006dd6:	aa01      	add	r2, sp, #4
20006dd8:	f000 f8fa 	bl	20006fd0 <_fstat_r>
20006ddc:	2800      	cmp	r0, #0
20006dde:	db11      	blt.n	20006e04 <__smakebuf_r+0x48>
20006de0:	9b02      	ldr	r3, [sp, #8]
20006de2:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20006de6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20006dea:	bf14      	ite	ne
20006dec:	2700      	movne	r7, #0
20006dee:	2701      	moveq	r7, #1
20006df0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20006df4:	d040      	beq.n	20006e78 <__smakebuf_r+0xbc>
20006df6:	89a3      	ldrh	r3, [r4, #12]
20006df8:	f44f 6680 	mov.w	r6, #1024	; 0x400
20006dfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006e00:	81a3      	strh	r3, [r4, #12]
20006e02:	e00b      	b.n	20006e1c <__smakebuf_r+0x60>
20006e04:	89a3      	ldrh	r3, [r4, #12]
20006e06:	b29a      	uxth	r2, r3
20006e08:	f012 0f80 	tst.w	r2, #128	; 0x80
20006e0c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006e10:	bf0c      	ite	eq
20006e12:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20006e16:	2640      	movne	r6, #64	; 0x40
20006e18:	2700      	movs	r7, #0
20006e1a:	81a3      	strh	r3, [r4, #12]
20006e1c:	4628      	mov	r0, r5
20006e1e:	4631      	mov	r1, r6
20006e20:	f7fe fa0a 	bl	20005238 <_malloc_r>
20006e24:	b170      	cbz	r0, 20006e44 <__smakebuf_r+0x88>
20006e26:	89a1      	ldrh	r1, [r4, #12]
20006e28:	f644 12e9 	movw	r2, #18921	; 0x49e9
20006e2c:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006e30:	6120      	str	r0, [r4, #16]
20006e32:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20006e36:	6166      	str	r6, [r4, #20]
20006e38:	62aa      	str	r2, [r5, #40]	; 0x28
20006e3a:	81a1      	strh	r1, [r4, #12]
20006e3c:	6020      	str	r0, [r4, #0]
20006e3e:	b97f      	cbnz	r7, 20006e60 <__smakebuf_r+0xa4>
20006e40:	b011      	add	sp, #68	; 0x44
20006e42:	bdf0      	pop	{r4, r5, r6, r7, pc}
20006e44:	89a3      	ldrh	r3, [r4, #12]
20006e46:	f413 7f00 	tst.w	r3, #512	; 0x200
20006e4a:	d1f9      	bne.n	20006e40 <__smakebuf_r+0x84>
20006e4c:	f043 0302 	orr.w	r3, r3, #2
20006e50:	81a3      	strh	r3, [r4, #12]
20006e52:	f104 0347 	add.w	r3, r4, #71	; 0x47
20006e56:	6123      	str	r3, [r4, #16]
20006e58:	6023      	str	r3, [r4, #0]
20006e5a:	2301      	movs	r3, #1
20006e5c:	6163      	str	r3, [r4, #20]
20006e5e:	e7ef      	b.n	20006e40 <__smakebuf_r+0x84>
20006e60:	4628      	mov	r0, r5
20006e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20006e66:	f000 f8c9 	bl	20006ffc <_isatty_r>
20006e6a:	2800      	cmp	r0, #0
20006e6c:	d0e8      	beq.n	20006e40 <__smakebuf_r+0x84>
20006e6e:	89a3      	ldrh	r3, [r4, #12]
20006e70:	f043 0301 	orr.w	r3, r3, #1
20006e74:	81a3      	strh	r3, [r4, #12]
20006e76:	e7e3      	b.n	20006e40 <__smakebuf_r+0x84>
20006e78:	f246 7361 	movw	r3, #26465	; 0x6761
20006e7c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20006e7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e82:	429a      	cmp	r2, r3
20006e84:	d1b7      	bne.n	20006df6 <__smakebuf_r+0x3a>
20006e86:	89a2      	ldrh	r2, [r4, #12]
20006e88:	f44f 6380 	mov.w	r3, #1024	; 0x400
20006e8c:	461e      	mov	r6, r3
20006e8e:	6523      	str	r3, [r4, #80]	; 0x50
20006e90:	ea42 0303 	orr.w	r3, r2, r3
20006e94:	81a3      	strh	r3, [r4, #12]
20006e96:	e7c1      	b.n	20006e1c <__smakebuf_r+0x60>

20006e98 <_read_r>:
20006e98:	b538      	push	{r3, r4, r5, lr}
20006e9a:	f648 4430 	movw	r4, #35888	; 0x8c30
20006e9e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006ea2:	4605      	mov	r5, r0
20006ea4:	4608      	mov	r0, r1
20006ea6:	4611      	mov	r1, r2
20006ea8:	461a      	mov	r2, r3
20006eaa:	2300      	movs	r3, #0
20006eac:	6023      	str	r3, [r4, #0]
20006eae:	f7fb f871 	bl	20001f94 <_read>
20006eb2:	f1b0 3fff 	cmp.w	r0, #4294967295
20006eb6:	d000      	beq.n	20006eba <_read_r+0x22>
20006eb8:	bd38      	pop	{r3, r4, r5, pc}
20006eba:	6823      	ldr	r3, [r4, #0]
20006ebc:	2b00      	cmp	r3, #0
20006ebe:	d0fb      	beq.n	20006eb8 <_read_r+0x20>
20006ec0:	602b      	str	r3, [r5, #0]
20006ec2:	bd38      	pop	{r3, r4, r5, pc}

20006ec4 <_wrapup_reent>:
20006ec4:	b570      	push	{r4, r5, r6, lr}
20006ec6:	4604      	mov	r4, r0
20006ec8:	b188      	cbz	r0, 20006eee <_wrapup_reent+0x2a>
20006eca:	f104 0248 	add.w	r2, r4, #72	; 0x48
20006ece:	6853      	ldr	r3, [r2, #4]
20006ed0:	1e5d      	subs	r5, r3, #1
20006ed2:	d407      	bmi.n	20006ee4 <_wrapup_reent+0x20>
20006ed4:	3302      	adds	r3, #2
20006ed6:	eb02 0683 	add.w	r6, r2, r3, lsl #2
20006eda:	f856 3d04 	ldr.w	r3, [r6, #-4]!
20006ede:	4798      	blx	r3
20006ee0:	3d01      	subs	r5, #1
20006ee2:	d5fa      	bpl.n	20006eda <_wrapup_reent+0x16>
20006ee4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
20006ee6:	b10b      	cbz	r3, 20006eec <_wrapup_reent+0x28>
20006ee8:	4620      	mov	r0, r4
20006eea:	4798      	blx	r3
20006eec:	bd70      	pop	{r4, r5, r6, pc}
20006eee:	f248 6374 	movw	r3, #34420	; 0x8674
20006ef2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006ef6:	681c      	ldr	r4, [r3, #0]
20006ef8:	e7e7      	b.n	20006eca <_wrapup_reent+0x6>
20006efa:	bf00      	nop

20006efc <cleanup_glue>:
20006efc:	b570      	push	{r4, r5, r6, lr}
20006efe:	460c      	mov	r4, r1
20006f00:	6809      	ldr	r1, [r1, #0]
20006f02:	4605      	mov	r5, r0
20006f04:	b109      	cbz	r1, 20006f0a <cleanup_glue+0xe>
20006f06:	f7ff fff9 	bl	20006efc <cleanup_glue>
20006f0a:	4628      	mov	r0, r5
20006f0c:	4621      	mov	r1, r4
20006f0e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006f12:	f7fd be7d 	b.w	20004c10 <_free_r>
20006f16:	bf00      	nop

20006f18 <_reclaim_reent>:
20006f18:	f248 6374 	movw	r3, #34420	; 0x8674
20006f1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f20:	b570      	push	{r4, r5, r6, lr}
20006f22:	681b      	ldr	r3, [r3, #0]
20006f24:	4605      	mov	r5, r0
20006f26:	4298      	cmp	r0, r3
20006f28:	d046      	beq.n	20006fb8 <_reclaim_reent+0xa0>
20006f2a:	6a43      	ldr	r3, [r0, #36]	; 0x24
20006f2c:	4619      	mov	r1, r3
20006f2e:	b1bb      	cbz	r3, 20006f60 <_reclaim_reent+0x48>
20006f30:	68da      	ldr	r2, [r3, #12]
20006f32:	b1aa      	cbz	r2, 20006f60 <_reclaim_reent+0x48>
20006f34:	2600      	movs	r6, #0
20006f36:	5991      	ldr	r1, [r2, r6]
20006f38:	b141      	cbz	r1, 20006f4c <_reclaim_reent+0x34>
20006f3a:	680c      	ldr	r4, [r1, #0]
20006f3c:	4628      	mov	r0, r5
20006f3e:	f7fd fe67 	bl	20004c10 <_free_r>
20006f42:	4621      	mov	r1, r4
20006f44:	2c00      	cmp	r4, #0
20006f46:	d1f8      	bne.n	20006f3a <_reclaim_reent+0x22>
20006f48:	6a6b      	ldr	r3, [r5, #36]	; 0x24
20006f4a:	68da      	ldr	r2, [r3, #12]
20006f4c:	3604      	adds	r6, #4
20006f4e:	2e3c      	cmp	r6, #60	; 0x3c
20006f50:	d001      	beq.n	20006f56 <_reclaim_reent+0x3e>
20006f52:	68da      	ldr	r2, [r3, #12]
20006f54:	e7ef      	b.n	20006f36 <_reclaim_reent+0x1e>
20006f56:	4611      	mov	r1, r2
20006f58:	4628      	mov	r0, r5
20006f5a:	f7fd fe59 	bl	20004c10 <_free_r>
20006f5e:	6a69      	ldr	r1, [r5, #36]	; 0x24
20006f60:	6809      	ldr	r1, [r1, #0]
20006f62:	b111      	cbz	r1, 20006f6a <_reclaim_reent+0x52>
20006f64:	4628      	mov	r0, r5
20006f66:	f7fd fe53 	bl	20004c10 <_free_r>
20006f6a:	6969      	ldr	r1, [r5, #20]
20006f6c:	b111      	cbz	r1, 20006f74 <_reclaim_reent+0x5c>
20006f6e:	4628      	mov	r0, r5
20006f70:	f7fd fe4e 	bl	20004c10 <_free_r>
20006f74:	6a69      	ldr	r1, [r5, #36]	; 0x24
20006f76:	b111      	cbz	r1, 20006f7e <_reclaim_reent+0x66>
20006f78:	4628      	mov	r0, r5
20006f7a:	f7fd fe49 	bl	20004c10 <_free_r>
20006f7e:	6ba9      	ldr	r1, [r5, #56]	; 0x38
20006f80:	b111      	cbz	r1, 20006f88 <_reclaim_reent+0x70>
20006f82:	4628      	mov	r0, r5
20006f84:	f7fd fe44 	bl	20004c10 <_free_r>
20006f88:	6be9      	ldr	r1, [r5, #60]	; 0x3c
20006f8a:	b111      	cbz	r1, 20006f92 <_reclaim_reent+0x7a>
20006f8c:	4628      	mov	r0, r5
20006f8e:	f7fd fe3f 	bl	20004c10 <_free_r>
20006f92:	6c29      	ldr	r1, [r5, #64]	; 0x40
20006f94:	b111      	cbz	r1, 20006f9c <_reclaim_reent+0x84>
20006f96:	4628      	mov	r0, r5
20006f98:	f7fd fe3a 	bl	20004c10 <_free_r>
20006f9c:	6cab      	ldr	r3, [r5, #72]	; 0x48
20006f9e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
20006fa2:	b111      	cbz	r1, 20006faa <_reclaim_reent+0x92>
20006fa4:	4628      	mov	r0, r5
20006fa6:	f7fd fe33 	bl	20004c10 <_free_r>
20006faa:	6b69      	ldr	r1, [r5, #52]	; 0x34
20006fac:	b111      	cbz	r1, 20006fb4 <_reclaim_reent+0x9c>
20006fae:	4628      	mov	r0, r5
20006fb0:	f7fd fe2e 	bl	20004c10 <_free_r>
20006fb4:	69ab      	ldr	r3, [r5, #24]
20006fb6:	b903      	cbnz	r3, 20006fba <_reclaim_reent+0xa2>
20006fb8:	bd70      	pop	{r4, r5, r6, pc}
20006fba:	6aab      	ldr	r3, [r5, #40]	; 0x28
20006fbc:	4628      	mov	r0, r5
20006fbe:	4798      	blx	r3
20006fc0:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
20006fc4:	2900      	cmp	r1, #0
20006fc6:	d0f7      	beq.n	20006fb8 <_reclaim_reent+0xa0>
20006fc8:	4628      	mov	r0, r5
20006fca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006fce:	e795      	b.n	20006efc <cleanup_glue>

20006fd0 <_fstat_r>:
20006fd0:	b538      	push	{r3, r4, r5, lr}
20006fd2:	f648 4430 	movw	r4, #35888	; 0x8c30
20006fd6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006fda:	4605      	mov	r5, r0
20006fdc:	4608      	mov	r0, r1
20006fde:	4611      	mov	r1, r2
20006fe0:	2300      	movs	r3, #0
20006fe2:	6023      	str	r3, [r4, #0]
20006fe4:	f7fa ffc0 	bl	20001f68 <_fstat>
20006fe8:	f1b0 3fff 	cmp.w	r0, #4294967295
20006fec:	d000      	beq.n	20006ff0 <_fstat_r+0x20>
20006fee:	bd38      	pop	{r3, r4, r5, pc}
20006ff0:	6823      	ldr	r3, [r4, #0]
20006ff2:	2b00      	cmp	r3, #0
20006ff4:	d0fb      	beq.n	20006fee <_fstat_r+0x1e>
20006ff6:	602b      	str	r3, [r5, #0]
20006ff8:	bd38      	pop	{r3, r4, r5, pc}
20006ffa:	bf00      	nop

20006ffc <_isatty_r>:
20006ffc:	b538      	push	{r3, r4, r5, lr}
20006ffe:	f648 4430 	movw	r4, #35888	; 0x8c30
20007002:	f2c2 0400 	movt	r4, #8192	; 0x2000
20007006:	4605      	mov	r5, r0
20007008:	4608      	mov	r0, r1
2000700a:	2300      	movs	r3, #0
2000700c:	6023      	str	r3, [r4, #0]
2000700e:	f7fa ffb5 	bl	20001f7c <_isatty>
20007012:	f1b0 3fff 	cmp.w	r0, #4294967295
20007016:	d000      	beq.n	2000701a <_isatty_r+0x1e>
20007018:	bd38      	pop	{r3, r4, r5, pc}
2000701a:	6823      	ldr	r3, [r4, #0]
2000701c:	2b00      	cmp	r3, #0
2000701e:	d0fb      	beq.n	20007018 <_isatty_r+0x1c>
20007020:	602b      	str	r3, [r5, #0]
20007022:	bd38      	pop	{r3, r4, r5, pc}
20007024:	0000      	lsls	r0, r0, #0
	...

20007028 <__aeabi_uidiv>:
20007028:	1e4a      	subs	r2, r1, #1
2000702a:	bf08      	it	eq
2000702c:	4770      	bxeq	lr
2000702e:	f0c0 8124 	bcc.w	2000727a <__aeabi_uidiv+0x252>
20007032:	4288      	cmp	r0, r1
20007034:	f240 8116 	bls.w	20007264 <__aeabi_uidiv+0x23c>
20007038:	4211      	tst	r1, r2
2000703a:	f000 8117 	beq.w	2000726c <__aeabi_uidiv+0x244>
2000703e:	fab0 f380 	clz	r3, r0
20007042:	fab1 f281 	clz	r2, r1
20007046:	eba2 0303 	sub.w	r3, r2, r3
2000704a:	f1c3 031f 	rsb	r3, r3, #31
2000704e:	a204      	add	r2, pc, #16	; (adr r2, 20007060 <__aeabi_uidiv+0x38>)
20007050:	eb02 1303 	add.w	r3, r2, r3, lsl #4
20007054:	f04f 0200 	mov.w	r2, #0
20007058:	469f      	mov	pc, r3
2000705a:	bf00      	nop
2000705c:	f3af 8000 	nop.w
20007060:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
20007064:	bf00      	nop
20007066:	eb42 0202 	adc.w	r2, r2, r2
2000706a:	bf28      	it	cs
2000706c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20007070:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
20007074:	bf00      	nop
20007076:	eb42 0202 	adc.w	r2, r2, r2
2000707a:	bf28      	it	cs
2000707c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20007080:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
20007084:	bf00      	nop
20007086:	eb42 0202 	adc.w	r2, r2, r2
2000708a:	bf28      	it	cs
2000708c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20007090:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
20007094:	bf00      	nop
20007096:	eb42 0202 	adc.w	r2, r2, r2
2000709a:	bf28      	it	cs
2000709c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
200070a0:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
200070a4:	bf00      	nop
200070a6:	eb42 0202 	adc.w	r2, r2, r2
200070aa:	bf28      	it	cs
200070ac:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
200070b0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
200070b4:	bf00      	nop
200070b6:	eb42 0202 	adc.w	r2, r2, r2
200070ba:	bf28      	it	cs
200070bc:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
200070c0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
200070c4:	bf00      	nop
200070c6:	eb42 0202 	adc.w	r2, r2, r2
200070ca:	bf28      	it	cs
200070cc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
200070d0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
200070d4:	bf00      	nop
200070d6:	eb42 0202 	adc.w	r2, r2, r2
200070da:	bf28      	it	cs
200070dc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200070e0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200070e4:	bf00      	nop
200070e6:	eb42 0202 	adc.w	r2, r2, r2
200070ea:	bf28      	it	cs
200070ec:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200070f0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200070f4:	bf00      	nop
200070f6:	eb42 0202 	adc.w	r2, r2, r2
200070fa:	bf28      	it	cs
200070fc:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
20007100:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
20007104:	bf00      	nop
20007106:	eb42 0202 	adc.w	r2, r2, r2
2000710a:	bf28      	it	cs
2000710c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
20007110:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
20007114:	bf00      	nop
20007116:	eb42 0202 	adc.w	r2, r2, r2
2000711a:	bf28      	it	cs
2000711c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
20007120:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
20007124:	bf00      	nop
20007126:	eb42 0202 	adc.w	r2, r2, r2
2000712a:	bf28      	it	cs
2000712c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
20007130:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
20007134:	bf00      	nop
20007136:	eb42 0202 	adc.w	r2, r2, r2
2000713a:	bf28      	it	cs
2000713c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20007140:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
20007144:	bf00      	nop
20007146:	eb42 0202 	adc.w	r2, r2, r2
2000714a:	bf28      	it	cs
2000714c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20007150:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
20007154:	bf00      	nop
20007156:	eb42 0202 	adc.w	r2, r2, r2
2000715a:	bf28      	it	cs
2000715c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20007160:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
20007164:	bf00      	nop
20007166:	eb42 0202 	adc.w	r2, r2, r2
2000716a:	bf28      	it	cs
2000716c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20007170:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
20007174:	bf00      	nop
20007176:	eb42 0202 	adc.w	r2, r2, r2
2000717a:	bf28      	it	cs
2000717c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20007180:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
20007184:	bf00      	nop
20007186:	eb42 0202 	adc.w	r2, r2, r2
2000718a:	bf28      	it	cs
2000718c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20007190:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
20007194:	bf00      	nop
20007196:	eb42 0202 	adc.w	r2, r2, r2
2000719a:	bf28      	it	cs
2000719c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
200071a0:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
200071a4:	bf00      	nop
200071a6:	eb42 0202 	adc.w	r2, r2, r2
200071aa:	bf28      	it	cs
200071ac:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
200071b0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
200071b4:	bf00      	nop
200071b6:	eb42 0202 	adc.w	r2, r2, r2
200071ba:	bf28      	it	cs
200071bc:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
200071c0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
200071c4:	bf00      	nop
200071c6:	eb42 0202 	adc.w	r2, r2, r2
200071ca:	bf28      	it	cs
200071cc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
200071d0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
200071d4:	bf00      	nop
200071d6:	eb42 0202 	adc.w	r2, r2, r2
200071da:	bf28      	it	cs
200071dc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200071e0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200071e4:	bf00      	nop
200071e6:	eb42 0202 	adc.w	r2, r2, r2
200071ea:	bf28      	it	cs
200071ec:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200071f0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200071f4:	bf00      	nop
200071f6:	eb42 0202 	adc.w	r2, r2, r2
200071fa:	bf28      	it	cs
200071fc:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
20007200:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
20007204:	bf00      	nop
20007206:	eb42 0202 	adc.w	r2, r2, r2
2000720a:	bf28      	it	cs
2000720c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
20007210:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
20007214:	bf00      	nop
20007216:	eb42 0202 	adc.w	r2, r2, r2
2000721a:	bf28      	it	cs
2000721c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
20007220:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
20007224:	bf00      	nop
20007226:	eb42 0202 	adc.w	r2, r2, r2
2000722a:	bf28      	it	cs
2000722c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
20007230:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
20007234:	bf00      	nop
20007236:	eb42 0202 	adc.w	r2, r2, r2
2000723a:	bf28      	it	cs
2000723c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20007240:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
20007244:	bf00      	nop
20007246:	eb42 0202 	adc.w	r2, r2, r2
2000724a:	bf28      	it	cs
2000724c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20007250:	ebb0 0f01 	cmp.w	r0, r1
20007254:	bf00      	nop
20007256:	eb42 0202 	adc.w	r2, r2, r2
2000725a:	bf28      	it	cs
2000725c:	eba0 0001 	subcs.w	r0, r0, r1
20007260:	4610      	mov	r0, r2
20007262:	4770      	bx	lr
20007264:	bf0c      	ite	eq
20007266:	2001      	moveq	r0, #1
20007268:	2000      	movne	r0, #0
2000726a:	4770      	bx	lr
2000726c:	fab1 f281 	clz	r2, r1
20007270:	f1c2 021f 	rsb	r2, r2, #31
20007274:	fa20 f002 	lsr.w	r0, r0, r2
20007278:	4770      	bx	lr
2000727a:	b108      	cbz	r0, 20007280 <__aeabi_uidiv+0x258>
2000727c:	f04f 30ff 	mov.w	r0, #4294967295
20007280:	f000 b80e 	b.w	200072a0 <__aeabi_idiv0>

20007284 <__aeabi_uidivmod>:
20007284:	2900      	cmp	r1, #0
20007286:	d0f8      	beq.n	2000727a <__aeabi_uidiv+0x252>
20007288:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
2000728c:	f7ff fecc 	bl	20007028 <__aeabi_uidiv>
20007290:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
20007294:	fb02 f300 	mul.w	r3, r2, r0
20007298:	eba1 0103 	sub.w	r1, r1, r3
2000729c:	4770      	bx	lr
2000729e:	bf00      	nop

200072a0 <__aeabi_idiv0>:
200072a0:	4770      	bx	lr
200072a2:	bf00      	nop

200072a4 <__aeabi_drsub>:
200072a4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
200072a8:	e002      	b.n	200072b0 <__adddf3>
200072aa:	bf00      	nop

200072ac <__aeabi_dsub>:
200072ac:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

200072b0 <__adddf3>:
200072b0:	b530      	push	{r4, r5, lr}
200072b2:	ea4f 0441 	mov.w	r4, r1, lsl #1
200072b6:	ea4f 0543 	mov.w	r5, r3, lsl #1
200072ba:	ea94 0f05 	teq	r4, r5
200072be:	bf08      	it	eq
200072c0:	ea90 0f02 	teqeq	r0, r2
200072c4:	bf1f      	itttt	ne
200072c6:	ea54 0c00 	orrsne.w	ip, r4, r0
200072ca:	ea55 0c02 	orrsne.w	ip, r5, r2
200072ce:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
200072d2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200072d6:	f000 80e2 	beq.w	2000749e <__adddf3+0x1ee>
200072da:	ea4f 5454 	mov.w	r4, r4, lsr #21
200072de:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
200072e2:	bfb8      	it	lt
200072e4:	426d      	neglt	r5, r5
200072e6:	dd0c      	ble.n	20007302 <__adddf3+0x52>
200072e8:	442c      	add	r4, r5
200072ea:	ea80 0202 	eor.w	r2, r0, r2
200072ee:	ea81 0303 	eor.w	r3, r1, r3
200072f2:	ea82 0000 	eor.w	r0, r2, r0
200072f6:	ea83 0101 	eor.w	r1, r3, r1
200072fa:	ea80 0202 	eor.w	r2, r0, r2
200072fe:	ea81 0303 	eor.w	r3, r1, r3
20007302:	2d36      	cmp	r5, #54	; 0x36
20007304:	bf88      	it	hi
20007306:	bd30      	pophi	{r4, r5, pc}
20007308:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
2000730c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007310:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
20007314:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
20007318:	d002      	beq.n	20007320 <__adddf3+0x70>
2000731a:	4240      	negs	r0, r0
2000731c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007320:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
20007324:	ea4f 3303 	mov.w	r3, r3, lsl #12
20007328:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
2000732c:	d002      	beq.n	20007334 <__adddf3+0x84>
2000732e:	4252      	negs	r2, r2
20007330:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007334:	ea94 0f05 	teq	r4, r5
20007338:	f000 80a7 	beq.w	2000748a <__adddf3+0x1da>
2000733c:	f1a4 0401 	sub.w	r4, r4, #1
20007340:	f1d5 0e20 	rsbs	lr, r5, #32
20007344:	db0d      	blt.n	20007362 <__adddf3+0xb2>
20007346:	fa02 fc0e 	lsl.w	ip, r2, lr
2000734a:	fa22 f205 	lsr.w	r2, r2, r5
2000734e:	1880      	adds	r0, r0, r2
20007350:	f141 0100 	adc.w	r1, r1, #0
20007354:	fa03 f20e 	lsl.w	r2, r3, lr
20007358:	1880      	adds	r0, r0, r2
2000735a:	fa43 f305 	asr.w	r3, r3, r5
2000735e:	4159      	adcs	r1, r3
20007360:	e00e      	b.n	20007380 <__adddf3+0xd0>
20007362:	f1a5 0520 	sub.w	r5, r5, #32
20007366:	f10e 0e20 	add.w	lr, lr, #32
2000736a:	2a01      	cmp	r2, #1
2000736c:	fa03 fc0e 	lsl.w	ip, r3, lr
20007370:	bf28      	it	cs
20007372:	f04c 0c02 	orrcs.w	ip, ip, #2
20007376:	fa43 f305 	asr.w	r3, r3, r5
2000737a:	18c0      	adds	r0, r0, r3
2000737c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20007380:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20007384:	d507      	bpl.n	20007396 <__adddf3+0xe6>
20007386:	f04f 0e00 	mov.w	lr, #0
2000738a:	f1dc 0c00 	rsbs	ip, ip, #0
2000738e:	eb7e 0000 	sbcs.w	r0, lr, r0
20007392:	eb6e 0101 	sbc.w	r1, lr, r1
20007396:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
2000739a:	d31b      	bcc.n	200073d4 <__adddf3+0x124>
2000739c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
200073a0:	d30c      	bcc.n	200073bc <__adddf3+0x10c>
200073a2:	0849      	lsrs	r1, r1, #1
200073a4:	ea5f 0030 	movs.w	r0, r0, rrx
200073a8:	ea4f 0c3c 	mov.w	ip, ip, rrx
200073ac:	f104 0401 	add.w	r4, r4, #1
200073b0:	ea4f 5244 	mov.w	r2, r4, lsl #21
200073b4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
200073b8:	f080 809a 	bcs.w	200074f0 <__adddf3+0x240>
200073bc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
200073c0:	bf08      	it	eq
200073c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200073c6:	f150 0000 	adcs.w	r0, r0, #0
200073ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200073ce:	ea41 0105 	orr.w	r1, r1, r5
200073d2:	bd30      	pop	{r4, r5, pc}
200073d4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200073d8:	4140      	adcs	r0, r0
200073da:	eb41 0101 	adc.w	r1, r1, r1
200073de:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200073e2:	f1a4 0401 	sub.w	r4, r4, #1
200073e6:	d1e9      	bne.n	200073bc <__adddf3+0x10c>
200073e8:	f091 0f00 	teq	r1, #0
200073ec:	bf04      	itt	eq
200073ee:	4601      	moveq	r1, r0
200073f0:	2000      	moveq	r0, #0
200073f2:	fab1 f381 	clz	r3, r1
200073f6:	bf08      	it	eq
200073f8:	3320      	addeq	r3, #32
200073fa:	f1a3 030b 	sub.w	r3, r3, #11
200073fe:	f1b3 0220 	subs.w	r2, r3, #32
20007402:	da0c      	bge.n	2000741e <__adddf3+0x16e>
20007404:	320c      	adds	r2, #12
20007406:	dd08      	ble.n	2000741a <__adddf3+0x16a>
20007408:	f102 0c14 	add.w	ip, r2, #20
2000740c:	f1c2 020c 	rsb	r2, r2, #12
20007410:	fa01 f00c 	lsl.w	r0, r1, ip
20007414:	fa21 f102 	lsr.w	r1, r1, r2
20007418:	e00c      	b.n	20007434 <__adddf3+0x184>
2000741a:	f102 0214 	add.w	r2, r2, #20
2000741e:	bfd8      	it	le
20007420:	f1c2 0c20 	rsble	ip, r2, #32
20007424:	fa01 f102 	lsl.w	r1, r1, r2
20007428:	fa20 fc0c 	lsr.w	ip, r0, ip
2000742c:	bfdc      	itt	le
2000742e:	ea41 010c 	orrle.w	r1, r1, ip
20007432:	4090      	lslle	r0, r2
20007434:	1ae4      	subs	r4, r4, r3
20007436:	bfa2      	ittt	ge
20007438:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
2000743c:	4329      	orrge	r1, r5
2000743e:	bd30      	popge	{r4, r5, pc}
20007440:	ea6f 0404 	mvn.w	r4, r4
20007444:	3c1f      	subs	r4, #31
20007446:	da1c      	bge.n	20007482 <__adddf3+0x1d2>
20007448:	340c      	adds	r4, #12
2000744a:	dc0e      	bgt.n	2000746a <__adddf3+0x1ba>
2000744c:	f104 0414 	add.w	r4, r4, #20
20007450:	f1c4 0220 	rsb	r2, r4, #32
20007454:	fa20 f004 	lsr.w	r0, r0, r4
20007458:	fa01 f302 	lsl.w	r3, r1, r2
2000745c:	ea40 0003 	orr.w	r0, r0, r3
20007460:	fa21 f304 	lsr.w	r3, r1, r4
20007464:	ea45 0103 	orr.w	r1, r5, r3
20007468:	bd30      	pop	{r4, r5, pc}
2000746a:	f1c4 040c 	rsb	r4, r4, #12
2000746e:	f1c4 0220 	rsb	r2, r4, #32
20007472:	fa20 f002 	lsr.w	r0, r0, r2
20007476:	fa01 f304 	lsl.w	r3, r1, r4
2000747a:	ea40 0003 	orr.w	r0, r0, r3
2000747e:	4629      	mov	r1, r5
20007480:	bd30      	pop	{r4, r5, pc}
20007482:	fa21 f004 	lsr.w	r0, r1, r4
20007486:	4629      	mov	r1, r5
20007488:	bd30      	pop	{r4, r5, pc}
2000748a:	f094 0f00 	teq	r4, #0
2000748e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
20007492:	bf06      	itte	eq
20007494:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20007498:	3401      	addeq	r4, #1
2000749a:	3d01      	subne	r5, #1
2000749c:	e74e      	b.n	2000733c <__adddf3+0x8c>
2000749e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200074a2:	bf18      	it	ne
200074a4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
200074a8:	d029      	beq.n	200074fe <__adddf3+0x24e>
200074aa:	ea94 0f05 	teq	r4, r5
200074ae:	bf08      	it	eq
200074b0:	ea90 0f02 	teqeq	r0, r2
200074b4:	d005      	beq.n	200074c2 <__adddf3+0x212>
200074b6:	ea54 0c00 	orrs.w	ip, r4, r0
200074ba:	bf04      	itt	eq
200074bc:	4619      	moveq	r1, r3
200074be:	4610      	moveq	r0, r2
200074c0:	bd30      	pop	{r4, r5, pc}
200074c2:	ea91 0f03 	teq	r1, r3
200074c6:	bf1e      	ittt	ne
200074c8:	2100      	movne	r1, #0
200074ca:	2000      	movne	r0, #0
200074cc:	bd30      	popne	{r4, r5, pc}
200074ce:	ea5f 5c54 	movs.w	ip, r4, lsr #21
200074d2:	d105      	bne.n	200074e0 <__adddf3+0x230>
200074d4:	0040      	lsls	r0, r0, #1
200074d6:	4149      	adcs	r1, r1
200074d8:	bf28      	it	cs
200074da:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200074de:	bd30      	pop	{r4, r5, pc}
200074e0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200074e4:	bf3c      	itt	cc
200074e6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200074ea:	bd30      	popcc	{r4, r5, pc}
200074ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200074f0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200074f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200074f8:	f04f 0000 	mov.w	r0, #0
200074fc:	bd30      	pop	{r4, r5, pc}
200074fe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
20007502:	bf1a      	itte	ne
20007504:	4619      	movne	r1, r3
20007506:	4610      	movne	r0, r2
20007508:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
2000750c:	bf1c      	itt	ne
2000750e:	460b      	movne	r3, r1
20007510:	4602      	movne	r2, r0
20007512:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20007516:	bf06      	itte	eq
20007518:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
2000751c:	ea91 0f03 	teqeq	r1, r3
20007520:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
20007524:	bd30      	pop	{r4, r5, pc}
20007526:	bf00      	nop

20007528 <__aeabi_ui2d>:
20007528:	f090 0f00 	teq	r0, #0
2000752c:	bf04      	itt	eq
2000752e:	2100      	moveq	r1, #0
20007530:	4770      	bxeq	lr
20007532:	b530      	push	{r4, r5, lr}
20007534:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007538:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000753c:	f04f 0500 	mov.w	r5, #0
20007540:	f04f 0100 	mov.w	r1, #0
20007544:	e750      	b.n	200073e8 <__adddf3+0x138>
20007546:	bf00      	nop

20007548 <__aeabi_i2d>:
20007548:	f090 0f00 	teq	r0, #0
2000754c:	bf04      	itt	eq
2000754e:	2100      	moveq	r1, #0
20007550:	4770      	bxeq	lr
20007552:	b530      	push	{r4, r5, lr}
20007554:	f44f 6480 	mov.w	r4, #1024	; 0x400
20007558:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000755c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20007560:	bf48      	it	mi
20007562:	4240      	negmi	r0, r0
20007564:	f04f 0100 	mov.w	r1, #0
20007568:	e73e      	b.n	200073e8 <__adddf3+0x138>
2000756a:	bf00      	nop

2000756c <__aeabi_f2d>:
2000756c:	0042      	lsls	r2, r0, #1
2000756e:	ea4f 01e2 	mov.w	r1, r2, asr #3
20007572:	ea4f 0131 	mov.w	r1, r1, rrx
20007576:	ea4f 7002 	mov.w	r0, r2, lsl #28
2000757a:	bf1f      	itttt	ne
2000757c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20007580:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20007584:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20007588:	4770      	bxne	lr
2000758a:	f092 0f00 	teq	r2, #0
2000758e:	bf14      	ite	ne
20007590:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
20007594:	4770      	bxeq	lr
20007596:	b530      	push	{r4, r5, lr}
20007598:	f44f 7460 	mov.w	r4, #896	; 0x380
2000759c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200075a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200075a4:	e720      	b.n	200073e8 <__adddf3+0x138>
200075a6:	bf00      	nop

200075a8 <__aeabi_ul2d>:
200075a8:	ea50 0201 	orrs.w	r2, r0, r1
200075ac:	bf08      	it	eq
200075ae:	4770      	bxeq	lr
200075b0:	b530      	push	{r4, r5, lr}
200075b2:	f04f 0500 	mov.w	r5, #0
200075b6:	e00a      	b.n	200075ce <__aeabi_l2d+0x16>

200075b8 <__aeabi_l2d>:
200075b8:	ea50 0201 	orrs.w	r2, r0, r1
200075bc:	bf08      	it	eq
200075be:	4770      	bxeq	lr
200075c0:	b530      	push	{r4, r5, lr}
200075c2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
200075c6:	d502      	bpl.n	200075ce <__aeabi_l2d+0x16>
200075c8:	4240      	negs	r0, r0
200075ca:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200075ce:	f44f 6480 	mov.w	r4, #1024	; 0x400
200075d2:	f104 0432 	add.w	r4, r4, #50	; 0x32
200075d6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200075da:	f43f aedc 	beq.w	20007396 <__adddf3+0xe6>
200075de:	f04f 0203 	mov.w	r2, #3
200075e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200075e6:	bf18      	it	ne
200075e8:	3203      	addne	r2, #3
200075ea:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200075ee:	bf18      	it	ne
200075f0:	3203      	addne	r2, #3
200075f2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200075f6:	f1c2 0320 	rsb	r3, r2, #32
200075fa:	fa00 fc03 	lsl.w	ip, r0, r3
200075fe:	fa20 f002 	lsr.w	r0, r0, r2
20007602:	fa01 fe03 	lsl.w	lr, r1, r3
20007606:	ea40 000e 	orr.w	r0, r0, lr
2000760a:	fa21 f102 	lsr.w	r1, r1, r2
2000760e:	4414      	add	r4, r2
20007610:	e6c1      	b.n	20007396 <__adddf3+0xe6>
20007612:	bf00      	nop

20007614 <__aeabi_dmul>:
20007614:	b570      	push	{r4, r5, r6, lr}
20007616:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000761a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000761e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007622:	bf1d      	ittte	ne
20007624:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20007628:	ea94 0f0c 	teqne	r4, ip
2000762c:	ea95 0f0c 	teqne	r5, ip
20007630:	f000 f8de 	bleq	200077f0 <__aeabi_dmul+0x1dc>
20007634:	442c      	add	r4, r5
20007636:	ea81 0603 	eor.w	r6, r1, r3
2000763a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
2000763e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
20007642:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
20007646:	bf18      	it	ne
20007648:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
2000764c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20007650:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
20007654:	d038      	beq.n	200076c8 <__aeabi_dmul+0xb4>
20007656:	fba0 ce02 	umull	ip, lr, r0, r2
2000765a:	f04f 0500 	mov.w	r5, #0
2000765e:	fbe1 e502 	umlal	lr, r5, r1, r2
20007662:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
20007666:	fbe0 e503 	umlal	lr, r5, r0, r3
2000766a:	f04f 0600 	mov.w	r6, #0
2000766e:	fbe1 5603 	umlal	r5, r6, r1, r3
20007672:	f09c 0f00 	teq	ip, #0
20007676:	bf18      	it	ne
20007678:	f04e 0e01 	orrne.w	lr, lr, #1
2000767c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20007680:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
20007684:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20007688:	d204      	bcs.n	20007694 <__aeabi_dmul+0x80>
2000768a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
2000768e:	416d      	adcs	r5, r5
20007690:	eb46 0606 	adc.w	r6, r6, r6
20007694:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20007698:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
2000769c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
200076a0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
200076a4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
200076a8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
200076ac:	bf88      	it	hi
200076ae:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
200076b2:	d81e      	bhi.n	200076f2 <__aeabi_dmul+0xde>
200076b4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
200076b8:	bf08      	it	eq
200076ba:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
200076be:	f150 0000 	adcs.w	r0, r0, #0
200076c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200076c6:	bd70      	pop	{r4, r5, r6, pc}
200076c8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
200076cc:	ea46 0101 	orr.w	r1, r6, r1
200076d0:	ea40 0002 	orr.w	r0, r0, r2
200076d4:	ea81 0103 	eor.w	r1, r1, r3
200076d8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200076dc:	bfc2      	ittt	gt
200076de:	ebd4 050c 	rsbsgt	r5, r4, ip
200076e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200076e6:	bd70      	popgt	{r4, r5, r6, pc}
200076e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200076ec:	f04f 0e00 	mov.w	lr, #0
200076f0:	3c01      	subs	r4, #1
200076f2:	f300 80ab 	bgt.w	2000784c <__aeabi_dmul+0x238>
200076f6:	f114 0f36 	cmn.w	r4, #54	; 0x36
200076fa:	bfde      	ittt	le
200076fc:	2000      	movle	r0, #0
200076fe:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
20007702:	bd70      	pople	{r4, r5, r6, pc}
20007704:	f1c4 0400 	rsb	r4, r4, #0
20007708:	3c20      	subs	r4, #32
2000770a:	da35      	bge.n	20007778 <__aeabi_dmul+0x164>
2000770c:	340c      	adds	r4, #12
2000770e:	dc1b      	bgt.n	20007748 <__aeabi_dmul+0x134>
20007710:	f104 0414 	add.w	r4, r4, #20
20007714:	f1c4 0520 	rsb	r5, r4, #32
20007718:	fa00 f305 	lsl.w	r3, r0, r5
2000771c:	fa20 f004 	lsr.w	r0, r0, r4
20007720:	fa01 f205 	lsl.w	r2, r1, r5
20007724:	ea40 0002 	orr.w	r0, r0, r2
20007728:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
2000772c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20007730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007734:	fa21 f604 	lsr.w	r6, r1, r4
20007738:	eb42 0106 	adc.w	r1, r2, r6
2000773c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007740:	bf08      	it	eq
20007742:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007746:	bd70      	pop	{r4, r5, r6, pc}
20007748:	f1c4 040c 	rsb	r4, r4, #12
2000774c:	f1c4 0520 	rsb	r5, r4, #32
20007750:	fa00 f304 	lsl.w	r3, r0, r4
20007754:	fa20 f005 	lsr.w	r0, r0, r5
20007758:	fa01 f204 	lsl.w	r2, r1, r4
2000775c:	ea40 0002 	orr.w	r0, r0, r2
20007760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20007768:	f141 0100 	adc.w	r1, r1, #0
2000776c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20007770:	bf08      	it	eq
20007772:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20007776:	bd70      	pop	{r4, r5, r6, pc}
20007778:	f1c4 0520 	rsb	r5, r4, #32
2000777c:	fa00 f205 	lsl.w	r2, r0, r5
20007780:	ea4e 0e02 	orr.w	lr, lr, r2
20007784:	fa20 f304 	lsr.w	r3, r0, r4
20007788:	fa01 f205 	lsl.w	r2, r1, r5
2000778c:	ea43 0302 	orr.w	r3, r3, r2
20007790:	fa21 f004 	lsr.w	r0, r1, r4
20007794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007798:	fa21 f204 	lsr.w	r2, r1, r4
2000779c:	ea20 0002 	bic.w	r0, r0, r2
200077a0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
200077a4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
200077a8:	bf08      	it	eq
200077aa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
200077ae:	bd70      	pop	{r4, r5, r6, pc}
200077b0:	f094 0f00 	teq	r4, #0
200077b4:	d10f      	bne.n	200077d6 <__aeabi_dmul+0x1c2>
200077b6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
200077ba:	0040      	lsls	r0, r0, #1
200077bc:	eb41 0101 	adc.w	r1, r1, r1
200077c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200077c4:	bf08      	it	eq
200077c6:	3c01      	subeq	r4, #1
200077c8:	d0f7      	beq.n	200077ba <__aeabi_dmul+0x1a6>
200077ca:	ea41 0106 	orr.w	r1, r1, r6
200077ce:	f095 0f00 	teq	r5, #0
200077d2:	bf18      	it	ne
200077d4:	4770      	bxne	lr
200077d6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200077da:	0052      	lsls	r2, r2, #1
200077dc:	eb43 0303 	adc.w	r3, r3, r3
200077e0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200077e4:	bf08      	it	eq
200077e6:	3d01      	subeq	r5, #1
200077e8:	d0f7      	beq.n	200077da <__aeabi_dmul+0x1c6>
200077ea:	ea43 0306 	orr.w	r3, r3, r6
200077ee:	4770      	bx	lr
200077f0:	ea94 0f0c 	teq	r4, ip
200077f4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200077f8:	bf18      	it	ne
200077fa:	ea95 0f0c 	teqne	r5, ip
200077fe:	d00c      	beq.n	2000781a <__aeabi_dmul+0x206>
20007800:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007804:	bf18      	it	ne
20007806:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
2000780a:	d1d1      	bne.n	200077b0 <__aeabi_dmul+0x19c>
2000780c:	ea81 0103 	eor.w	r1, r1, r3
20007810:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007814:	f04f 0000 	mov.w	r0, #0
20007818:	bd70      	pop	{r4, r5, r6, pc}
2000781a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
2000781e:	bf06      	itte	eq
20007820:	4610      	moveq	r0, r2
20007822:	4619      	moveq	r1, r3
20007824:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007828:	d019      	beq.n	2000785e <__aeabi_dmul+0x24a>
2000782a:	ea94 0f0c 	teq	r4, ip
2000782e:	d102      	bne.n	20007836 <__aeabi_dmul+0x222>
20007830:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
20007834:	d113      	bne.n	2000785e <__aeabi_dmul+0x24a>
20007836:	ea95 0f0c 	teq	r5, ip
2000783a:	d105      	bne.n	20007848 <__aeabi_dmul+0x234>
2000783c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20007840:	bf1c      	itt	ne
20007842:	4610      	movne	r0, r2
20007844:	4619      	movne	r1, r3
20007846:	d10a      	bne.n	2000785e <__aeabi_dmul+0x24a>
20007848:	ea81 0103 	eor.w	r1, r1, r3
2000784c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20007850:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007854:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20007858:	f04f 0000 	mov.w	r0, #0
2000785c:	bd70      	pop	{r4, r5, r6, pc}
2000785e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
20007862:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
20007866:	bd70      	pop	{r4, r5, r6, pc}

20007868 <__aeabi_ddiv>:
20007868:	b570      	push	{r4, r5, r6, lr}
2000786a:	f04f 0cff 	mov.w	ip, #255	; 0xff
2000786e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
20007872:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
20007876:	bf1d      	ittte	ne
20007878:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
2000787c:	ea94 0f0c 	teqne	r4, ip
20007880:	ea95 0f0c 	teqne	r5, ip
20007884:	f000 f8a7 	bleq	200079d6 <__aeabi_ddiv+0x16e>
20007888:	eba4 0405 	sub.w	r4, r4, r5
2000788c:	ea81 0e03 	eor.w	lr, r1, r3
20007890:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007894:	ea4f 3101 	mov.w	r1, r1, lsl #12
20007898:	f000 8088 	beq.w	200079ac <__aeabi_ddiv+0x144>
2000789c:	ea4f 3303 	mov.w	r3, r3, lsl #12
200078a0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
200078a4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
200078a8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
200078ac:	ea4f 2202 	mov.w	r2, r2, lsl #8
200078b0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
200078b4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
200078b8:	ea4f 2600 	mov.w	r6, r0, lsl #8
200078bc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
200078c0:	429d      	cmp	r5, r3
200078c2:	bf08      	it	eq
200078c4:	4296      	cmpeq	r6, r2
200078c6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
200078ca:	f504 7440 	add.w	r4, r4, #768	; 0x300
200078ce:	d202      	bcs.n	200078d6 <__aeabi_ddiv+0x6e>
200078d0:	085b      	lsrs	r3, r3, #1
200078d2:	ea4f 0232 	mov.w	r2, r2, rrx
200078d6:	1ab6      	subs	r6, r6, r2
200078d8:	eb65 0503 	sbc.w	r5, r5, r3
200078dc:	085b      	lsrs	r3, r3, #1
200078de:	ea4f 0232 	mov.w	r2, r2, rrx
200078e2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200078e6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200078ea:	ebb6 0e02 	subs.w	lr, r6, r2
200078ee:	eb75 0e03 	sbcs.w	lr, r5, r3
200078f2:	bf22      	ittt	cs
200078f4:	1ab6      	subcs	r6, r6, r2
200078f6:	4675      	movcs	r5, lr
200078f8:	ea40 000c 	orrcs.w	r0, r0, ip
200078fc:	085b      	lsrs	r3, r3, #1
200078fe:	ea4f 0232 	mov.w	r2, r2, rrx
20007902:	ebb6 0e02 	subs.w	lr, r6, r2
20007906:	eb75 0e03 	sbcs.w	lr, r5, r3
2000790a:	bf22      	ittt	cs
2000790c:	1ab6      	subcs	r6, r6, r2
2000790e:	4675      	movcs	r5, lr
20007910:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
20007914:	085b      	lsrs	r3, r3, #1
20007916:	ea4f 0232 	mov.w	r2, r2, rrx
2000791a:	ebb6 0e02 	subs.w	lr, r6, r2
2000791e:	eb75 0e03 	sbcs.w	lr, r5, r3
20007922:	bf22      	ittt	cs
20007924:	1ab6      	subcs	r6, r6, r2
20007926:	4675      	movcs	r5, lr
20007928:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
2000792c:	085b      	lsrs	r3, r3, #1
2000792e:	ea4f 0232 	mov.w	r2, r2, rrx
20007932:	ebb6 0e02 	subs.w	lr, r6, r2
20007936:	eb75 0e03 	sbcs.w	lr, r5, r3
2000793a:	bf22      	ittt	cs
2000793c:	1ab6      	subcs	r6, r6, r2
2000793e:	4675      	movcs	r5, lr
20007940:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20007944:	ea55 0e06 	orrs.w	lr, r5, r6
20007948:	d018      	beq.n	2000797c <__aeabi_ddiv+0x114>
2000794a:	ea4f 1505 	mov.w	r5, r5, lsl #4
2000794e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20007952:	ea4f 1606 	mov.w	r6, r6, lsl #4
20007956:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000795a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
2000795e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20007962:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20007966:	d1c0      	bne.n	200078ea <__aeabi_ddiv+0x82>
20007968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000796c:	d10b      	bne.n	20007986 <__aeabi_ddiv+0x11e>
2000796e:	ea41 0100 	orr.w	r1, r1, r0
20007972:	f04f 0000 	mov.w	r0, #0
20007976:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
2000797a:	e7b6      	b.n	200078ea <__aeabi_ddiv+0x82>
2000797c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20007980:	bf04      	itt	eq
20007982:	4301      	orreq	r1, r0
20007984:	2000      	moveq	r0, #0
20007986:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
2000798a:	bf88      	it	hi
2000798c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20007990:	f63f aeaf 	bhi.w	200076f2 <__aeabi_dmul+0xde>
20007994:	ebb5 0c03 	subs.w	ip, r5, r3
20007998:	bf04      	itt	eq
2000799a:	ebb6 0c02 	subseq.w	ip, r6, r2
2000799e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
200079a2:	f150 0000 	adcs.w	r0, r0, #0
200079a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
200079aa:	bd70      	pop	{r4, r5, r6, pc}
200079ac:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
200079b0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
200079b4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
200079b8:	bfc2      	ittt	gt
200079ba:	ebd4 050c 	rsbsgt	r5, r4, ip
200079be:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200079c2:	bd70      	popgt	{r4, r5, r6, pc}
200079c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200079c8:	f04f 0e00 	mov.w	lr, #0
200079cc:	3c01      	subs	r4, #1
200079ce:	e690      	b.n	200076f2 <__aeabi_dmul+0xde>
200079d0:	ea45 0e06 	orr.w	lr, r5, r6
200079d4:	e68d      	b.n	200076f2 <__aeabi_dmul+0xde>
200079d6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200079da:	ea94 0f0c 	teq	r4, ip
200079de:	bf08      	it	eq
200079e0:	ea95 0f0c 	teqeq	r5, ip
200079e4:	f43f af3b 	beq.w	2000785e <__aeabi_dmul+0x24a>
200079e8:	ea94 0f0c 	teq	r4, ip
200079ec:	d10a      	bne.n	20007a04 <__aeabi_ddiv+0x19c>
200079ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200079f2:	f47f af34 	bne.w	2000785e <__aeabi_dmul+0x24a>
200079f6:	ea95 0f0c 	teq	r5, ip
200079fa:	f47f af25 	bne.w	20007848 <__aeabi_dmul+0x234>
200079fe:	4610      	mov	r0, r2
20007a00:	4619      	mov	r1, r3
20007a02:	e72c      	b.n	2000785e <__aeabi_dmul+0x24a>
20007a04:	ea95 0f0c 	teq	r5, ip
20007a08:	d106      	bne.n	20007a18 <__aeabi_ddiv+0x1b0>
20007a0a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20007a0e:	f43f aefd 	beq.w	2000780c <__aeabi_dmul+0x1f8>
20007a12:	4610      	mov	r0, r2
20007a14:	4619      	mov	r1, r3
20007a16:	e722      	b.n	2000785e <__aeabi_dmul+0x24a>
20007a18:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20007a1c:	bf18      	it	ne
20007a1e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20007a22:	f47f aec5 	bne.w	200077b0 <__aeabi_dmul+0x19c>
20007a26:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20007a2a:	f47f af0d 	bne.w	20007848 <__aeabi_dmul+0x234>
20007a2e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20007a32:	f47f aeeb 	bne.w	2000780c <__aeabi_dmul+0x1f8>
20007a36:	e712      	b.n	2000785e <__aeabi_dmul+0x24a>

20007a38 <__gedf2>:
20007a38:	f04f 3cff 	mov.w	ip, #4294967295
20007a3c:	e006      	b.n	20007a4c <__cmpdf2+0x4>
20007a3e:	bf00      	nop

20007a40 <__ledf2>:
20007a40:	f04f 0c01 	mov.w	ip, #1
20007a44:	e002      	b.n	20007a4c <__cmpdf2+0x4>
20007a46:	bf00      	nop

20007a48 <__cmpdf2>:
20007a48:	f04f 0c01 	mov.w	ip, #1
20007a4c:	f84d cd04 	str.w	ip, [sp, #-4]!
20007a50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007a54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007a58:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007a5c:	bf18      	it	ne
20007a5e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20007a62:	d01b      	beq.n	20007a9c <__cmpdf2+0x54>
20007a64:	b001      	add	sp, #4
20007a66:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20007a6a:	bf0c      	ite	eq
20007a6c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20007a70:	ea91 0f03 	teqne	r1, r3
20007a74:	bf02      	ittt	eq
20007a76:	ea90 0f02 	teqeq	r0, r2
20007a7a:	2000      	moveq	r0, #0
20007a7c:	4770      	bxeq	lr
20007a7e:	f110 0f00 	cmn.w	r0, #0
20007a82:	ea91 0f03 	teq	r1, r3
20007a86:	bf58      	it	pl
20007a88:	4299      	cmppl	r1, r3
20007a8a:	bf08      	it	eq
20007a8c:	4290      	cmpeq	r0, r2
20007a8e:	bf2c      	ite	cs
20007a90:	17d8      	asrcs	r0, r3, #31
20007a92:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20007a96:	f040 0001 	orr.w	r0, r0, #1
20007a9a:	4770      	bx	lr
20007a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20007aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007aa4:	d102      	bne.n	20007aac <__cmpdf2+0x64>
20007aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20007aaa:	d107      	bne.n	20007abc <__cmpdf2+0x74>
20007aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20007ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20007ab4:	d1d6      	bne.n	20007a64 <__cmpdf2+0x1c>
20007ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20007aba:	d0d3      	beq.n	20007a64 <__cmpdf2+0x1c>
20007abc:	f85d 0b04 	ldr.w	r0, [sp], #4
20007ac0:	4770      	bx	lr
20007ac2:	bf00      	nop

20007ac4 <__aeabi_cdrcmple>:
20007ac4:	4684      	mov	ip, r0
20007ac6:	4610      	mov	r0, r2
20007ac8:	4662      	mov	r2, ip
20007aca:	468c      	mov	ip, r1
20007acc:	4619      	mov	r1, r3
20007ace:	4663      	mov	r3, ip
20007ad0:	e000      	b.n	20007ad4 <__aeabi_cdcmpeq>
20007ad2:	bf00      	nop

20007ad4 <__aeabi_cdcmpeq>:
20007ad4:	b501      	push	{r0, lr}
20007ad6:	f7ff ffb7 	bl	20007a48 <__cmpdf2>
20007ada:	2800      	cmp	r0, #0
20007adc:	bf48      	it	mi
20007ade:	f110 0f00 	cmnmi.w	r0, #0
20007ae2:	bd01      	pop	{r0, pc}

20007ae4 <__aeabi_dcmpeq>:
20007ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
20007ae8:	f7ff fff4 	bl	20007ad4 <__aeabi_cdcmpeq>
20007aec:	bf0c      	ite	eq
20007aee:	2001      	moveq	r0, #1
20007af0:	2000      	movne	r0, #0
20007af2:	f85d fb08 	ldr.w	pc, [sp], #8
20007af6:	bf00      	nop

20007af8 <__aeabi_dcmplt>:
20007af8:	f84d ed08 	str.w	lr, [sp, #-8]!
20007afc:	f7ff ffea 	bl	20007ad4 <__aeabi_cdcmpeq>
20007b00:	bf34      	ite	cc
20007b02:	2001      	movcc	r0, #1
20007b04:	2000      	movcs	r0, #0
20007b06:	f85d fb08 	ldr.w	pc, [sp], #8
20007b0a:	bf00      	nop

20007b0c <__aeabi_dcmple>:
20007b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
20007b10:	f7ff ffe0 	bl	20007ad4 <__aeabi_cdcmpeq>
20007b14:	bf94      	ite	ls
20007b16:	2001      	movls	r0, #1
20007b18:	2000      	movhi	r0, #0
20007b1a:	f85d fb08 	ldr.w	pc, [sp], #8
20007b1e:	bf00      	nop

20007b20 <__aeabi_dcmpge>:
20007b20:	f84d ed08 	str.w	lr, [sp, #-8]!
20007b24:	f7ff ffce 	bl	20007ac4 <__aeabi_cdrcmple>
20007b28:	bf94      	ite	ls
20007b2a:	2001      	movls	r0, #1
20007b2c:	2000      	movhi	r0, #0
20007b2e:	f85d fb08 	ldr.w	pc, [sp], #8
20007b32:	bf00      	nop

20007b34 <__aeabi_dcmpgt>:
20007b34:	f84d ed08 	str.w	lr, [sp, #-8]!
20007b38:	f7ff ffc4 	bl	20007ac4 <__aeabi_cdrcmple>
20007b3c:	bf34      	ite	cc
20007b3e:	2001      	movcc	r0, #1
20007b40:	2000      	movcs	r0, #0
20007b42:	f85d fb08 	ldr.w	pc, [sp], #8
20007b46:	bf00      	nop

20007b48 <__aeabi_d2iz>:
20007b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
20007b4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20007b50:	d215      	bcs.n	20007b7e <__aeabi_d2iz+0x36>
20007b52:	d511      	bpl.n	20007b78 <__aeabi_d2iz+0x30>
20007b54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20007b58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20007b5c:	d912      	bls.n	20007b84 <__aeabi_d2iz+0x3c>
20007b5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20007b62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20007b66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20007b6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20007b6e:	fa23 f002 	lsr.w	r0, r3, r2
20007b72:	bf18      	it	ne
20007b74:	4240      	negne	r0, r0
20007b76:	4770      	bx	lr
20007b78:	f04f 0000 	mov.w	r0, #0
20007b7c:	4770      	bx	lr
20007b7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20007b82:	d105      	bne.n	20007b90 <__aeabi_d2iz+0x48>
20007b84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20007b88:	bf08      	it	eq
20007b8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20007b8e:	4770      	bx	lr
20007b90:	f04f 0000 	mov.w	r0, #0
20007b94:	4770      	bx	lr
20007b96:	bf00      	nop

20007b98 <__aeabi_uldivmod>:
20007b98:	b94b      	cbnz	r3, 20007bae <__aeabi_uldivmod+0x16>
20007b9a:	b942      	cbnz	r2, 20007bae <__aeabi_uldivmod+0x16>
20007b9c:	2900      	cmp	r1, #0
20007b9e:	bf08      	it	eq
20007ba0:	2800      	cmpeq	r0, #0
20007ba2:	d002      	beq.n	20007baa <__aeabi_uldivmod+0x12>
20007ba4:	f04f 31ff 	mov.w	r1, #4294967295
20007ba8:	4608      	mov	r0, r1
20007baa:	f7ff bb79 	b.w	200072a0 <__aeabi_idiv0>
20007bae:	b082      	sub	sp, #8
20007bb0:	46ec      	mov	ip, sp
20007bb2:	e92d 5000 	stmdb	sp!, {ip, lr}
20007bb6:	f000 f805 	bl	20007bc4 <__gnu_uldivmod_helper>
20007bba:	f8dd e004 	ldr.w	lr, [sp, #4]
20007bbe:	b002      	add	sp, #8
20007bc0:	bc0c      	pop	{r2, r3}
20007bc2:	4770      	bx	lr

20007bc4 <__gnu_uldivmod_helper>:
20007bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007bc6:	4614      	mov	r4, r2
20007bc8:	461d      	mov	r5, r3
20007bca:	4606      	mov	r6, r0
20007bcc:	460f      	mov	r7, r1
20007bce:	f000 f9d7 	bl	20007f80 <__udivdi3>
20007bd2:	fb00 f505 	mul.w	r5, r0, r5
20007bd6:	fba0 2304 	umull	r2, r3, r0, r4
20007bda:	fb04 5401 	mla	r4, r4, r1, r5
20007bde:	18e3      	adds	r3, r4, r3
20007be0:	1ab6      	subs	r6, r6, r2
20007be2:	eb67 0703 	sbc.w	r7, r7, r3
20007be6:	9b06      	ldr	r3, [sp, #24]
20007be8:	e9c3 6700 	strd	r6, r7, [r3]
20007bec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007bee:	bf00      	nop

20007bf0 <__gnu_ldivmod_helper>:
20007bf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20007bf2:	4614      	mov	r4, r2
20007bf4:	461d      	mov	r5, r3
20007bf6:	4606      	mov	r6, r0
20007bf8:	460f      	mov	r7, r1
20007bfa:	f000 f80f 	bl	20007c1c <__divdi3>
20007bfe:	fb00 f505 	mul.w	r5, r0, r5
20007c02:	fba0 2304 	umull	r2, r3, r0, r4
20007c06:	fb04 5401 	mla	r4, r4, r1, r5
20007c0a:	18e3      	adds	r3, r4, r3
20007c0c:	1ab6      	subs	r6, r6, r2
20007c0e:	eb67 0703 	sbc.w	r7, r7, r3
20007c12:	9b06      	ldr	r3, [sp, #24]
20007c14:	e9c3 6700 	strd	r6, r7, [r3]
20007c18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20007c1a:	bf00      	nop

20007c1c <__divdi3>:
20007c1c:	2900      	cmp	r1, #0
20007c1e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007c22:	b085      	sub	sp, #20
20007c24:	f2c0 80c8 	blt.w	20007db8 <__divdi3+0x19c>
20007c28:	2600      	movs	r6, #0
20007c2a:	2b00      	cmp	r3, #0
20007c2c:	f2c0 80bf 	blt.w	20007dae <__divdi3+0x192>
20007c30:	4689      	mov	r9, r1
20007c32:	4614      	mov	r4, r2
20007c34:	4605      	mov	r5, r0
20007c36:	469b      	mov	fp, r3
20007c38:	2b00      	cmp	r3, #0
20007c3a:	d14a      	bne.n	20007cd2 <__divdi3+0xb6>
20007c3c:	428a      	cmp	r2, r1
20007c3e:	d957      	bls.n	20007cf0 <__divdi3+0xd4>
20007c40:	fab2 f382 	clz	r3, r2
20007c44:	b153      	cbz	r3, 20007c5c <__divdi3+0x40>
20007c46:	f1c3 0020 	rsb	r0, r3, #32
20007c4a:	fa01 f903 	lsl.w	r9, r1, r3
20007c4e:	fa25 f800 	lsr.w	r8, r5, r0
20007c52:	fa12 f403 	lsls.w	r4, r2, r3
20007c56:	409d      	lsls	r5, r3
20007c58:	ea48 0909 	orr.w	r9, r8, r9
20007c5c:	0c27      	lsrs	r7, r4, #16
20007c5e:	4648      	mov	r0, r9
20007c60:	4639      	mov	r1, r7
20007c62:	fa1f fb84 	uxth.w	fp, r4
20007c66:	f7ff f9df 	bl	20007028 <__aeabi_uidiv>
20007c6a:	4639      	mov	r1, r7
20007c6c:	4682      	mov	sl, r0
20007c6e:	4648      	mov	r0, r9
20007c70:	f7ff fb08 	bl	20007284 <__aeabi_uidivmod>
20007c74:	0c2a      	lsrs	r2, r5, #16
20007c76:	fb0b f30a 	mul.w	r3, fp, sl
20007c7a:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20007c7e:	454b      	cmp	r3, r9
20007c80:	d909      	bls.n	20007c96 <__divdi3+0x7a>
20007c82:	eb19 0904 	adds.w	r9, r9, r4
20007c86:	f10a 3aff 	add.w	sl, sl, #4294967295
20007c8a:	d204      	bcs.n	20007c96 <__divdi3+0x7a>
20007c8c:	454b      	cmp	r3, r9
20007c8e:	bf84      	itt	hi
20007c90:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007c94:	44a1      	addhi	r9, r4
20007c96:	ebc3 0909 	rsb	r9, r3, r9
20007c9a:	4639      	mov	r1, r7
20007c9c:	4648      	mov	r0, r9
20007c9e:	b2ad      	uxth	r5, r5
20007ca0:	f7ff f9c2 	bl	20007028 <__aeabi_uidiv>
20007ca4:	4639      	mov	r1, r7
20007ca6:	4680      	mov	r8, r0
20007ca8:	4648      	mov	r0, r9
20007caa:	f7ff faeb 	bl	20007284 <__aeabi_uidivmod>
20007cae:	fb0b fb08 	mul.w	fp, fp, r8
20007cb2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007cb6:	45ab      	cmp	fp, r5
20007cb8:	d907      	bls.n	20007cca <__divdi3+0xae>
20007cba:	192d      	adds	r5, r5, r4
20007cbc:	f108 38ff 	add.w	r8, r8, #4294967295
20007cc0:	d203      	bcs.n	20007cca <__divdi3+0xae>
20007cc2:	45ab      	cmp	fp, r5
20007cc4:	bf88      	it	hi
20007cc6:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007cca:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007cce:	2700      	movs	r7, #0
20007cd0:	e003      	b.n	20007cda <__divdi3+0xbe>
20007cd2:	428b      	cmp	r3, r1
20007cd4:	d957      	bls.n	20007d86 <__divdi3+0x16a>
20007cd6:	2700      	movs	r7, #0
20007cd8:	46b8      	mov	r8, r7
20007cda:	4642      	mov	r2, r8
20007cdc:	463b      	mov	r3, r7
20007cde:	b116      	cbz	r6, 20007ce6 <__divdi3+0xca>
20007ce0:	4252      	negs	r2, r2
20007ce2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007ce6:	4619      	mov	r1, r3
20007ce8:	4610      	mov	r0, r2
20007cea:	b005      	add	sp, #20
20007cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20007cf0:	b922      	cbnz	r2, 20007cfc <__divdi3+0xe0>
20007cf2:	4611      	mov	r1, r2
20007cf4:	2001      	movs	r0, #1
20007cf6:	f7ff f997 	bl	20007028 <__aeabi_uidiv>
20007cfa:	4604      	mov	r4, r0
20007cfc:	fab4 f884 	clz	r8, r4
20007d00:	f1b8 0f00 	cmp.w	r8, #0
20007d04:	d15e      	bne.n	20007dc4 <__divdi3+0x1a8>
20007d06:	ebc4 0809 	rsb	r8, r4, r9
20007d0a:	0c27      	lsrs	r7, r4, #16
20007d0c:	fa1f f984 	uxth.w	r9, r4
20007d10:	2101      	movs	r1, #1
20007d12:	9102      	str	r1, [sp, #8]
20007d14:	4639      	mov	r1, r7
20007d16:	4640      	mov	r0, r8
20007d18:	f7ff f986 	bl	20007028 <__aeabi_uidiv>
20007d1c:	4639      	mov	r1, r7
20007d1e:	4682      	mov	sl, r0
20007d20:	4640      	mov	r0, r8
20007d22:	f7ff faaf 	bl	20007284 <__aeabi_uidivmod>
20007d26:	ea4f 4815 	mov.w	r8, r5, lsr #16
20007d2a:	fb09 f30a 	mul.w	r3, r9, sl
20007d2e:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20007d32:	455b      	cmp	r3, fp
20007d34:	d909      	bls.n	20007d4a <__divdi3+0x12e>
20007d36:	eb1b 0b04 	adds.w	fp, fp, r4
20007d3a:	f10a 3aff 	add.w	sl, sl, #4294967295
20007d3e:	d204      	bcs.n	20007d4a <__divdi3+0x12e>
20007d40:	455b      	cmp	r3, fp
20007d42:	bf84      	itt	hi
20007d44:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007d48:	44a3      	addhi	fp, r4
20007d4a:	ebc3 0b0b 	rsb	fp, r3, fp
20007d4e:	4639      	mov	r1, r7
20007d50:	4658      	mov	r0, fp
20007d52:	b2ad      	uxth	r5, r5
20007d54:	f7ff f968 	bl	20007028 <__aeabi_uidiv>
20007d58:	4639      	mov	r1, r7
20007d5a:	4680      	mov	r8, r0
20007d5c:	4658      	mov	r0, fp
20007d5e:	f7ff fa91 	bl	20007284 <__aeabi_uidivmod>
20007d62:	fb09 f908 	mul.w	r9, r9, r8
20007d66:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20007d6a:	45a9      	cmp	r9, r5
20007d6c:	d907      	bls.n	20007d7e <__divdi3+0x162>
20007d6e:	192d      	adds	r5, r5, r4
20007d70:	f108 38ff 	add.w	r8, r8, #4294967295
20007d74:	d203      	bcs.n	20007d7e <__divdi3+0x162>
20007d76:	45a9      	cmp	r9, r5
20007d78:	bf88      	it	hi
20007d7a:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007d7e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20007d82:	9f02      	ldr	r7, [sp, #8]
20007d84:	e7a9      	b.n	20007cda <__divdi3+0xbe>
20007d86:	fab3 f783 	clz	r7, r3
20007d8a:	2f00      	cmp	r7, #0
20007d8c:	d168      	bne.n	20007e60 <__divdi3+0x244>
20007d8e:	428b      	cmp	r3, r1
20007d90:	bf2c      	ite	cs
20007d92:	f04f 0900 	movcs.w	r9, #0
20007d96:	f04f 0901 	movcc.w	r9, #1
20007d9a:	4282      	cmp	r2, r0
20007d9c:	bf8c      	ite	hi
20007d9e:	464c      	movhi	r4, r9
20007da0:	f049 0401 	orrls.w	r4, r9, #1
20007da4:	2c00      	cmp	r4, #0
20007da6:	d096      	beq.n	20007cd6 <__divdi3+0xba>
20007da8:	f04f 0801 	mov.w	r8, #1
20007dac:	e795      	b.n	20007cda <__divdi3+0xbe>
20007dae:	4252      	negs	r2, r2
20007db0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20007db4:	43f6      	mvns	r6, r6
20007db6:	e73b      	b.n	20007c30 <__divdi3+0x14>
20007db8:	4240      	negs	r0, r0
20007dba:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20007dbe:	f04f 36ff 	mov.w	r6, #4294967295
20007dc2:	e732      	b.n	20007c2a <__divdi3+0xe>
20007dc4:	fa04 f408 	lsl.w	r4, r4, r8
20007dc8:	f1c8 0720 	rsb	r7, r8, #32
20007dcc:	fa35 f307 	lsrs.w	r3, r5, r7
20007dd0:	fa29 fa07 	lsr.w	sl, r9, r7
20007dd4:	0c27      	lsrs	r7, r4, #16
20007dd6:	fa09 fb08 	lsl.w	fp, r9, r8
20007dda:	4639      	mov	r1, r7
20007ddc:	4650      	mov	r0, sl
20007dde:	ea43 020b 	orr.w	r2, r3, fp
20007de2:	9202      	str	r2, [sp, #8]
20007de4:	f7ff f920 	bl	20007028 <__aeabi_uidiv>
20007de8:	4639      	mov	r1, r7
20007dea:	fa1f f984 	uxth.w	r9, r4
20007dee:	4683      	mov	fp, r0
20007df0:	4650      	mov	r0, sl
20007df2:	f7ff fa47 	bl	20007284 <__aeabi_uidivmod>
20007df6:	9802      	ldr	r0, [sp, #8]
20007df8:	fb09 f20b 	mul.w	r2, r9, fp
20007dfc:	0c03      	lsrs	r3, r0, #16
20007dfe:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20007e02:	429a      	cmp	r2, r3
20007e04:	d904      	bls.n	20007e10 <__divdi3+0x1f4>
20007e06:	191b      	adds	r3, r3, r4
20007e08:	f10b 3bff 	add.w	fp, fp, #4294967295
20007e0c:	f0c0 80b1 	bcc.w	20007f72 <__divdi3+0x356>
20007e10:	1a9b      	subs	r3, r3, r2
20007e12:	4639      	mov	r1, r7
20007e14:	4618      	mov	r0, r3
20007e16:	9301      	str	r3, [sp, #4]
20007e18:	f7ff f906 	bl	20007028 <__aeabi_uidiv>
20007e1c:	9901      	ldr	r1, [sp, #4]
20007e1e:	4682      	mov	sl, r0
20007e20:	4608      	mov	r0, r1
20007e22:	4639      	mov	r1, r7
20007e24:	f7ff fa2e 	bl	20007284 <__aeabi_uidivmod>
20007e28:	f8dd c008 	ldr.w	ip, [sp, #8]
20007e2c:	fb09 f30a 	mul.w	r3, r9, sl
20007e30:	fa1f f08c 	uxth.w	r0, ip
20007e34:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20007e38:	4293      	cmp	r3, r2
20007e3a:	d908      	bls.n	20007e4e <__divdi3+0x232>
20007e3c:	1912      	adds	r2, r2, r4
20007e3e:	f10a 3aff 	add.w	sl, sl, #4294967295
20007e42:	d204      	bcs.n	20007e4e <__divdi3+0x232>
20007e44:	4293      	cmp	r3, r2
20007e46:	bf84      	itt	hi
20007e48:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20007e4c:	1912      	addhi	r2, r2, r4
20007e4e:	fa05 f508 	lsl.w	r5, r5, r8
20007e52:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20007e56:	ebc3 0802 	rsb	r8, r3, r2
20007e5a:	f8cd e008 	str.w	lr, [sp, #8]
20007e5e:	e759      	b.n	20007d14 <__divdi3+0xf8>
20007e60:	f1c7 0020 	rsb	r0, r7, #32
20007e64:	fa03 fa07 	lsl.w	sl, r3, r7
20007e68:	40c2      	lsrs	r2, r0
20007e6a:	fa35 f300 	lsrs.w	r3, r5, r0
20007e6e:	ea42 0b0a 	orr.w	fp, r2, sl
20007e72:	fa21 f800 	lsr.w	r8, r1, r0
20007e76:	fa01 f907 	lsl.w	r9, r1, r7
20007e7a:	4640      	mov	r0, r8
20007e7c:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20007e80:	ea43 0109 	orr.w	r1, r3, r9
20007e84:	9102      	str	r1, [sp, #8]
20007e86:	4651      	mov	r1, sl
20007e88:	fa1f f28b 	uxth.w	r2, fp
20007e8c:	9203      	str	r2, [sp, #12]
20007e8e:	f7ff f8cb 	bl	20007028 <__aeabi_uidiv>
20007e92:	4651      	mov	r1, sl
20007e94:	4681      	mov	r9, r0
20007e96:	4640      	mov	r0, r8
20007e98:	f7ff f9f4 	bl	20007284 <__aeabi_uidivmod>
20007e9c:	9b03      	ldr	r3, [sp, #12]
20007e9e:	f8dd c008 	ldr.w	ip, [sp, #8]
20007ea2:	fb03 f209 	mul.w	r2, r3, r9
20007ea6:	ea4f 401c 	mov.w	r0, ip, lsr #16
20007eaa:	fa14 f307 	lsls.w	r3, r4, r7
20007eae:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20007eb2:	42a2      	cmp	r2, r4
20007eb4:	d904      	bls.n	20007ec0 <__divdi3+0x2a4>
20007eb6:	eb14 040b 	adds.w	r4, r4, fp
20007eba:	f109 39ff 	add.w	r9, r9, #4294967295
20007ebe:	d352      	bcc.n	20007f66 <__divdi3+0x34a>
20007ec0:	1aa4      	subs	r4, r4, r2
20007ec2:	4651      	mov	r1, sl
20007ec4:	4620      	mov	r0, r4
20007ec6:	9301      	str	r3, [sp, #4]
20007ec8:	f7ff f8ae 	bl	20007028 <__aeabi_uidiv>
20007ecc:	4651      	mov	r1, sl
20007ece:	4680      	mov	r8, r0
20007ed0:	4620      	mov	r0, r4
20007ed2:	f7ff f9d7 	bl	20007284 <__aeabi_uidivmod>
20007ed6:	9803      	ldr	r0, [sp, #12]
20007ed8:	f8dd c008 	ldr.w	ip, [sp, #8]
20007edc:	fb00 f208 	mul.w	r2, r0, r8
20007ee0:	fa1f f38c 	uxth.w	r3, ip
20007ee4:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20007ee8:	9b01      	ldr	r3, [sp, #4]
20007eea:	4282      	cmp	r2, r0
20007eec:	d904      	bls.n	20007ef8 <__divdi3+0x2dc>
20007eee:	eb10 000b 	adds.w	r0, r0, fp
20007ef2:	f108 38ff 	add.w	r8, r8, #4294967295
20007ef6:	d330      	bcc.n	20007f5a <__divdi3+0x33e>
20007ef8:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20007efc:	fa1f fc83 	uxth.w	ip, r3
20007f00:	0c1b      	lsrs	r3, r3, #16
20007f02:	1a80      	subs	r0, r0, r2
20007f04:	fa1f fe88 	uxth.w	lr, r8
20007f08:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20007f0c:	fb0c f90e 	mul.w	r9, ip, lr
20007f10:	fb0c fc0a 	mul.w	ip, ip, sl
20007f14:	fb03 c10e 	mla	r1, r3, lr, ip
20007f18:	fb03 f20a 	mul.w	r2, r3, sl
20007f1c:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20007f20:	458c      	cmp	ip, r1
20007f22:	bf88      	it	hi
20007f24:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20007f28:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20007f2c:	4570      	cmp	r0, lr
20007f2e:	d310      	bcc.n	20007f52 <__divdi3+0x336>
20007f30:	fa1f f989 	uxth.w	r9, r9
20007f34:	fa05 f707 	lsl.w	r7, r5, r7
20007f38:	eb09 4001 	add.w	r0, r9, r1, lsl #16
20007f3c:	bf14      	ite	ne
20007f3e:	2200      	movne	r2, #0
20007f40:	2201      	moveq	r2, #1
20007f42:	4287      	cmp	r7, r0
20007f44:	bf2c      	ite	cs
20007f46:	2700      	movcs	r7, #0
20007f48:	f002 0701 	andcc.w	r7, r2, #1
20007f4c:	2f00      	cmp	r7, #0
20007f4e:	f43f aec4 	beq.w	20007cda <__divdi3+0xbe>
20007f52:	f108 38ff 	add.w	r8, r8, #4294967295
20007f56:	2700      	movs	r7, #0
20007f58:	e6bf      	b.n	20007cda <__divdi3+0xbe>
20007f5a:	4282      	cmp	r2, r0
20007f5c:	bf84      	itt	hi
20007f5e:	4458      	addhi	r0, fp
20007f60:	f108 38ff 	addhi.w	r8, r8, #4294967295
20007f64:	e7c8      	b.n	20007ef8 <__divdi3+0x2dc>
20007f66:	42a2      	cmp	r2, r4
20007f68:	bf84      	itt	hi
20007f6a:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007f6e:	445c      	addhi	r4, fp
20007f70:	e7a6      	b.n	20007ec0 <__divdi3+0x2a4>
20007f72:	429a      	cmp	r2, r3
20007f74:	bf84      	itt	hi
20007f76:	f10b 3bff 	addhi.w	fp, fp, #4294967295
20007f7a:	191b      	addhi	r3, r3, r4
20007f7c:	e748      	b.n	20007e10 <__divdi3+0x1f4>
20007f7e:	bf00      	nop

20007f80 <__udivdi3>:
20007f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20007f84:	460c      	mov	r4, r1
20007f86:	b083      	sub	sp, #12
20007f88:	4680      	mov	r8, r0
20007f8a:	4616      	mov	r6, r2
20007f8c:	4689      	mov	r9, r1
20007f8e:	461f      	mov	r7, r3
20007f90:	4615      	mov	r5, r2
20007f92:	468a      	mov	sl, r1
20007f94:	2b00      	cmp	r3, #0
20007f96:	d14b      	bne.n	20008030 <__udivdi3+0xb0>
20007f98:	428a      	cmp	r2, r1
20007f9a:	d95c      	bls.n	20008056 <__udivdi3+0xd6>
20007f9c:	fab2 f382 	clz	r3, r2
20007fa0:	b15b      	cbz	r3, 20007fba <__udivdi3+0x3a>
20007fa2:	f1c3 0020 	rsb	r0, r3, #32
20007fa6:	fa01 fa03 	lsl.w	sl, r1, r3
20007faa:	fa28 f200 	lsr.w	r2, r8, r0
20007fae:	fa16 f503 	lsls.w	r5, r6, r3
20007fb2:	fa08 f803 	lsl.w	r8, r8, r3
20007fb6:	ea42 0a0a 	orr.w	sl, r2, sl
20007fba:	0c2e      	lsrs	r6, r5, #16
20007fbc:	4650      	mov	r0, sl
20007fbe:	4631      	mov	r1, r6
20007fc0:	b2af      	uxth	r7, r5
20007fc2:	f7ff f831 	bl	20007028 <__aeabi_uidiv>
20007fc6:	4631      	mov	r1, r6
20007fc8:	ea4f 4418 	mov.w	r4, r8, lsr #16
20007fcc:	4681      	mov	r9, r0
20007fce:	4650      	mov	r0, sl
20007fd0:	f7ff f958 	bl	20007284 <__aeabi_uidivmod>
20007fd4:	fb07 f309 	mul.w	r3, r7, r9
20007fd8:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
20007fdc:	4553      	cmp	r3, sl
20007fde:	d909      	bls.n	20007ff4 <__udivdi3+0x74>
20007fe0:	eb1a 0a05 	adds.w	sl, sl, r5
20007fe4:	f109 39ff 	add.w	r9, r9, #4294967295
20007fe8:	d204      	bcs.n	20007ff4 <__udivdi3+0x74>
20007fea:	4553      	cmp	r3, sl
20007fec:	bf84      	itt	hi
20007fee:	f109 39ff 	addhi.w	r9, r9, #4294967295
20007ff2:	44aa      	addhi	sl, r5
20007ff4:	ebc3 0a0a 	rsb	sl, r3, sl
20007ff8:	4631      	mov	r1, r6
20007ffa:	4650      	mov	r0, sl
20007ffc:	fa1f f888 	uxth.w	r8, r8
20008000:	f7ff f812 	bl	20007028 <__aeabi_uidiv>
20008004:	4631      	mov	r1, r6
20008006:	4604      	mov	r4, r0
20008008:	4650      	mov	r0, sl
2000800a:	f7ff f93b 	bl	20007284 <__aeabi_uidivmod>
2000800e:	fb07 f704 	mul.w	r7, r7, r4
20008012:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
20008016:	4547      	cmp	r7, r8
20008018:	d906      	bls.n	20008028 <__udivdi3+0xa8>
2000801a:	3c01      	subs	r4, #1
2000801c:	eb18 0805 	adds.w	r8, r8, r5
20008020:	d202      	bcs.n	20008028 <__udivdi3+0xa8>
20008022:	4547      	cmp	r7, r8
20008024:	bf88      	it	hi
20008026:	3c01      	subhi	r4, #1
20008028:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000802c:	2600      	movs	r6, #0
2000802e:	e05c      	b.n	200080ea <__udivdi3+0x16a>
20008030:	428b      	cmp	r3, r1
20008032:	d858      	bhi.n	200080e6 <__udivdi3+0x166>
20008034:	fab3 f683 	clz	r6, r3
20008038:	2e00      	cmp	r6, #0
2000803a:	d15b      	bne.n	200080f4 <__udivdi3+0x174>
2000803c:	428b      	cmp	r3, r1
2000803e:	bf2c      	ite	cs
20008040:	2200      	movcs	r2, #0
20008042:	2201      	movcc	r2, #1
20008044:	4285      	cmp	r5, r0
20008046:	bf8c      	ite	hi
20008048:	4615      	movhi	r5, r2
2000804a:	f042 0501 	orrls.w	r5, r2, #1
2000804e:	2d00      	cmp	r5, #0
20008050:	d049      	beq.n	200080e6 <__udivdi3+0x166>
20008052:	2401      	movs	r4, #1
20008054:	e049      	b.n	200080ea <__udivdi3+0x16a>
20008056:	b922      	cbnz	r2, 20008062 <__udivdi3+0xe2>
20008058:	4611      	mov	r1, r2
2000805a:	2001      	movs	r0, #1
2000805c:	f7fe ffe4 	bl	20007028 <__aeabi_uidiv>
20008060:	4605      	mov	r5, r0
20008062:	fab5 f685 	clz	r6, r5
20008066:	2e00      	cmp	r6, #0
20008068:	f040 80ba 	bne.w	200081e0 <__udivdi3+0x260>
2000806c:	1b64      	subs	r4, r4, r5
2000806e:	0c2f      	lsrs	r7, r5, #16
20008070:	fa1f fa85 	uxth.w	sl, r5
20008074:	2601      	movs	r6, #1
20008076:	4639      	mov	r1, r7
20008078:	4620      	mov	r0, r4
2000807a:	f7fe ffd5 	bl	20007028 <__aeabi_uidiv>
2000807e:	4639      	mov	r1, r7
20008080:	ea4f 4b18 	mov.w	fp, r8, lsr #16
20008084:	4681      	mov	r9, r0
20008086:	4620      	mov	r0, r4
20008088:	f7ff f8fc 	bl	20007284 <__aeabi_uidivmod>
2000808c:	fb0a f309 	mul.w	r3, sl, r9
20008090:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
20008094:	455b      	cmp	r3, fp
20008096:	d909      	bls.n	200080ac <__udivdi3+0x12c>
20008098:	eb1b 0b05 	adds.w	fp, fp, r5
2000809c:	f109 39ff 	add.w	r9, r9, #4294967295
200080a0:	d204      	bcs.n	200080ac <__udivdi3+0x12c>
200080a2:	455b      	cmp	r3, fp
200080a4:	bf84      	itt	hi
200080a6:	f109 39ff 	addhi.w	r9, r9, #4294967295
200080aa:	44ab      	addhi	fp, r5
200080ac:	ebc3 0b0b 	rsb	fp, r3, fp
200080b0:	4639      	mov	r1, r7
200080b2:	4658      	mov	r0, fp
200080b4:	fa1f f888 	uxth.w	r8, r8
200080b8:	f7fe ffb6 	bl	20007028 <__aeabi_uidiv>
200080bc:	4639      	mov	r1, r7
200080be:	4604      	mov	r4, r0
200080c0:	4658      	mov	r0, fp
200080c2:	f7ff f8df 	bl	20007284 <__aeabi_uidivmod>
200080c6:	fb0a fa04 	mul.w	sl, sl, r4
200080ca:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
200080ce:	45c2      	cmp	sl, r8
200080d0:	d906      	bls.n	200080e0 <__udivdi3+0x160>
200080d2:	3c01      	subs	r4, #1
200080d4:	eb18 0805 	adds.w	r8, r8, r5
200080d8:	d202      	bcs.n	200080e0 <__udivdi3+0x160>
200080da:	45c2      	cmp	sl, r8
200080dc:	bf88      	it	hi
200080de:	3c01      	subhi	r4, #1
200080e0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
200080e4:	e001      	b.n	200080ea <__udivdi3+0x16a>
200080e6:	2600      	movs	r6, #0
200080e8:	4634      	mov	r4, r6
200080ea:	4631      	mov	r1, r6
200080ec:	4620      	mov	r0, r4
200080ee:	b003      	add	sp, #12
200080f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200080f4:	f1c6 0020 	rsb	r0, r6, #32
200080f8:	40b3      	lsls	r3, r6
200080fa:	fa32 f700 	lsrs.w	r7, r2, r0
200080fe:	fa21 fb00 	lsr.w	fp, r1, r0
20008102:	431f      	orrs	r7, r3
20008104:	fa14 f206 	lsls.w	r2, r4, r6
20008108:	fa28 f100 	lsr.w	r1, r8, r0
2000810c:	4658      	mov	r0, fp
2000810e:	ea4f 4a17 	mov.w	sl, r7, lsr #16
20008112:	4311      	orrs	r1, r2
20008114:	9100      	str	r1, [sp, #0]
20008116:	4651      	mov	r1, sl
20008118:	b2bb      	uxth	r3, r7
2000811a:	9301      	str	r3, [sp, #4]
2000811c:	f7fe ff84 	bl	20007028 <__aeabi_uidiv>
20008120:	4651      	mov	r1, sl
20008122:	40b5      	lsls	r5, r6
20008124:	4681      	mov	r9, r0
20008126:	4658      	mov	r0, fp
20008128:	f7ff f8ac 	bl	20007284 <__aeabi_uidivmod>
2000812c:	9c01      	ldr	r4, [sp, #4]
2000812e:	9800      	ldr	r0, [sp, #0]
20008130:	fb04 f309 	mul.w	r3, r4, r9
20008134:	ea4f 4c10 	mov.w	ip, r0, lsr #16
20008138:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000813c:	455b      	cmp	r3, fp
2000813e:	d905      	bls.n	2000814c <__udivdi3+0x1cc>
20008140:	eb1b 0b07 	adds.w	fp, fp, r7
20008144:	f109 39ff 	add.w	r9, r9, #4294967295
20008148:	f0c0 808e 	bcc.w	20008268 <__udivdi3+0x2e8>
2000814c:	ebc3 0b0b 	rsb	fp, r3, fp
20008150:	4651      	mov	r1, sl
20008152:	4658      	mov	r0, fp
20008154:	f7fe ff68 	bl	20007028 <__aeabi_uidiv>
20008158:	4651      	mov	r1, sl
2000815a:	4604      	mov	r4, r0
2000815c:	4658      	mov	r0, fp
2000815e:	f7ff f891 	bl	20007284 <__aeabi_uidivmod>
20008162:	9801      	ldr	r0, [sp, #4]
20008164:	9a00      	ldr	r2, [sp, #0]
20008166:	fb00 f304 	mul.w	r3, r0, r4
2000816a:	fa1f fc82 	uxth.w	ip, r2
2000816e:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
20008172:	4293      	cmp	r3, r2
20008174:	d906      	bls.n	20008184 <__udivdi3+0x204>
20008176:	3c01      	subs	r4, #1
20008178:	19d2      	adds	r2, r2, r7
2000817a:	d203      	bcs.n	20008184 <__udivdi3+0x204>
2000817c:	4293      	cmp	r3, r2
2000817e:	d901      	bls.n	20008184 <__udivdi3+0x204>
20008180:	19d2      	adds	r2, r2, r7
20008182:	3c01      	subs	r4, #1
20008184:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
20008188:	b2a8      	uxth	r0, r5
2000818a:	1ad2      	subs	r2, r2, r3
2000818c:	0c2d      	lsrs	r5, r5, #16
2000818e:	fa1f fc84 	uxth.w	ip, r4
20008192:	0c23      	lsrs	r3, r4, #16
20008194:	fb00 f70c 	mul.w	r7, r0, ip
20008198:	fb00 fe03 	mul.w	lr, r0, r3
2000819c:	fb05 e10c 	mla	r1, r5, ip, lr
200081a0:	fb05 f503 	mul.w	r5, r5, r3
200081a4:	eb01 4117 	add.w	r1, r1, r7, lsr #16
200081a8:	458e      	cmp	lr, r1
200081aa:	bf88      	it	hi
200081ac:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
200081b0:	eb05 4511 	add.w	r5, r5, r1, lsr #16
200081b4:	42aa      	cmp	r2, r5
200081b6:	d310      	bcc.n	200081da <__udivdi3+0x25a>
200081b8:	b2bf      	uxth	r7, r7
200081ba:	fa08 f606 	lsl.w	r6, r8, r6
200081be:	eb07 4201 	add.w	r2, r7, r1, lsl #16
200081c2:	bf14      	ite	ne
200081c4:	f04f 0e00 	movne.w	lr, #0
200081c8:	f04f 0e01 	moveq.w	lr, #1
200081cc:	4296      	cmp	r6, r2
200081ce:	bf2c      	ite	cs
200081d0:	2600      	movcs	r6, #0
200081d2:	f00e 0601 	andcc.w	r6, lr, #1
200081d6:	2e00      	cmp	r6, #0
200081d8:	d087      	beq.n	200080ea <__udivdi3+0x16a>
200081da:	3c01      	subs	r4, #1
200081dc:	2600      	movs	r6, #0
200081de:	e784      	b.n	200080ea <__udivdi3+0x16a>
200081e0:	40b5      	lsls	r5, r6
200081e2:	f1c6 0120 	rsb	r1, r6, #32
200081e6:	fa24 f901 	lsr.w	r9, r4, r1
200081ea:	fa28 f201 	lsr.w	r2, r8, r1
200081ee:	0c2f      	lsrs	r7, r5, #16
200081f0:	40b4      	lsls	r4, r6
200081f2:	4639      	mov	r1, r7
200081f4:	4648      	mov	r0, r9
200081f6:	4322      	orrs	r2, r4
200081f8:	9200      	str	r2, [sp, #0]
200081fa:	f7fe ff15 	bl	20007028 <__aeabi_uidiv>
200081fe:	4639      	mov	r1, r7
20008200:	fa1f fa85 	uxth.w	sl, r5
20008204:	4683      	mov	fp, r0
20008206:	4648      	mov	r0, r9
20008208:	f7ff f83c 	bl	20007284 <__aeabi_uidivmod>
2000820c:	9b00      	ldr	r3, [sp, #0]
2000820e:	0c1a      	lsrs	r2, r3, #16
20008210:	fb0a f30b 	mul.w	r3, sl, fp
20008214:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
20008218:	42a3      	cmp	r3, r4
2000821a:	d903      	bls.n	20008224 <__udivdi3+0x2a4>
2000821c:	1964      	adds	r4, r4, r5
2000821e:	f10b 3bff 	add.w	fp, fp, #4294967295
20008222:	d327      	bcc.n	20008274 <__udivdi3+0x2f4>
20008224:	1ae4      	subs	r4, r4, r3
20008226:	4639      	mov	r1, r7
20008228:	4620      	mov	r0, r4
2000822a:	f7fe fefd 	bl	20007028 <__aeabi_uidiv>
2000822e:	4639      	mov	r1, r7
20008230:	4681      	mov	r9, r0
20008232:	4620      	mov	r0, r4
20008234:	f7ff f826 	bl	20007284 <__aeabi_uidivmod>
20008238:	9800      	ldr	r0, [sp, #0]
2000823a:	fb0a f309 	mul.w	r3, sl, r9
2000823e:	fa1f fc80 	uxth.w	ip, r0
20008242:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
20008246:	42a3      	cmp	r3, r4
20008248:	d908      	bls.n	2000825c <__udivdi3+0x2dc>
2000824a:	1964      	adds	r4, r4, r5
2000824c:	f109 39ff 	add.w	r9, r9, #4294967295
20008250:	d204      	bcs.n	2000825c <__udivdi3+0x2dc>
20008252:	42a3      	cmp	r3, r4
20008254:	bf84      	itt	hi
20008256:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000825a:	1964      	addhi	r4, r4, r5
2000825c:	fa08 f806 	lsl.w	r8, r8, r6
20008260:	1ae4      	subs	r4, r4, r3
20008262:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
20008266:	e706      	b.n	20008076 <__udivdi3+0xf6>
20008268:	455b      	cmp	r3, fp
2000826a:	bf84      	itt	hi
2000826c:	f109 39ff 	addhi.w	r9, r9, #4294967295
20008270:	44bb      	addhi	fp, r7
20008272:	e76b      	b.n	2000814c <__udivdi3+0x1cc>
20008274:	42a3      	cmp	r3, r4
20008276:	bf84      	itt	hi
20008278:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000827c:	1964      	addhi	r4, r4, r5
2000827e:	e7d1      	b.n	20008224 <__udivdi3+0x2a4>
20008280:	30303130 	.word	0x30303130
20008284:	30303030 	.word	0x30303030
20008288:	30303030 	.word	0x30303030
2000828c:	31313030 	.word	0x31313030
20008290:	30303030 	.word	0x30303030
20008294:	31313030 	.word	0x31313030
20008298:	00000031 	.word	0x00000031
2000829c:	72617453 	.word	0x72617453
200082a0:	6e6f2074 	.word	0x6e6f2074
200082a4:	776f6420 	.word	0x776f6420
200082a8:	0000216e 	.word	0x0000216e
200082ac:	30303030 	.word	0x30303030
200082b0:	30303030 	.word	0x30303030
200082b4:	00000031 	.word	0x00000031
200082b8:	25206925 	.word	0x25206925
200082bc:	69252069 	.word	0x69252069
200082c0:	20692520 	.word	0x20692520
200082c4:	25206925 	.word	0x25206925
200082c8:	00000069 	.word	0x00000069

200082cc <g_gpio_irqn_lut>:
200082cc:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
200082dc:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
200082ec:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
200082fc:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

2000830c <g_config_reg_lut>:
2000830c:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
2000831c:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
2000832c:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
2000833c:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
2000834c:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
2000835c:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
2000836c:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
2000837c:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@
2000838c:	642f2e2e 65766972 432f7372 5565726f     ../drivers/CoreU
2000839c:	61545241 632f6270 5f65726f 74726175     ARTapb/core_uart
200083ac:	6270615f 0000632e                       _apb.c..

200083b4 <C.16.2565>:
200083b4:	00000001 00000002 00000004 00000001     ................
200083c4:	70616548 646e6120 61747320 63206b63     Heap and stack c
200083d4:	696c6c6f 6e6f6973 0000000a              ollision....

200083e0 <_global_impure_ptr>:
200083e0:	20008678 00000043                       x.. C...

200083e8 <blanks.3595>:
200083e8:	20202020 20202020 20202020 20202020                     

200083f8 <zeroes.3596>:
200083f8:	30303030 30303030 30303030 30303030     0000000000000000
20008408:	33323130 37363534 42413938 46454443     0123456789ABCDEF
20008418:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
20008428:	006e616e 33323130 37363534 62613938     nan.0123456789ab
20008438:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
20008448:	00000030 69666e49 7974696e 00000000     0...Infinity....
20008458:	004e614e                                NaN.

2000845c <__sf_fake_stdin>:
	...

2000847c <__sf_fake_stdout>:
	...

2000849c <__sf_fake_stderr>:
	...

200084bc <charset>:
200084bc:	200084f4                                ... 

200084c0 <lconv>:
200084c0:	200084f0 20008418 20008418 20008418     ... ... ... ... 
200084d0:	20008418 20008418 20008418 20008418     ... ... ... ... 
200084e0:	20008418 20008418 ffffffff ffffffff     ... ... ........
200084f0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

20008500 <__mprec_tens>:
20008500:	00000000 3ff00000 00000000 40240000     .......?......$@
20008510:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
20008520:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
20008530:	00000000 412e8480 00000000 416312d0     .......A......cA
20008540:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
20008550:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
20008560:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
20008570:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
20008580:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
20008590:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
200085a0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
200085b0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
200085c0:	79d99db4 44ea7843                       ...yCx.D

200085c8 <p05.2463>:
200085c8:	00000005 00000019 0000007d 00000000     ........}.......

200085d8 <__mprec_bigtens>:
200085d8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
200085e8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
200085f8:	7f73bf3c 75154fdd                       <.s..O.u

20008600 <__mprec_tinytens>:
20008600:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
20008610:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
20008620:	64ac6f43 0ac80628                       Co.d(...

20008628 <_init>:
20008628:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000862a:	bf00      	nop
2000862c:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000862e:	bc08      	pop	{r3}
20008630:	469e      	mov	lr, r3
20008632:	4770      	bx	lr

20008634 <_fini>:
20008634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20008636:	bf00      	nop
20008638:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000863a:	bc08      	pop	{r3}
2000863c:	469e      	mov	lr, r3
2000863e:	4770      	bx	lr

20008640 <__frame_dummy_init_array_entry>:
20008640:	0485 2000                                   ... 

20008644 <__do_global_dtors_aux_fini_array_entry>:
20008644:	0471 2000                                   q.. 
