TimeQuest Timing Analyzer report for pc
Sat Mar 24 14:37:21 2012
Quartus II 32-bit Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 12. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 13. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Propagation Delay
 21. Minimum Propagation Delay
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 30. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 31. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 32. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Slow 1200mV 0C Model Metastability Report
 41. Fast 1200mV 0C Model Setup Summary
 42. Fast 1200mV 0C Model Hold Summary
 43. Fast 1200mV 0C Model Recovery Summary
 44. Fast 1200mV 0C Model Removal Summary
 45. Fast 1200mV 0C Model Minimum Pulse Width Summary
 46. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 49. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Propagation Delay
 56. Minimum Propagation Delay
 57. Fast 1200mV 0C Model Metastability Report
 58. Multicorner Timing Analysis Summary
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Progagation Delay
 64. Minimum Progagation Delay
 65. Board Trace Model Assignments
 66. Input Transition Times
 67. Slow Corner Signal Integrity Metrics
 68. Fast Corner Signal Integrity Metrics
 69. Setup Transfers
 70. Hold Transfers
 71. Recovery Transfers
 72. Removal Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition ;
; Revision Name      ; pc                                                              ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C16F484C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 78.05 MHz ; 78.05 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 43.594 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.358 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 47.725 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.894 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; altera_reserved_tck ; 49.483 ; 0.000              ;
+---------------------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 43.594 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 6.621      ;
; 44.517 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.698      ;
; 44.783 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 5.419      ;
; 44.905 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.310      ;
; 45.090 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 5.121      ;
; 45.284 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.931      ;
; 45.363 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.852      ;
; 45.578 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.637      ;
; 45.665 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.550      ;
; 45.715 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.500      ;
; 45.732 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.483      ;
; 45.812 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.405      ;
; 45.821 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.390      ;
; 45.926 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 4.291      ;
; 45.937 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.278      ;
; 46.071 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 4.130      ;
; 46.115 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 4.087      ;
; 46.201 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 4.014      ;
; 46.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.868      ;
; 46.511 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.706      ;
; 46.755 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.461      ;
; 46.792 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.424      ;
; 46.847 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.373      ;
; 46.865 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.352      ;
; 46.871 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.346      ;
; 46.988 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.232      ;
; 47.077 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.139      ;
; 47.145 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 3.072      ;
; 47.160 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 3.055      ;
; 47.316 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.901      ;
; 47.320 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.895      ;
; 47.346 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.856      ;
; 47.467 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 2.748      ;
; 47.632 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.202      ; 2.585      ;
; 47.815 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.401      ;
; 93.477 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 6.208      ;
; 93.538 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.331     ; 6.146      ;
; 93.786 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.319     ; 5.910      ;
; 93.805 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 5.874      ;
; 93.843 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.332     ; 5.840      ;
; 93.900 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.317     ; 5.798      ;
; 93.959 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.341     ; 5.715      ;
; 94.011 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.339     ; 5.665      ;
; 94.054 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.327     ; 5.634      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.140 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.786      ;
; 94.169 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.330     ; 5.516      ;
; 94.243 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.684      ;
; 94.251 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.676      ;
; 94.285 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.642      ;
; 94.286 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.641      ;
; 94.289 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.638      ;
; 94.290 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.637      ;
; 94.292 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.635      ;
; 94.294 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.633      ;
; 94.298 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.629      ;
; 94.303 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.624      ;
; 94.304 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.623      ;
; 94.305 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.622      ;
; 94.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.304     ; 5.399      ;
; 94.321 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.336     ; 5.358      ;
; 94.341 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.192      ; 5.899      ;
; 94.359 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.321     ; 5.335      ;
; 94.432 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.497      ;
; 94.435 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.494      ;
; 94.435 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.340     ; 5.240      ;
; 94.444 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.485      ;
; 94.447 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.482      ;
; 94.453 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.476      ;
; 94.453 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.476      ;
; 94.456 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.201      ; 5.793      ;
; 94.457 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.472      ;
; 94.458 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.471      ;
; 94.462 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.467      ;
; 94.463 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.464      ;
; 94.464 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.465      ;
; 94.465 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.464      ;
; 94.466 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.461      ;
; 94.467 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.460      ;
; 94.472 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.457      ;
; 94.494 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.433      ;
; 94.504 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.423      ;
; 94.509 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.418      ;
; 94.512 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.335     ; 5.168      ;
; 94.518 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.409      ;
; 94.525 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.412      ;
; 94.526 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.411      ;
; 94.538 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.399      ;
; 94.538 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.389      ;
; 94.540 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.387      ;
; 94.545 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.309     ; 5.161      ;
; 94.547 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 5.380      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.358 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.363 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.373 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.591      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[71]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[97]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[96]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[108]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[110]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[109]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.725 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.187      ; 2.477      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.133      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.133      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.130      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.131      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.805 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.134      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.806 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.131      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[137] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[134] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 4.121      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[90]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.807 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.120      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
; 95.808 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.136      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.894 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 0.894 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.112      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.063 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.280      ;
; 1.069 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.286      ;
; 1.069 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.286      ;
; 1.072 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.289      ;
; 1.072 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.289      ;
; 1.072 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.289      ;
; 1.072 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.289      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.275 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.276 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.494      ;
; 1.312 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.530      ;
; 1.312 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.316 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.530      ;
; 1.318 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.535      ;
; 1.318 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.535      ;
; 1.318 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.535      ;
; 1.318 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.535      ;
; 1.319 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.538      ;
; 1.319 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.538      ;
; 1.319 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.538      ;
; 1.319 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.538      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.329 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.545      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
; 1.349 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.565      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                          ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                          ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a81~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                                ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a0~portb_address_reg0   ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a108~portb_address_reg0 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a18~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a27~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a72~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a99~portb_address_reg0  ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a9~portb_address_reg0   ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                               ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                     ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                          ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                           ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a54~portb_address_reg0  ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_address_reg0                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_we_reg                                     ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                     ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                               ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                     ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                          ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                            ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                            ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_datain_reg0                                           ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.628 ; 2.824 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.606 ; 7.802 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.702  ; 0.479  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.143 ; -1.324 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.012 ; 11.968 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.848 ; 9.807 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.364 ; 17.448 ; 17.981 ; 18.065 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.197 ; 18.120 ; 18.817 ; 18.746 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 18.459 ; 18.499 ; 19.085 ; 19.116 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.295 ; 16.338 ; 16.912 ; 16.955 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.466 ; 17.454 ; 18.092 ; 18.080 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 18.531 ; 18.489 ; 19.169 ; 19.127 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 17.307 ; 17.275 ; 17.945 ; 17.913 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 17.952 ; 17.826 ; 18.578 ; 18.452 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 18.505 ; 18.486 ; 19.122 ; 19.103 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 18.976 ; 18.959 ; 19.593 ; 19.576 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 19.155 ; 19.158 ; 19.772 ; 19.775 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 18.278 ; 18.127 ; 18.895 ; 18.744 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 19.252 ; 19.174 ; 19.869 ; 19.791 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 18.735 ; 18.634 ; 19.357 ; 19.256 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 18.922 ; 18.921 ; 19.539 ; 19.538 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 12.956 ; 12.882 ; 13.573 ; 13.499 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.418 ; 17.502 ; 18.002 ; 18.086 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 18.251 ; 18.174 ; 18.838 ; 18.767 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 18.513 ; 18.553 ; 19.106 ; 19.137 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.349 ; 16.392 ; 16.933 ; 16.976 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.520 ; 17.508 ; 18.113 ; 18.101 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.585 ; 18.543 ; 19.190 ; 19.148 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 17.361 ; 17.329 ; 17.966 ; 17.934 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 18.006 ; 17.880 ; 18.599 ; 18.473 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 18.559 ; 18.540 ; 19.143 ; 19.124 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 19.030 ; 19.013 ; 19.614 ; 19.597 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 19.209 ; 19.212 ; 19.793 ; 19.796 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 18.332 ; 18.181 ; 18.916 ; 18.765 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 19.306 ; 19.228 ; 19.890 ; 19.812 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 18.789 ; 18.688 ; 19.378 ; 19.277 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 18.976 ; 18.975 ; 19.560 ; 19.559 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 13.010 ; 12.936 ; 13.594 ; 13.520 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 17.473 ; 17.557 ; 18.078 ; 18.162 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.306 ; 18.229 ; 18.914 ; 18.843 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 18.568 ; 18.608 ; 19.182 ; 19.213 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 16.404 ; 16.447 ; 17.009 ; 17.052 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.575 ; 17.563 ; 18.189 ; 18.177 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 18.640 ; 18.598 ; 19.266 ; 19.224 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.416 ; 17.384 ; 18.042 ; 18.010 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 18.061 ; 17.935 ; 18.675 ; 18.549 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 18.614 ; 18.595 ; 19.219 ; 19.200 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 19.085 ; 19.068 ; 19.690 ; 19.673 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 19.264 ; 19.267 ; 19.869 ; 19.872 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 18.387 ; 18.236 ; 18.992 ; 18.841 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 19.361 ; 19.283 ; 19.966 ; 19.888 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 18.844 ; 18.743 ; 19.454 ; 19.353 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 19.031 ; 19.030 ; 19.636 ; 19.635 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.065 ; 12.991 ; 13.670 ; 13.596 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 17.053 ; 17.137 ; 17.580 ; 17.664 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.886 ; 17.809 ; 18.416 ; 18.345 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 18.148 ; 18.188 ; 18.684 ; 18.715 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 15.984 ; 16.027 ; 16.511 ; 16.554 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.155 ; 17.143 ; 17.691 ; 17.679 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 18.220 ; 18.178 ; 18.768 ; 18.726 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.996 ; 16.964 ; 17.544 ; 17.512 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 17.641 ; 17.515 ; 18.177 ; 18.051 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 18.194 ; 18.175 ; 18.721 ; 18.702 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 18.665 ; 18.648 ; 19.192 ; 19.175 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 18.844 ; 18.847 ; 19.371 ; 19.374 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 17.967 ; 17.816 ; 18.494 ; 18.343 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 18.941 ; 18.863 ; 19.468 ; 19.390 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 18.424 ; 18.323 ; 18.956 ; 18.855 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 18.611 ; 18.610 ; 19.138 ; 19.137 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.645 ; 12.571 ; 13.172 ; 13.098 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 17.352 ; 17.436 ; 17.929 ; 18.013 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.185 ; 18.108 ; 18.765 ; 18.694 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 18.447 ; 18.487 ; 19.033 ; 19.064 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.283 ; 16.326 ; 16.860 ; 16.903 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.454 ; 17.442 ; 18.040 ; 18.028 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 18.519 ; 18.477 ; 19.117 ; 19.075 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.295 ; 17.263 ; 17.893 ; 17.861 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 17.940 ; 17.814 ; 18.526 ; 18.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 18.493 ; 18.474 ; 19.070 ; 19.051 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 18.964 ; 18.947 ; 19.541 ; 19.524 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 19.143 ; 19.146 ; 19.720 ; 19.723 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 18.266 ; 18.115 ; 18.843 ; 18.692 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 19.240 ; 19.162 ; 19.817 ; 19.739 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 18.723 ; 18.622 ; 19.305 ; 19.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 18.910 ; 18.909 ; 19.487 ; 19.486 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.944 ; 12.870 ; 13.521 ; 13.447 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 17.625 ; 17.709 ; 18.233 ; 18.317 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 18.458 ; 18.381 ; 19.069 ; 18.998 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 18.720 ; 18.760 ; 19.337 ; 19.368 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.556 ; 16.599 ; 17.164 ; 17.207 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.727 ; 17.715 ; 18.344 ; 18.332 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 18.792 ; 18.750 ; 19.421 ; 19.379 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.568 ; 17.536 ; 18.197 ; 18.165 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 18.213 ; 18.087 ; 18.830 ; 18.704 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 18.766 ; 18.747 ; 19.374 ; 19.355 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 19.237 ; 19.220 ; 19.845 ; 19.828 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 19.416 ; 19.419 ; 20.024 ; 20.027 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 18.539 ; 18.388 ; 19.147 ; 18.996 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 19.513 ; 19.435 ; 20.121 ; 20.043 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 18.996 ; 18.895 ; 19.609 ; 19.508 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 19.183 ; 19.182 ; 19.791 ; 19.790 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.217 ; 13.143 ; 13.825 ; 13.751 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 17.408 ; 17.492 ; 17.928 ; 18.012 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.241 ; 18.164 ; 18.764 ; 18.693 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 18.503 ; 18.543 ; 19.032 ; 19.063 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 16.339 ; 16.382 ; 16.859 ; 16.902 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.510 ; 17.498 ; 18.039 ; 18.027 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 18.575 ; 18.533 ; 19.116 ; 19.074 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.351 ; 17.319 ; 17.892 ; 17.860 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 17.996 ; 17.870 ; 18.525 ; 18.399 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 18.549 ; 18.530 ; 19.069 ; 19.050 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 19.020 ; 19.003 ; 19.540 ; 19.523 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 19.199 ; 19.202 ; 19.719 ; 19.722 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 18.322 ; 18.171 ; 18.842 ; 18.691 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 19.296 ; 19.218 ; 19.816 ; 19.738 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 18.779 ; 18.678 ; 19.304 ; 19.203 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 18.966 ; 18.965 ; 19.486 ; 19.485 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.000 ; 12.926 ; 13.520 ; 13.446 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 17.167 ; 17.251 ; 17.732 ; 17.816 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.000 ; 17.923 ; 18.568 ; 18.497 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 18.262 ; 18.302 ; 18.836 ; 18.867 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 16.098 ; 16.141 ; 16.663 ; 16.706 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.269 ; 17.257 ; 17.843 ; 17.831 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 18.334 ; 18.292 ; 18.920 ; 18.878 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.110 ; 17.078 ; 17.696 ; 17.664 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 17.755 ; 17.629 ; 18.329 ; 18.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 18.308 ; 18.289 ; 18.873 ; 18.854 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 18.779 ; 18.762 ; 19.344 ; 19.327 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 18.958 ; 18.961 ; 19.523 ; 19.526 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 18.081 ; 17.930 ; 18.646 ; 18.495 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 19.055 ; 18.977 ; 19.620 ; 19.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 18.538 ; 18.437 ; 19.108 ; 19.007 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 18.725 ; 18.724 ; 19.290 ; 19.289 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.759 ; 12.685 ; 13.324 ; 13.250 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 11.257 ; 11.197 ; 11.859 ; 11.799 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.410 ; 10.330 ; 11.012 ; 10.932 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.812 ; 10.724 ; 11.414 ; 11.326 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 10.535 ; 10.460 ; 11.137 ; 11.062 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.505 ; 10.414 ; 11.107 ; 11.016 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 11.696 ; 11.603 ; 12.298 ; 12.205 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 11.226 ; 11.162 ; 11.837 ; 11.764 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 12.055 ; 11.900 ; 12.657 ; 12.511 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.234 ; 10.176 ; 10.813 ; 10.785 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 11.661 ; 11.547 ; 12.233 ; 12.151 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 11.650 ; 11.655 ; 12.269 ; 12.304 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 11.211 ; 11.066 ; 11.826 ; 11.711 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 11.686 ; 11.577 ; 12.265 ; 12.186 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 11.338 ; 11.209 ; 11.940 ; 11.811 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 11.043 ; 10.950 ; 11.649 ; 11.547 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 11.169 ; 11.080 ; 11.750 ; 11.691 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 11.308 ; 11.248 ; 11.878 ; 11.818 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.461 ; 10.381 ; 11.031 ; 10.951 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.863 ; 10.775 ; 11.433 ; 11.345 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 10.586 ; 10.511 ; 11.156 ; 11.081 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.556 ; 10.465 ; 11.126 ; 11.035 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 11.747 ; 11.654 ; 12.317 ; 12.224 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 11.277 ; 11.213 ; 11.856 ; 11.783 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 12.106 ; 11.951 ; 12.676 ; 12.530 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 10.285 ; 10.227 ; 10.832 ; 10.804 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 11.712 ; 11.598 ; 12.252 ; 12.170 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 11.701 ; 11.706 ; 12.288 ; 12.323 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 11.262 ; 11.117 ; 11.845 ; 11.730 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 11.737 ; 11.628 ; 12.284 ; 12.205 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 11.389 ; 11.260 ; 11.959 ; 11.830 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 11.094 ; 11.001 ; 11.668 ; 11.566 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 11.220 ; 11.131 ; 11.769 ; 11.710 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 11.361 ; 11.301 ; 11.951 ; 11.891 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.514 ; 10.434 ; 11.104 ; 11.024 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.916 ; 10.828 ; 11.506 ; 11.418 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 10.639 ; 10.564 ; 11.229 ; 11.154 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 10.609 ; 10.518 ; 11.199 ; 11.108 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 11.800 ; 11.707 ; 12.390 ; 12.297 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 11.330 ; 11.266 ; 11.929 ; 11.856 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 12.159 ; 12.004 ; 12.749 ; 12.603 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 10.338 ; 10.280 ; 10.905 ; 10.877 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 11.765 ; 11.651 ; 12.325 ; 12.243 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 11.754 ; 11.759 ; 12.361 ; 12.396 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 11.315 ; 11.170 ; 11.918 ; 11.803 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 11.790 ; 11.681 ; 12.357 ; 12.278 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 11.442 ; 11.313 ; 12.032 ; 11.903 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 11.147 ; 11.054 ; 11.741 ; 11.639 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 11.273 ; 11.184 ; 11.842 ; 11.783 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.960 ; 10.900 ; 11.474 ; 11.414 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.113 ; 10.033 ; 10.627 ; 10.547 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.515 ; 10.427 ; 11.029 ; 10.941 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 10.238 ; 10.163 ; 10.752 ; 10.677 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.208 ; 10.117 ; 10.722 ; 10.631 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 11.399 ; 11.306 ; 11.913 ; 11.820 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.929 ; 10.865 ; 11.452 ; 11.379 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 11.758 ; 11.603 ; 12.272 ; 12.126 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.937  ; 9.879  ; 10.428 ; 10.400 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 11.364 ; 11.250 ; 11.848 ; 11.766 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 11.353 ; 11.358 ; 11.884 ; 11.919 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 10.914 ; 10.769 ; 11.441 ; 11.326 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 11.389 ; 11.280 ; 11.880 ; 11.801 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 11.041 ; 10.912 ; 11.555 ; 11.426 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.746 ; 10.653 ; 11.264 ; 11.162 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.872 ; 10.783 ; 11.365 ; 11.306 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 11.248 ; 11.188 ; 11.810 ; 11.750 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.401 ; 10.321 ; 10.963 ; 10.883 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.803 ; 10.715 ; 11.365 ; 11.277 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 10.526 ; 10.451 ; 11.088 ; 11.013 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 10.496 ; 10.405 ; 11.058 ; 10.967 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 11.687 ; 11.594 ; 12.249 ; 12.156 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 11.217 ; 11.153 ; 11.788 ; 11.715 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 12.046 ; 11.891 ; 12.608 ; 12.462 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 10.225 ; 10.167 ; 10.764 ; 10.736 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 11.652 ; 11.538 ; 12.184 ; 12.102 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 11.641 ; 11.646 ; 12.220 ; 12.255 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 11.202 ; 11.057 ; 11.777 ; 11.662 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 11.677 ; 11.568 ; 12.216 ; 12.137 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 11.329 ; 11.200 ; 11.891 ; 11.762 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 11.034 ; 10.941 ; 11.600 ; 11.498 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 11.160 ; 11.071 ; 11.701 ; 11.642 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 11.508 ; 11.448 ; 12.100 ; 12.040 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.661 ; 10.581 ; 11.253 ; 11.173 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 11.063 ; 10.975 ; 11.655 ; 11.567 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 10.786 ; 10.711 ; 11.378 ; 11.303 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.756 ; 10.665 ; 11.348 ; 11.257 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 11.947 ; 11.854 ; 12.539 ; 12.446 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 11.477 ; 11.413 ; 12.078 ; 12.005 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 12.306 ; 12.151 ; 12.898 ; 12.752 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 10.485 ; 10.427 ; 11.054 ; 11.026 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 11.912 ; 11.798 ; 12.474 ; 12.392 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 11.901 ; 11.906 ; 12.510 ; 12.545 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 11.462 ; 11.317 ; 12.067 ; 11.952 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 11.937 ; 11.828 ; 12.506 ; 12.427 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 11.589 ; 11.460 ; 12.181 ; 12.052 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 11.294 ; 11.201 ; 11.890 ; 11.788 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 11.420 ; 11.331 ; 11.991 ; 11.932 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 11.301 ; 11.241 ; 11.809 ; 11.749 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.454 ; 10.374 ; 10.962 ; 10.882 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.856 ; 10.768 ; 11.364 ; 11.276 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 10.579 ; 10.504 ; 11.087 ; 11.012 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 10.549 ; 10.458 ; 11.057 ; 10.966 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 11.740 ; 11.647 ; 12.248 ; 12.155 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 11.270 ; 11.206 ; 11.787 ; 11.714 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 12.099 ; 11.944 ; 12.607 ; 12.461 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 10.278 ; 10.220 ; 10.763 ; 10.735 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 11.705 ; 11.591 ; 12.183 ; 12.101 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 11.694 ; 11.699 ; 12.219 ; 12.254 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 11.255 ; 11.110 ; 11.776 ; 11.661 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 11.730 ; 11.621 ; 12.215 ; 12.136 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 11.382 ; 11.253 ; 11.890 ; 11.761 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 11.087 ; 10.994 ; 11.599 ; 11.497 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 11.213 ; 11.124 ; 11.700 ; 11.641 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 11.070 ; 11.010 ; 11.621 ; 11.561 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.223 ; 10.143 ; 10.774 ; 10.694 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.625 ; 10.537 ; 11.176 ; 11.088 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 10.348 ; 10.273 ; 10.899 ; 10.824 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 10.318 ; 10.227 ; 10.869 ; 10.778 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 11.509 ; 11.416 ; 12.060 ; 11.967 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 11.039 ; 10.975 ; 11.599 ; 11.526 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 11.868 ; 11.713 ; 12.419 ; 12.273 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.047 ; 9.989  ; 10.575 ; 10.547 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 11.474 ; 11.360 ; 11.995 ; 11.913 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 11.463 ; 11.468 ; 12.031 ; 12.066 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 11.024 ; 10.879 ; 11.588 ; 11.473 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 11.499 ; 11.390 ; 12.027 ; 11.948 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 11.151 ; 11.022 ; 11.702 ; 11.573 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 10.856 ; 10.763 ; 11.411 ; 11.309 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.982 ; 10.893 ; 11.512 ; 11.453 ;
+------------+---------------+--------+--------+--------+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 88.98 MHz ; 88.98 MHz       ; altera_reserved_tck ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 44.381 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.311 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.034 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.797 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.424 ; 0.000             ;
+---------------------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 44.381 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 5.890      ;
; 45.205 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 5.066      ;
; 45.407 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 4.853      ;
; 45.546 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.725      ;
; 45.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 4.551      ;
; 45.882 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.389      ;
; 45.949 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.322      ;
; 46.129 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.142      ;
; 46.195 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.076      ;
; 46.231 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 4.040      ;
; 46.274 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.997      ;
; 46.313 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.960      ;
; 46.362 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.909      ;
; 46.440 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.833      ;
; 46.450 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.820      ;
; 46.572 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.244      ; 3.687      ;
; 46.612 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.648      ;
; 46.682 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.255      ; 3.588      ;
; 46.822 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 3.438      ;
; 46.958 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.258      ; 3.315      ;
; 47.152 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.120      ;
; 47.199 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.073      ;
; 47.258 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 3.019      ;
; 47.272 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 3.000      ;
; 47.284 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.988      ;
; 47.390 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.887      ;
; 47.449 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.823      ;
; 47.525 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.750      ;
; 47.536 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.735      ;
; 47.676 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.596      ;
; 47.685 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.586      ;
; 47.719 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.541      ;
; 47.817 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 2.454      ;
; 47.964 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.260      ; 2.311      ;
; 48.124 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.257      ; 2.148      ;
; 94.175 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.292     ; 5.548      ;
; 94.234 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.293     ; 5.488      ;
; 94.457 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.282     ; 5.276      ;
; 94.464 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 5.253      ;
; 94.516 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 5.205      ;
; 94.527 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 5.208      ;
; 94.592 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.303     ; 5.120      ;
; 94.650 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.300     ; 5.065      ;
; 94.677 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.289     ; 5.049      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.718 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.215      ;
; 94.761 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.294     ; 4.960      ;
; 94.823 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.166      ; 5.383      ;
; 94.828 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.109      ;
; 94.831 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.106      ;
; 94.836 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.101      ;
; 94.839 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.098      ;
; 94.842 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.095      ;
; 94.844 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.093      ;
; 94.845 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.092      ;
; 94.846 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.091      ;
; 94.850 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.087      ;
; 94.852 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.085      ;
; 94.856 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.081      ;
; 94.865 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.072      ;
; 94.920 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.271     ; 4.824      ;
; 94.920 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.171      ; 5.291      ;
; 94.923 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.298     ; 4.794      ;
; 94.966 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.284     ; 4.765      ;
; 94.981 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.957      ;
; 94.984 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.954      ;
; 94.992 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.946      ;
; 94.995 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.943      ;
; 94.998 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.940      ;
; 94.998 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.940      ;
; 94.999 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.939      ;
; 95.003 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.935      ;
; 95.005 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.933      ;
; 95.005 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.933      ;
; 95.009 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.929      ;
; 95.013 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.921      ;
; 95.013 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.301     ; 4.701      ;
; 95.018 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.920      ;
; 95.026 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.908      ;
; 95.030 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.904      ;
; 95.031 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.163      ; 5.172      ;
; 95.031 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.903      ;
; 95.039 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[119]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.895      ;
; 95.040 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.894      ;
; 95.044 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[118]                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.890      ;
; 95.070 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.297     ; 4.648      ;
; 95.083 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.861      ;
; 95.089 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.855      ;
; 95.090 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.854      ;
; 95.094 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.843      ;
; 95.095 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.849      ;
; 95.096 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.841      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.319 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.331 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.531      ;
; 0.336 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.536      ;
; 0.337 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[114]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[113]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[117]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[116]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[125]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[343] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[342] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.034 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.245      ; 2.226      ;
; 96.269 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 3.676      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.675      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.674      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.270 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.677      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.662      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.662      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[203] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[199] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.271 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[196] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.670      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 3.665      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 3.661      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.664      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[257] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.664      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.664      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[281] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.663      ;
; 96.272 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[287] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.663      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.797 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.797 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.997      ;
; 0.963 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.160      ;
; 0.963 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.160      ;
; 0.963 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.160      ;
; 0.963 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 1.160      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.967 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.167      ;
; 0.972 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.172      ;
; 0.972 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.172      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.152 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.353      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.154 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.354      ;
; 1.183 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.383      ;
; 1.183 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.383      ;
; 1.183 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.383      ;
; 1.183 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.383      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.195 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.394      ;
; 1.196 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.397      ;
; 1.196 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.397      ;
; 1.196 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.397      ;
; 1.196 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 1.397      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.201 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 1.396      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.205 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.404      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
; 1.226 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 1.424      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                          ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                          ;
; 49.424 ; 49.654       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                          ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                           ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                 ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a108~portb_address_reg0 ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.425 ; 49.655       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a9~portb_address_reg0   ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                          ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                           ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a0~portb_address_reg0   ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a72~portb_address_reg0  ;
; 49.426 ; 49.656       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a99~portb_address_reg0  ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                          ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                                ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_datain_reg0                                            ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                           ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                 ;
; 49.427 ; 49.657       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                     ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_address_reg0                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_we_reg                                     ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                     ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                               ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                     ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                            ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_datain_reg0                                            ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                          ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                                ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_datain_reg0                                            ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                           ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                 ;
; 49.428 ; 49.658       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a81~portb_address_reg0  ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                          ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_datain_reg0                                           ;
; 49.429 ; 49.659       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_datain_reg0                                           ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.668 ; 2.850 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.508 ; 7.659 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.505  ; 0.250  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.368 ; -1.565 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.565 ; 11.557 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.420 ; 9.415 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 15.966 ; 15.894 ; 16.476 ; 16.404 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 16.759 ; 16.549 ; 17.269 ; 17.059 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 17.055 ; 16.836 ; 17.565 ; 17.338 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 15.021 ; 14.921 ; 15.531 ; 15.431 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 16.108 ; 15.947 ; 16.618 ; 16.457 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 17.044 ; 16.886 ; 17.539 ; 17.381 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 15.891 ; 15.739 ; 16.386 ; 16.234 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 16.584 ; 16.295 ; 17.094 ; 16.805 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 17.010 ; 16.911 ; 17.520 ; 17.421 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 17.456 ; 17.260 ; 17.966 ; 17.770 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 17.578 ; 17.478 ; 18.088 ; 17.988 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 16.859 ; 16.593 ; 17.369 ; 17.103 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 17.729 ; 17.507 ; 18.239 ; 18.017 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 17.289 ; 17.043 ; 17.799 ; 17.553 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 17.439 ; 17.269 ; 17.949 ; 17.779 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 11.990 ; 11.790 ; 12.492 ; 12.292 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 16.003 ; 15.931 ; 16.511 ; 16.439 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 16.796 ; 16.586 ; 17.304 ; 17.094 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 17.092 ; 16.873 ; 17.600 ; 17.373 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 15.058 ; 14.958 ; 15.566 ; 15.466 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 16.145 ; 15.984 ; 16.653 ; 16.492 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 17.081 ; 16.923 ; 17.574 ; 17.416 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 15.928 ; 15.776 ; 16.421 ; 16.269 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 16.621 ; 16.332 ; 17.129 ; 16.840 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 17.047 ; 16.948 ; 17.555 ; 17.456 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 17.493 ; 17.297 ; 18.001 ; 17.805 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 17.615 ; 17.515 ; 18.123 ; 18.023 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 16.896 ; 16.630 ; 17.404 ; 17.138 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 17.766 ; 17.544 ; 18.274 ; 18.052 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 17.326 ; 17.080 ; 17.834 ; 17.588 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 17.476 ; 17.306 ; 17.984 ; 17.814 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 12.027 ; 11.827 ; 12.527 ; 12.327 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 16.051 ; 15.979 ; 16.574 ; 16.502 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 16.844 ; 16.634 ; 17.367 ; 17.157 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 17.140 ; 16.921 ; 17.663 ; 17.436 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 15.106 ; 15.006 ; 15.629 ; 15.529 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 16.193 ; 16.032 ; 16.716 ; 16.555 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 17.129 ; 16.971 ; 17.637 ; 17.479 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 15.976 ; 15.824 ; 16.484 ; 16.332 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 16.669 ; 16.380 ; 17.192 ; 16.903 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 17.095 ; 16.996 ; 17.618 ; 17.519 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 17.541 ; 17.345 ; 18.064 ; 17.868 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 17.663 ; 17.563 ; 18.186 ; 18.086 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 16.944 ; 16.678 ; 17.467 ; 17.201 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 17.814 ; 17.592 ; 18.337 ; 18.115 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 17.374 ; 17.128 ; 17.897 ; 17.651 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 17.524 ; 17.354 ; 18.047 ; 17.877 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 12.075 ; 11.875 ; 12.590 ; 12.390 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 15.671 ; 15.599 ; 16.132 ; 16.060 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 16.464 ; 16.254 ; 16.925 ; 16.715 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 16.760 ; 16.541 ; 17.221 ; 16.994 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 14.726 ; 14.626 ; 15.187 ; 15.087 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 15.813 ; 15.652 ; 16.274 ; 16.113 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 16.749 ; 16.591 ; 17.195 ; 17.037 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 15.596 ; 15.444 ; 16.042 ; 15.890 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 16.289 ; 16.000 ; 16.750 ; 16.461 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 16.715 ; 16.616 ; 17.176 ; 17.077 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 17.161 ; 16.965 ; 17.622 ; 17.426 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 17.283 ; 17.183 ; 17.744 ; 17.644 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 16.564 ; 16.298 ; 17.025 ; 16.759 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 17.434 ; 17.212 ; 17.895 ; 17.673 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 16.994 ; 16.748 ; 17.455 ; 17.209 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 17.144 ; 16.974 ; 17.605 ; 17.435 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 11.695 ; 11.495 ; 12.148 ; 11.948 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 15.953 ; 15.881 ; 16.433 ; 16.361 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 16.746 ; 16.536 ; 17.226 ; 17.016 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 17.042 ; 16.823 ; 17.522 ; 17.295 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 15.008 ; 14.908 ; 15.488 ; 15.388 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 16.095 ; 15.934 ; 16.575 ; 16.414 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 17.031 ; 16.873 ; 17.496 ; 17.338 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 15.878 ; 15.726 ; 16.343 ; 16.191 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 16.571 ; 16.282 ; 17.051 ; 16.762 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 16.997 ; 16.898 ; 17.477 ; 17.378 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 17.443 ; 17.247 ; 17.923 ; 17.727 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 17.565 ; 17.465 ; 18.045 ; 17.945 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 16.846 ; 16.580 ; 17.326 ; 17.060 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 17.716 ; 17.494 ; 18.196 ; 17.974 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 17.276 ; 17.030 ; 17.756 ; 17.510 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 17.426 ; 17.256 ; 17.906 ; 17.736 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 11.977 ; 11.777 ; 12.449 ; 12.249 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 16.201 ; 16.129 ; 16.695 ; 16.623 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 16.994 ; 16.784 ; 17.488 ; 17.278 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 17.290 ; 17.071 ; 17.784 ; 17.557 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 15.256 ; 15.156 ; 15.750 ; 15.650 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 16.343 ; 16.182 ; 16.837 ; 16.676 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 17.279 ; 17.121 ; 17.758 ; 17.600 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 16.126 ; 15.974 ; 16.605 ; 16.453 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 16.819 ; 16.530 ; 17.313 ; 17.024 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 17.245 ; 17.146 ; 17.739 ; 17.640 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 17.691 ; 17.495 ; 18.185 ; 17.989 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 17.813 ; 17.713 ; 18.307 ; 18.207 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 17.094 ; 16.828 ; 17.588 ; 17.322 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 17.964 ; 17.742 ; 18.458 ; 18.236 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 17.524 ; 17.278 ; 18.018 ; 17.772 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 17.674 ; 17.504 ; 18.168 ; 17.998 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 12.225 ; 12.025 ; 12.711 ; 12.511 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 15.993 ; 15.921 ; 16.461 ; 16.389 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 16.786 ; 16.576 ; 17.254 ; 17.044 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 17.082 ; 16.863 ; 17.550 ; 17.323 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 15.048 ; 14.948 ; 15.516 ; 15.416 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 16.135 ; 15.974 ; 16.603 ; 16.442 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 17.071 ; 16.913 ; 17.524 ; 17.366 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 15.918 ; 15.766 ; 16.371 ; 16.219 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 16.611 ; 16.322 ; 17.079 ; 16.790 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 17.037 ; 16.938 ; 17.505 ; 17.406 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 17.483 ; 17.287 ; 17.951 ; 17.755 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 17.605 ; 17.505 ; 18.073 ; 17.973 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 16.886 ; 16.620 ; 17.354 ; 17.088 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 17.756 ; 17.534 ; 18.224 ; 18.002 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 17.316 ; 17.070 ; 17.784 ; 17.538 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 17.466 ; 17.296 ; 17.934 ; 17.764 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 12.017 ; 11.817 ; 12.477 ; 12.277 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 15.784 ; 15.712 ; 16.248 ; 16.176 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 16.577 ; 16.367 ; 17.041 ; 16.831 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 16.873 ; 16.654 ; 17.337 ; 17.110 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 14.839 ; 14.739 ; 15.303 ; 15.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 15.926 ; 15.765 ; 16.390 ; 16.229 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 16.862 ; 16.704 ; 17.311 ; 17.153 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 15.709 ; 15.557 ; 16.158 ; 16.006 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 16.402 ; 16.113 ; 16.866 ; 16.577 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 16.828 ; 16.729 ; 17.292 ; 17.193 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 17.274 ; 17.078 ; 17.738 ; 17.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 17.396 ; 17.296 ; 17.860 ; 17.760 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 16.677 ; 16.411 ; 17.141 ; 16.875 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 17.547 ; 17.325 ; 18.011 ; 17.789 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 17.107 ; 16.861 ; 17.571 ; 17.325 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 17.257 ; 17.087 ; 17.721 ; 17.551 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 11.808 ; 11.608 ; 12.264 ; 12.064 ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.404 ; 10.282 ; 10.902 ; 10.780 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 9.655  ; 9.509  ; 10.147 ; 10.001 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.032 ; 9.879  ; 10.524 ; 10.371 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 9.762  ; 9.665  ; 10.260 ; 10.163 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 9.717  ; 9.577  ; 10.215 ; 10.075 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 10.830 ; 10.660 ; 11.328 ; 11.158 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 10.393 ; 10.250 ; 10.891 ; 10.748 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 11.193 ; 10.907 ; 11.685 ; 11.405 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 9.508  ; 9.376  ; 9.978  ; 9.873  ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 10.854 ; 10.608 ; 11.299 ; 11.082 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 10.827 ; 10.725 ; 11.286 ; 11.212 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.454 ; 10.200 ; 10.910 ; 10.684 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 10.877 ; 10.637 ; 11.331 ; 11.118 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.500 ; 10.321 ; 10.998 ; 10.819 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 10.220 ; 10.046 ; 10.718 ; 10.526 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 10.377 ; 10.185 ; 10.848 ; 10.683 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.439 ; 10.317 ; 10.935 ; 10.813 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 9.690  ; 9.544  ; 10.180 ; 10.034 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.067 ; 9.914  ; 10.557 ; 10.404 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 9.797  ; 9.700  ; 10.293 ; 10.196 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 9.752  ; 9.612  ; 10.248 ; 10.108 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.865 ; 10.695 ; 11.361 ; 11.191 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.428 ; 10.285 ; 10.924 ; 10.781 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 11.228 ; 10.942 ; 11.718 ; 11.438 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 9.543  ; 9.411  ; 10.011 ; 9.906  ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 10.889 ; 10.643 ; 11.332 ; 11.115 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 10.862 ; 10.760 ; 11.319 ; 11.245 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 10.489 ; 10.235 ; 10.943 ; 10.717 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 10.912 ; 10.672 ; 11.364 ; 11.151 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 10.535 ; 10.356 ; 11.031 ; 10.852 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 10.255 ; 10.081 ; 10.751 ; 10.559 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 10.412 ; 10.220 ; 10.881 ; 10.716 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.485 ; 10.363 ; 10.996 ; 10.874 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 9.736  ; 9.590  ; 10.241 ; 10.095 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.113 ; 9.960  ; 10.618 ; 10.465 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 9.843  ; 9.746  ; 10.354 ; 10.257 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 9.798  ; 9.658  ; 10.309 ; 10.169 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.911 ; 10.741 ; 11.422 ; 11.252 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.474 ; 10.331 ; 10.985 ; 10.842 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 11.274 ; 10.988 ; 11.779 ; 11.499 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 9.589  ; 9.457  ; 10.072 ; 9.967  ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 10.935 ; 10.689 ; 11.393 ; 11.176 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 10.908 ; 10.806 ; 11.380 ; 11.306 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 10.535 ; 10.281 ; 11.004 ; 10.778 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 10.958 ; 10.718 ; 11.425 ; 11.212 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 10.581 ; 10.402 ; 11.092 ; 10.913 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 10.301 ; 10.127 ; 10.812 ; 10.620 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 10.458 ; 10.266 ; 10.942 ; 10.777 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.123 ; 10.001 ; 10.572 ; 10.450 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 9.374  ; 9.228  ; 9.817  ; 9.671  ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 9.751  ; 9.598  ; 10.194 ; 10.041 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 9.481  ; 9.384  ; 9.930  ; 9.833  ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 9.436  ; 9.296  ; 9.885  ; 9.745  ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.549 ; 10.379 ; 10.998 ; 10.828 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 10.112 ; 9.969  ; 10.561 ; 10.418 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.912 ; 10.626 ; 11.355 ; 11.075 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 9.227  ; 9.095  ; 9.648  ; 9.543  ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 10.573 ; 10.327 ; 10.969 ; 10.752 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 10.546 ; 10.444 ; 10.956 ; 10.882 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 10.173 ; 9.919  ; 10.580 ; 10.354 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 10.596 ; 10.356 ; 11.001 ; 10.788 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.219 ; 10.040 ; 10.668 ; 10.489 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 9.939  ; 9.765  ; 10.388 ; 10.196 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 10.096 ; 9.904  ; 10.518 ; 10.353 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.393 ; 10.271 ; 10.863 ; 10.741 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 9.644  ; 9.498  ; 10.108 ; 9.962  ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.021 ; 9.868  ; 10.485 ; 10.332 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 9.751  ; 9.654  ; 10.221 ; 10.124 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 9.706  ; 9.566  ; 10.176 ; 10.036 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.819 ; 10.649 ; 11.289 ; 11.119 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 10.382 ; 10.239 ; 10.852 ; 10.709 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 11.182 ; 10.896 ; 11.646 ; 11.366 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 9.497  ; 9.365  ; 9.939  ; 9.834  ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 10.843 ; 10.597 ; 11.260 ; 11.043 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 10.816 ; 10.714 ; 11.247 ; 11.173 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.443 ; 10.189 ; 10.871 ; 10.645 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 10.866 ; 10.626 ; 11.292 ; 11.079 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 10.489 ; 10.310 ; 10.959 ; 10.780 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 10.209 ; 10.035 ; 10.679 ; 10.487 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 10.366 ; 10.174 ; 10.809 ; 10.644 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.631 ; 10.509 ; 11.113 ; 10.991 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 9.882  ; 9.736  ; 10.358 ; 10.212 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.259 ; 10.106 ; 10.735 ; 10.582 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 9.989  ; 9.892  ; 10.471 ; 10.374 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 9.944  ; 9.804  ; 10.426 ; 10.286 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 11.057 ; 10.887 ; 11.539 ; 11.369 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.620 ; 10.477 ; 11.102 ; 10.959 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 11.420 ; 11.134 ; 11.896 ; 11.616 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 9.735  ; 9.603  ; 10.189 ; 10.084 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 11.081 ; 10.835 ; 11.510 ; 11.293 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 11.054 ; 10.952 ; 11.497 ; 11.423 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 10.681 ; 10.427 ; 11.121 ; 10.895 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 11.104 ; 10.864 ; 11.542 ; 11.329 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 10.727 ; 10.548 ; 11.209 ; 11.030 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 10.447 ; 10.273 ; 10.929 ; 10.737 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 10.604 ; 10.412 ; 11.059 ; 10.894 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.431 ; 10.309 ; 10.889 ; 10.767 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 9.682  ; 9.536  ; 10.134 ; 9.988  ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.059 ; 9.906  ; 10.511 ; 10.358 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 9.789  ; 9.692  ; 10.247 ; 10.150 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 9.744  ; 9.604  ; 10.202 ; 10.062 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 10.857 ; 10.687 ; 11.315 ; 11.145 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 10.420 ; 10.277 ; 10.878 ; 10.735 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 11.220 ; 10.934 ; 11.672 ; 11.392 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 9.535  ; 9.403  ; 9.965  ; 9.860  ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 10.881 ; 10.635 ; 11.286 ; 11.069 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 10.854 ; 10.752 ; 11.273 ; 11.199 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 10.481 ; 10.227 ; 10.897 ; 10.671 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 10.904 ; 10.664 ; 11.318 ; 11.105 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 10.527 ; 10.348 ; 10.985 ; 10.806 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 10.247 ; 10.073 ; 10.705 ; 10.513 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 10.404 ; 10.212 ; 10.835 ; 10.670 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.231 ; 10.109 ; 10.685 ; 10.563 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 9.482  ; 9.336  ; 9.930  ; 9.784  ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 9.859  ; 9.706  ; 10.307 ; 10.154 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 9.589  ; 9.492  ; 10.043 ; 9.946  ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 9.544  ; 9.404  ; 9.998  ; 9.858  ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.657 ; 10.487 ; 11.111 ; 10.941 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 10.220 ; 10.077 ; 10.674 ; 10.531 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 11.020 ; 10.734 ; 11.468 ; 11.188 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 9.335  ; 9.203  ; 9.761  ; 9.656  ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 10.681 ; 10.435 ; 11.082 ; 10.865 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 10.654 ; 10.552 ; 11.069 ; 10.995 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 10.281 ; 10.027 ; 10.693 ; 10.467 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 10.704 ; 10.464 ; 11.114 ; 10.901 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.327 ; 10.148 ; 10.781 ; 10.602 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 10.047 ; 9.873  ; 10.501 ; 10.309 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 10.204 ; 10.012 ; 10.631 ; 10.466 ;
+------------+---------------+--------+--------+--------+--------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 46.630 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.186 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.993 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.499 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; altera_reserved_tck ; 49.284 ; 0.000             ;
+---------------------+--------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.630 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.826      ;
; 47.214 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.242      ;
; 47.395 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 3.051      ;
; 47.430 ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 3.026      ;
; 47.526 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 2.926      ;
; 47.643 ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.813      ;
; 47.685 ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.771      ;
; 47.803 ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.653      ;
; 47.892 ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.564      ;
; 47.902 ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.554      ;
; 47.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 2.520      ;
; 47.934 ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 2.522      ;
; 47.960 ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.497      ;
; 48.029 ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.428      ;
; 48.041 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.414      ;
; 48.103 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 2.342      ;
; 48.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.294      ;
; 48.188 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.267      ;
; 48.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 2.183      ;
; 48.354 ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.103      ;
; 48.535 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                    ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.925      ;
; 48.538 ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.919      ;
; 48.542 ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.915      ;
; 48.567 ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.889      ;
; 48.581 ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.875      ;
; 48.626 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.453      ; 1.834      ;
; 48.736 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.722      ;
; 48.739 ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.717      ;
; 48.742 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]              ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.714      ;
; 48.794 ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.663      ;
; 48.824 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.622      ;
; 48.830 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.626      ;
; 48.917 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.539      ;
; 48.999 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                          ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.451      ; 1.459      ;
; 49.140 ; sld_hub:auto_hub|irsr_reg[9]                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.449      ; 1.316      ;
; 96.463 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 3.355      ;
; 96.504 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.189     ; 3.314      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[0]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[1]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[2]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[3]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[4]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[5]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[6]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[7]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[8]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.613 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated|counter_reg_bit[9]           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 3.339      ;
; 96.651 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.193     ; 3.163      ;
; 96.653 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.182     ; 3.172      ;
; 96.660 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.291      ;
; 96.662 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.102      ; 3.469      ;
; 96.666 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.285      ;
; 96.668 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.283      ;
; 96.672 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.279      ;
; 96.672 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.279      ;
; 96.672 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.279      ;
; 96.674 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.277      ;
; 96.674 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.277      ;
; 96.674 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.277      ;
; 96.675 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.276      ;
; 96.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.271      ;
; 96.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.271      ;
; 96.680 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[91]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.271      ;
; 96.681 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.270      ;
; 96.682 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.269      ;
; 96.682 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.269      ;
; 96.683 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.268      ;
; 96.683 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.268      ;
; 96.684 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.267      ;
; 96.689 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[95]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.262      ;
; 96.691 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.260      ;
; 96.692 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.259      ;
; 96.692 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[92]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.259      ;
; 96.700 ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.251      ;
; 96.709 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.111      ;
; 96.718 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.107      ; 3.418      ;
; 96.721 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.178     ; 3.108      ;
; 96.725 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.195     ; 3.087      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.742 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.213      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.746 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.210      ;
; 96.773 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                           ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.187     ; 3.047      ;
; 96.774 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[120]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.179      ;
; 96.780 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[115]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.173      ;
; 96.782 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[122]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.171      ;
; 96.792 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                            ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.194     ; 3.021      ;
; 96.795 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                                                                   ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.097      ; 3.331      ;
; 96.797 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[126]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 3.156      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[2]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                          ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[66]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[67]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[73]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[72]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[106]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[105]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.312      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|irf_reg[2][6]                                                                                                                                                                                                               ; sld_hub:auto_hub|shadow_irf_reg[2][6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[65]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[64]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[68]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[70]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[69]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[75]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[99]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[98]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[268] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[267] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[94]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[93]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                          ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                                                                                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.993 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                            ; sld_hub:auto_hub|tdo                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.453      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.485      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 2.485      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.486      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[320] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[323] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[326] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[317] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[308] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[305] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[314] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[311] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[302] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[296] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[293] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[288] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[289] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[318] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[319] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[322] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[321] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[325] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[324] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[316] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[315] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[313] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[312] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[310] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[309] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.482      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[327] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[301] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[294] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[295] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.483      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[359] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[356] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[358] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[357] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[355] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[354] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[352] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[360] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 2.473      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 2.472      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.478      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.475      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.475      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.475      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.474      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[188] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.474      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.474      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[377] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.478      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[362] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.478      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[371] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.478      ;
; 97.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[368] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.478      ;
+--------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.618      ;
; 0.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.618      ;
; 0.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[2]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.618      ;
; 0.499 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|node_ena[3]~reg0                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.618      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[1]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[4]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[5]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[3]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[7]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[6]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.573 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|jtag_ir_reg[8]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.693      ;
; 0.576 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.696      ;
; 0.593 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.711      ;
; 0.593 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.711      ;
; 0.593 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.711      ;
; 0.593 ; sld_hub:auto_hub|irf_reg[1][3]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.711      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[3][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.691 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[3][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.810      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.696 ; sld_hub:auto_hub|irf_reg[2][0]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.817      ;
; 0.713 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.713 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.713 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.713 ; sld_hub:auto_hub|irf_reg[1][4]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.734 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.853      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[10]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[11]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[13]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.737 ; sld_hub:auto_hub|irf_reg[1][0]                      ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[14]                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.854      ;
; 0.744 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.865      ;
; 0.744 ; sld_hub:auto_hub|irf_reg[2][3]                      ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.865      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.748 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.866      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][4]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][3]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][4]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][3]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][2]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][1]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|shadow_irf_reg[2][1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
; 0.757 ; sld_hub:auto_hub|clr_reg                            ; sld_hub:auto_hub|irf_reg[2][5]                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.875      ;
+-------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_address_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_we_reg                                                ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_address_reg0                                          ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_we_reg                                                ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_address_reg0                                          ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_we_reg                                                ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a36~portb_address_reg0  ;
; 49.285 ; 49.515       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a45~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_address_reg0                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_we_reg                                     ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_address_reg0                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_we_reg                                     ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_address_reg0                               ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_we_reg                                     ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a13~portb_datain_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a14~portb_datain_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a1~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a21~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a23~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a24~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a25~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a26~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a27~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a29~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a2~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a30~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_address_reg0                                          ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a31~portb_we_reg                                                ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a3~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a5~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a7~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a8~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_address_reg0                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a9~portb_we_reg                                                 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a0~portb_address_reg0   ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a108~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a117~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a126~portb_address_reg0 ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a18~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a27~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a54~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a72~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a81~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a90~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a99~portb_address_reg0  ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a9~portb_address_reg0   ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_address_reg0                               ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a3~portb_we_reg                                     ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_address_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a12~portb_we_reg                                                ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_address_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a19~portb_we_reg                                                ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_address_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a20~portb_we_reg                                                ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a22~portb_datain_reg0                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_address_reg0                                          ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a28~portb_we_reg                                                ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_address_reg0                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a4~portb_we_reg                                                 ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_address_reg0                                           ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a6~portb_we_reg                                                 ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_4324:auto_generated|ram_block1a63~portb_address_reg0  ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a0~portb_datain_reg0                                ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a1~portb_datain_reg0                                ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; VGA:VGA|alt_cgrom_8x16:CGROM|altsyncram:altsyncram_component|altsyncram_b4b1:auto_generated|altsyncram_70d2:altsyncram1|ram_block3a2~portb_datain_reg0                                ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a0~portb_datain_reg0                                            ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a10~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a11~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a15~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a16~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a17~portb_datain_reg0                                           ;
; 49.288 ; 49.518       ; 0.230          ; Low Pulse Width ; altera_reserved_tck ; Rise       ; alt_ram_32kB:ram|altsyncram:altsyncram_component|altsyncram_2bj1:auto_generated|altsyncram_b1a2:altsyncram1|ram_block3a18~portb_datain_reg0                                           ;
+--------+--------------+----------------+-----------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.073 ; 1.517 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.238 ; 3.850 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.727  ; 0.263  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.057 ; -0.514 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.495 ; 7.219 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.353 ; 6.081 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 10.186 ; 10.454 ; 11.030 ; 11.298 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 10.551 ; 10.710 ; 11.395 ; 11.554 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 10.732 ; 11.022 ; 11.576 ; 11.866 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 9.556  ; 9.750  ; 10.400 ; 10.594 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 10.217 ; 10.386 ; 11.061 ; 11.230 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 10.856 ; 10.950 ; 11.711 ; 11.805 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 10.074 ; 10.139 ; 10.929 ; 10.994 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 10.407 ; 10.602 ; 11.251 ; 11.446 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 10.993 ; 11.073 ; 11.837 ; 11.917 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 11.214 ; 11.334 ; 12.058 ; 12.178 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 11.328 ; 11.477 ; 12.172 ; 12.321 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 10.803 ; 10.864 ; 11.647 ; 11.708 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 11.323 ; 11.435 ; 12.167 ; 12.279 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 10.997 ; 11.153 ; 11.841 ; 11.997 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 11.162 ; 11.306 ; 12.006 ; 12.150 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 7.467  ; 7.593  ; 8.318  ; 8.444  ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 10.224 ; 10.492 ; 11.081 ; 11.349 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 10.589 ; 10.748 ; 11.446 ; 11.605 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 10.770 ; 11.060 ; 11.627 ; 11.917 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 9.594  ; 9.788  ; 10.451 ; 10.645 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 10.255 ; 10.424 ; 11.112 ; 11.281 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 10.894 ; 10.988 ; 11.762 ; 11.856 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 10.112 ; 10.177 ; 10.980 ; 11.045 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 10.445 ; 10.640 ; 11.302 ; 11.497 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 11.031 ; 11.111 ; 11.888 ; 11.968 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 11.252 ; 11.372 ; 12.109 ; 12.229 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 11.366 ; 11.515 ; 12.223 ; 12.372 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 10.841 ; 10.902 ; 11.698 ; 11.759 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 11.361 ; 11.473 ; 12.218 ; 12.330 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 11.035 ; 11.191 ; 11.892 ; 12.048 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 11.200 ; 11.344 ; 12.057 ; 12.201 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 7.505  ; 7.631  ; 8.369  ; 8.495  ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 10.247 ; 10.515 ; 11.105 ; 11.373 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 10.612 ; 10.771 ; 11.470 ; 11.629 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 10.793 ; 11.083 ; 11.651 ; 11.941 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 9.617  ; 9.811  ; 10.475 ; 10.669 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 10.278 ; 10.447 ; 11.136 ; 11.305 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 10.917 ; 11.011 ; 11.786 ; 11.880 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 10.135 ; 10.200 ; 11.004 ; 11.069 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 10.468 ; 10.663 ; 11.326 ; 11.521 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 11.054 ; 11.134 ; 11.912 ; 11.992 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 11.275 ; 11.395 ; 12.133 ; 12.253 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 11.389 ; 11.538 ; 12.247 ; 12.396 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 10.864 ; 10.925 ; 11.722 ; 11.783 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 11.384 ; 11.496 ; 12.242 ; 12.354 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 11.058 ; 11.214 ; 11.916 ; 12.072 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 11.223 ; 11.367 ; 12.081 ; 12.225 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 7.528  ; 7.654  ; 8.393  ; 8.519  ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 10.018 ; 10.286 ; 10.815 ; 11.083 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 10.383 ; 10.542 ; 11.180 ; 11.339 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 10.564 ; 10.854 ; 11.361 ; 11.651 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 9.388  ; 9.582  ; 10.185 ; 10.379 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 10.049 ; 10.218 ; 10.846 ; 11.015 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 10.688 ; 10.782 ; 11.496 ; 11.590 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 9.906  ; 9.971  ; 10.714 ; 10.779 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 10.239 ; 10.434 ; 11.036 ; 11.231 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 10.825 ; 10.905 ; 11.622 ; 11.702 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 11.046 ; 11.166 ; 11.843 ; 11.963 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 11.160 ; 11.309 ; 11.957 ; 12.106 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 10.635 ; 10.696 ; 11.432 ; 11.493 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 11.155 ; 11.267 ; 11.952 ; 12.064 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 10.829 ; 10.985 ; 11.626 ; 11.782 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 10.994 ; 11.138 ; 11.791 ; 11.935 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 7.299  ; 7.425  ; 8.103  ; 8.229  ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 10.211 ; 10.479 ; 11.028 ; 11.296 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 10.576 ; 10.735 ; 11.393 ; 11.552 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 10.757 ; 11.047 ; 11.574 ; 11.864 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 9.581  ; 9.775  ; 10.398 ; 10.592 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 10.242 ; 10.411 ; 11.059 ; 11.228 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 10.881 ; 10.975 ; 11.709 ; 11.803 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 10.099 ; 10.164 ; 10.927 ; 10.992 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 10.432 ; 10.627 ; 11.249 ; 11.444 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 11.018 ; 11.098 ; 11.835 ; 11.915 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 11.239 ; 11.359 ; 12.056 ; 12.176 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 11.353 ; 11.502 ; 12.170 ; 12.319 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 10.828 ; 10.889 ; 11.645 ; 11.706 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 11.348 ; 11.460 ; 12.165 ; 12.277 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 11.022 ; 11.178 ; 11.839 ; 11.995 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 11.187 ; 11.331 ; 12.004 ; 12.148 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 7.492  ; 7.618  ; 8.316  ; 8.442  ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 10.317 ; 10.585 ; 11.184 ; 11.452 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 10.682 ; 10.841 ; 11.549 ; 11.708 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 10.863 ; 11.153 ; 11.730 ; 12.020 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 9.687  ; 9.881  ; 10.554 ; 10.748 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 10.348 ; 10.517 ; 11.215 ; 11.384 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 10.987 ; 11.081 ; 11.865 ; 11.959 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 10.205 ; 10.270 ; 11.083 ; 11.148 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 10.538 ; 10.733 ; 11.405 ; 11.600 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 11.124 ; 11.204 ; 11.991 ; 12.071 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 11.345 ; 11.465 ; 12.212 ; 12.332 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 11.459 ; 11.608 ; 12.326 ; 12.475 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 10.934 ; 10.995 ; 11.801 ; 11.862 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 11.454 ; 11.566 ; 12.321 ; 12.433 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 11.128 ; 11.284 ; 11.995 ; 12.151 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 11.293 ; 11.437 ; 12.160 ; 12.304 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 7.598  ; 7.724  ; 8.472  ; 8.598  ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 10.210 ; 10.478 ; 11.035 ; 11.303 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 10.575 ; 10.734 ; 11.400 ; 11.559 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 10.756 ; 11.046 ; 11.581 ; 11.871 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 9.580  ; 9.774  ; 10.405 ; 10.599 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 10.241 ; 10.410 ; 11.066 ; 11.235 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 10.880 ; 10.974 ; 11.716 ; 11.810 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 10.098 ; 10.163 ; 10.934 ; 10.999 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 10.431 ; 10.626 ; 11.256 ; 11.451 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 11.017 ; 11.097 ; 11.842 ; 11.922 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 11.238 ; 11.358 ; 12.063 ; 12.183 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 11.352 ; 11.501 ; 12.177 ; 12.326 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 10.827 ; 10.888 ; 11.652 ; 11.713 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 11.347 ; 11.459 ; 12.172 ; 12.284 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 11.021 ; 11.177 ; 11.846 ; 12.002 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 11.186 ; 11.330 ; 12.011 ; 12.155 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 7.491  ; 7.617  ; 8.323  ; 8.449  ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 10.104 ; 10.372 ; 10.905 ; 11.173 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 10.469 ; 10.628 ; 11.270 ; 11.429 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 10.650 ; 10.940 ; 11.451 ; 11.741 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 9.474  ; 9.668  ; 10.275 ; 10.469 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 10.135 ; 10.304 ; 10.936 ; 11.105 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 10.774 ; 10.868 ; 11.586 ; 11.680 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 9.992  ; 10.057 ; 10.804 ; 10.869 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 10.325 ; 10.520 ; 11.126 ; 11.321 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 10.911 ; 10.991 ; 11.712 ; 11.792 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 11.132 ; 11.252 ; 11.933 ; 12.053 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 11.246 ; 11.395 ; 12.047 ; 12.196 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 10.721 ; 10.782 ; 11.522 ; 11.583 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 11.241 ; 11.353 ; 12.042 ; 12.154 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 10.915 ; 11.071 ; 11.716 ; 11.872 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 11.080 ; 11.224 ; 11.881 ; 12.025 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 7.385  ; 7.511  ; 8.193  ; 8.319  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.491 ; 6.560 ; 7.325 ; 7.394 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.004 ; 6.059 ; 6.838 ; 6.893 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.251 ; 6.337 ; 7.085 ; 7.171 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.111 ; 6.121 ; 6.945 ; 6.955 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 6.053 ; 6.041 ; 6.887 ; 6.875 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.743 ; 6.792 ; 7.577 ; 7.626 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.485 ; 6.532 ; 7.319 ; 7.366 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.922 ; 7.044 ; 7.756 ; 7.878 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 5.972 ; 6.031 ; 6.795 ; 6.873 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.726 ; 6.786 ; 7.628 ; 7.708 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.783 ; 6.926 ; 7.647 ; 7.785 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 6.523 ; 6.582 ; 7.387 ; 7.465 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.762 ; 6.856 ; 7.646 ; 7.759 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.517 ; 6.557 ; 7.351 ; 7.391 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.361 ; 6.362 ; 7.195 ; 7.196 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.473 ; 6.604 ; 7.297 ; 7.447 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.526 ; 6.595 ; 7.373 ; 7.442 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.039 ; 6.094 ; 6.886 ; 6.941 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.286 ; 6.372 ; 7.133 ; 7.219 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.146 ; 6.156 ; 6.993 ; 7.003 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.088 ; 6.076 ; 6.935 ; 6.923 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.778 ; 6.827 ; 7.625 ; 7.674 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.520 ; 6.567 ; 7.367 ; 7.414 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 6.957 ; 7.079 ; 7.804 ; 7.926 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 6.007 ; 6.066 ; 6.843 ; 6.921 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 6.761 ; 6.821 ; 7.676 ; 7.756 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 6.818 ; 6.961 ; 7.695 ; 7.833 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 6.558 ; 6.617 ; 7.435 ; 7.513 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 6.797 ; 6.891 ; 7.694 ; 7.807 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.552 ; 6.592 ; 7.399 ; 7.439 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 6.396 ; 6.397 ; 7.243 ; 7.244 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.508 ; 6.639 ; 7.345 ; 7.495 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.549 ; 6.618 ; 7.396 ; 7.465 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.062 ; 6.117 ; 6.909 ; 6.964 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.309 ; 6.395 ; 7.156 ; 7.242 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.169 ; 6.179 ; 7.016 ; 7.026 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 6.111 ; 6.099 ; 6.958 ; 6.946 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.801 ; 6.850 ; 7.648 ; 7.697 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.543 ; 6.590 ; 7.390 ; 7.437 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.980 ; 7.102 ; 7.827 ; 7.949 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 6.030 ; 6.089 ; 6.866 ; 6.944 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 6.784 ; 6.844 ; 7.699 ; 7.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.841 ; 6.984 ; 7.718 ; 7.856 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 6.581 ; 6.640 ; 7.458 ; 7.536 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 6.820 ; 6.914 ; 7.717 ; 7.830 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.575 ; 6.615 ; 7.422 ; 7.462 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.419 ; 6.420 ; 7.266 ; 7.267 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.531 ; 6.662 ; 7.368 ; 7.518 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.330 ; 6.399 ; 7.119 ; 7.188 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 5.843 ; 5.898 ; 6.632 ; 6.687 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.090 ; 6.176 ; 6.879 ; 6.965 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 5.950 ; 5.960 ; 6.739 ; 6.749 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 5.892 ; 5.880 ; 6.681 ; 6.669 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.582 ; 6.631 ; 7.371 ; 7.420 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.324 ; 6.371 ; 7.113 ; 7.160 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.761 ; 6.883 ; 7.550 ; 7.672 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 5.811 ; 5.870 ; 6.589 ; 6.667 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 6.565 ; 6.625 ; 7.422 ; 7.502 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 6.622 ; 6.765 ; 7.441 ; 7.579 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 6.362 ; 6.421 ; 7.181 ; 7.259 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.601 ; 6.695 ; 7.440 ; 7.553 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.356 ; 6.396 ; 7.145 ; 7.185 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 6.200 ; 6.201 ; 6.989 ; 6.990 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.312 ; 6.443 ; 7.091 ; 7.241 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.516 ; 6.585 ; 7.325 ; 7.394 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.029 ; 6.084 ; 6.838 ; 6.893 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.276 ; 6.362 ; 7.085 ; 7.171 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.136 ; 6.146 ; 6.945 ; 6.955 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 6.078 ; 6.066 ; 6.887 ; 6.875 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.768 ; 6.817 ; 7.577 ; 7.626 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.510 ; 6.557 ; 7.319 ; 7.366 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.947 ; 7.069 ; 7.756 ; 7.878 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 5.997 ; 6.056 ; 6.795 ; 6.873 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 6.751 ; 6.811 ; 7.628 ; 7.708 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.808 ; 6.951 ; 7.647 ; 7.785 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 6.548 ; 6.607 ; 7.387 ; 7.465 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.787 ; 6.881 ; 7.646 ; 7.759 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.542 ; 6.582 ; 7.351 ; 7.391 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.386 ; 6.387 ; 7.195 ; 7.196 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.498 ; 6.629 ; 7.297 ; 7.447 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.617 ; 6.686 ; 7.472 ; 7.541 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.130 ; 6.185 ; 6.985 ; 7.040 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.377 ; 6.463 ; 7.232 ; 7.318 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.237 ; 6.247 ; 7.092 ; 7.102 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 6.179 ; 6.167 ; 7.034 ; 7.022 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.869 ; 6.918 ; 7.724 ; 7.773 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.611 ; 6.658 ; 7.466 ; 7.513 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 7.048 ; 7.170 ; 7.903 ; 8.025 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.098 ; 6.157 ; 6.942 ; 7.020 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 6.852 ; 6.912 ; 7.775 ; 7.855 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 6.909 ; 7.052 ; 7.794 ; 7.932 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 6.649 ; 6.708 ; 7.534 ; 7.612 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 6.888 ; 6.982 ; 7.793 ; 7.906 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.643 ; 6.683 ; 7.498 ; 7.538 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.487 ; 6.488 ; 7.342 ; 7.343 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.599 ; 6.730 ; 7.444 ; 7.594 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.515 ; 6.584 ; 7.331 ; 7.400 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.028 ; 6.083 ; 6.844 ; 6.899 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.275 ; 6.361 ; 7.091 ; 7.177 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.135 ; 6.145 ; 6.951 ; 6.961 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 6.077 ; 6.065 ; 6.893 ; 6.881 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.767 ; 6.816 ; 7.583 ; 7.632 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.509 ; 6.556 ; 7.325 ; 7.372 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.946 ; 7.068 ; 7.762 ; 7.884 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 5.996 ; 6.055 ; 6.801 ; 6.879 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.750 ; 6.810 ; 7.634 ; 7.714 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.807 ; 6.950 ; 7.653 ; 7.791 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.547 ; 6.606 ; 7.393 ; 7.471 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.786 ; 6.880 ; 7.652 ; 7.765 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.541 ; 6.581 ; 7.357 ; 7.397 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.385 ; 6.386 ; 7.201 ; 7.202 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.497 ; 6.628 ; 7.303 ; 7.453 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.413 ; 6.482 ; 7.207 ; 7.276 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 5.926 ; 5.981 ; 6.720 ; 6.775 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.173 ; 6.259 ; 6.967 ; 7.053 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.033 ; 6.043 ; 6.827 ; 6.837 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 5.975 ; 5.963 ; 6.769 ; 6.757 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.665 ; 6.714 ; 7.459 ; 7.508 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.407 ; 6.454 ; 7.201 ; 7.248 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.844 ; 6.966 ; 7.638 ; 7.760 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 5.894 ; 5.953 ; 6.677 ; 6.755 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.648 ; 6.708 ; 7.510 ; 7.590 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.705 ; 6.848 ; 7.529 ; 7.667 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 6.445 ; 6.504 ; 7.269 ; 7.347 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.684 ; 6.778 ; 7.528 ; 7.641 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.439 ; 6.479 ; 7.233 ; 7.273 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.283 ; 6.284 ; 7.077 ; 7.078 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.395 ; 6.526 ; 7.179 ; 7.329 ;
+------------+---------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 43.594 ; 0.186 ; 47.725   ; 0.499   ; 49.284              ;
;  altera_reserved_tck ; 43.594 ; 0.186 ; 47.725   ; 0.499   ; 49.284              ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.668 ; 2.850 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 7.606 ; 7.802 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.727  ; 0.479  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.057 ; -0.514 ; Rise       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.012 ; 11.968 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.353 ; 6.081 ; Fall       ; altera_reserved_tck ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------+
; Progagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 17.364 ; 17.448 ; 17.981 ; 18.065 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 18.197 ; 18.120 ; 18.817 ; 18.746 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 18.459 ; 18.499 ; 19.085 ; 19.116 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 16.295 ; 16.338 ; 16.912 ; 16.955 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 17.466 ; 17.454 ; 18.092 ; 18.080 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 18.531 ; 18.489 ; 19.169 ; 19.127 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 17.307 ; 17.275 ; 17.945 ; 17.913 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 17.952 ; 17.826 ; 18.578 ; 18.452 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 18.505 ; 18.486 ; 19.122 ; 19.103 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 18.976 ; 18.959 ; 19.593 ; 19.576 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 19.155 ; 19.158 ; 19.772 ; 19.775 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 18.278 ; 18.127 ; 18.895 ; 18.744 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 19.252 ; 19.174 ; 19.869 ; 19.791 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 18.735 ; 18.634 ; 19.357 ; 19.256 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 18.922 ; 18.921 ; 19.539 ; 19.538 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 12.956 ; 12.882 ; 13.573 ; 13.499 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 17.418 ; 17.502 ; 18.002 ; 18.086 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 18.251 ; 18.174 ; 18.838 ; 18.767 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 18.513 ; 18.553 ; 19.106 ; 19.137 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 16.349 ; 16.392 ; 16.933 ; 16.976 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 17.520 ; 17.508 ; 18.113 ; 18.101 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 18.585 ; 18.543 ; 19.190 ; 19.148 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 17.361 ; 17.329 ; 17.966 ; 17.934 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 18.006 ; 17.880 ; 18.599 ; 18.473 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 18.559 ; 18.540 ; 19.143 ; 19.124 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 19.030 ; 19.013 ; 19.614 ; 19.597 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 19.209 ; 19.212 ; 19.793 ; 19.796 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 18.332 ; 18.181 ; 18.916 ; 18.765 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 19.306 ; 19.228 ; 19.890 ; 19.812 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 18.789 ; 18.688 ; 19.378 ; 19.277 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 18.976 ; 18.975 ; 19.560 ; 19.559 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 13.010 ; 12.936 ; 13.594 ; 13.520 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 17.473 ; 17.557 ; 18.078 ; 18.162 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 18.306 ; 18.229 ; 18.914 ; 18.843 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 18.568 ; 18.608 ; 19.182 ; 19.213 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 16.404 ; 16.447 ; 17.009 ; 17.052 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 17.575 ; 17.563 ; 18.189 ; 18.177 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 18.640 ; 18.598 ; 19.266 ; 19.224 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 17.416 ; 17.384 ; 18.042 ; 18.010 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 18.061 ; 17.935 ; 18.675 ; 18.549 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 18.614 ; 18.595 ; 19.219 ; 19.200 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 19.085 ; 19.068 ; 19.690 ; 19.673 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 19.264 ; 19.267 ; 19.869 ; 19.872 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 18.387 ; 18.236 ; 18.992 ; 18.841 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 19.361 ; 19.283 ; 19.966 ; 19.888 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 18.844 ; 18.743 ; 19.454 ; 19.353 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 19.031 ; 19.030 ; 19.636 ; 19.635 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 13.065 ; 12.991 ; 13.670 ; 13.596 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 17.053 ; 17.137 ; 17.580 ; 17.664 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 17.886 ; 17.809 ; 18.416 ; 18.345 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 18.148 ; 18.188 ; 18.684 ; 18.715 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 15.984 ; 16.027 ; 16.511 ; 16.554 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 17.155 ; 17.143 ; 17.691 ; 17.679 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 18.220 ; 18.178 ; 18.768 ; 18.726 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 16.996 ; 16.964 ; 17.544 ; 17.512 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 17.641 ; 17.515 ; 18.177 ; 18.051 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 18.194 ; 18.175 ; 18.721 ; 18.702 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 18.665 ; 18.648 ; 19.192 ; 19.175 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 18.844 ; 18.847 ; 19.371 ; 19.374 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 17.967 ; 17.816 ; 18.494 ; 18.343 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 18.941 ; 18.863 ; 19.468 ; 19.390 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 18.424 ; 18.323 ; 18.956 ; 18.855 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 18.611 ; 18.610 ; 19.138 ; 19.137 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 12.645 ; 12.571 ; 13.172 ; 13.098 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 17.352 ; 17.436 ; 17.929 ; 18.013 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 18.185 ; 18.108 ; 18.765 ; 18.694 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 18.447 ; 18.487 ; 19.033 ; 19.064 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 16.283 ; 16.326 ; 16.860 ; 16.903 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 17.454 ; 17.442 ; 18.040 ; 18.028 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 18.519 ; 18.477 ; 19.117 ; 19.075 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 17.295 ; 17.263 ; 17.893 ; 17.861 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 17.940 ; 17.814 ; 18.526 ; 18.400 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 18.493 ; 18.474 ; 19.070 ; 19.051 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 18.964 ; 18.947 ; 19.541 ; 19.524 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 19.143 ; 19.146 ; 19.720 ; 19.723 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 18.266 ; 18.115 ; 18.843 ; 18.692 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 19.240 ; 19.162 ; 19.817 ; 19.739 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 18.723 ; 18.622 ; 19.305 ; 19.204 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 18.910 ; 18.909 ; 19.487 ; 19.486 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 12.944 ; 12.870 ; 13.521 ; 13.447 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 17.625 ; 17.709 ; 18.233 ; 18.317 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 18.458 ; 18.381 ; 19.069 ; 18.998 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 18.720 ; 18.760 ; 19.337 ; 19.368 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 16.556 ; 16.599 ; 17.164 ; 17.207 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 17.727 ; 17.715 ; 18.344 ; 18.332 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 18.792 ; 18.750 ; 19.421 ; 19.379 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 17.568 ; 17.536 ; 18.197 ; 18.165 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 18.213 ; 18.087 ; 18.830 ; 18.704 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 18.766 ; 18.747 ; 19.374 ; 19.355 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 19.237 ; 19.220 ; 19.845 ; 19.828 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 19.416 ; 19.419 ; 20.024 ; 20.027 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 18.539 ; 18.388 ; 19.147 ; 18.996 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 19.513 ; 19.435 ; 20.121 ; 20.043 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 18.996 ; 18.895 ; 19.609 ; 19.508 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 19.183 ; 19.182 ; 19.791 ; 19.790 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 13.217 ; 13.143 ; 13.825 ; 13.751 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 17.408 ; 17.492 ; 17.928 ; 18.012 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 18.241 ; 18.164 ; 18.764 ; 18.693 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 18.503 ; 18.543 ; 19.032 ; 19.063 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 16.339 ; 16.382 ; 16.859 ; 16.902 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 17.510 ; 17.498 ; 18.039 ; 18.027 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 18.575 ; 18.533 ; 19.116 ; 19.074 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 17.351 ; 17.319 ; 17.892 ; 17.860 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 17.996 ; 17.870 ; 18.525 ; 18.399 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 18.549 ; 18.530 ; 19.069 ; 19.050 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 19.020 ; 19.003 ; 19.540 ; 19.523 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 19.199 ; 19.202 ; 19.719 ; 19.722 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 18.322 ; 18.171 ; 18.842 ; 18.691 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 19.296 ; 19.218 ; 19.816 ; 19.738 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 18.779 ; 18.678 ; 19.304 ; 19.203 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 18.966 ; 18.965 ; 19.486 ; 19.485 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 13.000 ; 12.926 ; 13.520 ; 13.446 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 17.167 ; 17.251 ; 17.732 ; 17.816 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 18.000 ; 17.923 ; 18.568 ; 18.497 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 18.262 ; 18.302 ; 18.836 ; 18.867 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 16.098 ; 16.141 ; 16.663 ; 16.706 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 17.269 ; 17.257 ; 17.843 ; 17.831 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 18.334 ; 18.292 ; 18.920 ; 18.878 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 17.110 ; 17.078 ; 17.696 ; 17.664 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 17.755 ; 17.629 ; 18.329 ; 18.203 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 18.308 ; 18.289 ; 18.873 ; 18.854 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 18.779 ; 18.762 ; 19.344 ; 19.327 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 18.958 ; 18.961 ; 19.523 ; 19.526 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 18.081 ; 17.930 ; 18.646 ; 18.495 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 19.055 ; 18.977 ; 19.620 ; 19.542 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 18.538 ; 18.437 ; 19.108 ; 19.007 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 18.725 ; 18.724 ; 19.290 ; 19.289 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 12.759 ; 12.685 ; 13.324 ; 13.250 ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; I_FL_DQ[0] ; O_FL_ADDR[0]  ; 6.491 ; 6.560 ; 7.325 ; 7.394 ;
; I_FL_DQ[0] ; O_FL_ADDR[1]  ; 6.004 ; 6.059 ; 6.838 ; 6.893 ;
; I_FL_DQ[0] ; O_FL_ADDR[2]  ; 6.251 ; 6.337 ; 7.085 ; 7.171 ;
; I_FL_DQ[0] ; O_FL_ADDR[3]  ; 6.111 ; 6.121 ; 6.945 ; 6.955 ;
; I_FL_DQ[0] ; O_FL_ADDR[4]  ; 6.053 ; 6.041 ; 6.887 ; 6.875 ;
; I_FL_DQ[0] ; O_FL_ADDR[5]  ; 6.743 ; 6.792 ; 7.577 ; 7.626 ;
; I_FL_DQ[0] ; O_FL_ADDR[6]  ; 6.485 ; 6.532 ; 7.319 ; 7.366 ;
; I_FL_DQ[0] ; O_FL_ADDR[7]  ; 6.922 ; 7.044 ; 7.756 ; 7.878 ;
; I_FL_DQ[0] ; O_FL_ADDR[8]  ; 5.972 ; 6.031 ; 6.795 ; 6.873 ;
; I_FL_DQ[0] ; O_FL_ADDR[9]  ; 6.726 ; 6.786 ; 7.628 ; 7.708 ;
; I_FL_DQ[0] ; O_FL_ADDR[10] ; 6.783 ; 6.926 ; 7.647 ; 7.785 ;
; I_FL_DQ[0] ; O_FL_ADDR[11] ; 6.523 ; 6.582 ; 7.387 ; 7.465 ;
; I_FL_DQ[0] ; O_FL_ADDR[12] ; 6.762 ; 6.856 ; 7.646 ; 7.759 ;
; I_FL_DQ[0] ; O_FL_ADDR[13] ; 6.517 ; 6.557 ; 7.351 ; 7.391 ;
; I_FL_DQ[0] ; O_FL_ADDR[14] ; 6.361 ; 6.362 ; 7.195 ; 7.196 ;
; I_FL_DQ[0] ; O_FL_CE_N     ; 6.473 ; 6.604 ; 7.297 ; 7.447 ;
; I_FL_DQ[1] ; O_FL_ADDR[0]  ; 6.526 ; 6.595 ; 7.373 ; 7.442 ;
; I_FL_DQ[1] ; O_FL_ADDR[1]  ; 6.039 ; 6.094 ; 6.886 ; 6.941 ;
; I_FL_DQ[1] ; O_FL_ADDR[2]  ; 6.286 ; 6.372 ; 7.133 ; 7.219 ;
; I_FL_DQ[1] ; O_FL_ADDR[3]  ; 6.146 ; 6.156 ; 6.993 ; 7.003 ;
; I_FL_DQ[1] ; O_FL_ADDR[4]  ; 6.088 ; 6.076 ; 6.935 ; 6.923 ;
; I_FL_DQ[1] ; O_FL_ADDR[5]  ; 6.778 ; 6.827 ; 7.625 ; 7.674 ;
; I_FL_DQ[1] ; O_FL_ADDR[6]  ; 6.520 ; 6.567 ; 7.367 ; 7.414 ;
; I_FL_DQ[1] ; O_FL_ADDR[7]  ; 6.957 ; 7.079 ; 7.804 ; 7.926 ;
; I_FL_DQ[1] ; O_FL_ADDR[8]  ; 6.007 ; 6.066 ; 6.843 ; 6.921 ;
; I_FL_DQ[1] ; O_FL_ADDR[9]  ; 6.761 ; 6.821 ; 7.676 ; 7.756 ;
; I_FL_DQ[1] ; O_FL_ADDR[10] ; 6.818 ; 6.961 ; 7.695 ; 7.833 ;
; I_FL_DQ[1] ; O_FL_ADDR[11] ; 6.558 ; 6.617 ; 7.435 ; 7.513 ;
; I_FL_DQ[1] ; O_FL_ADDR[12] ; 6.797 ; 6.891 ; 7.694 ; 7.807 ;
; I_FL_DQ[1] ; O_FL_ADDR[13] ; 6.552 ; 6.592 ; 7.399 ; 7.439 ;
; I_FL_DQ[1] ; O_FL_ADDR[14] ; 6.396 ; 6.397 ; 7.243 ; 7.244 ;
; I_FL_DQ[1] ; O_FL_CE_N     ; 6.508 ; 6.639 ; 7.345 ; 7.495 ;
; I_FL_DQ[2] ; O_FL_ADDR[0]  ; 6.549 ; 6.618 ; 7.396 ; 7.465 ;
; I_FL_DQ[2] ; O_FL_ADDR[1]  ; 6.062 ; 6.117 ; 6.909 ; 6.964 ;
; I_FL_DQ[2] ; O_FL_ADDR[2]  ; 6.309 ; 6.395 ; 7.156 ; 7.242 ;
; I_FL_DQ[2] ; O_FL_ADDR[3]  ; 6.169 ; 6.179 ; 7.016 ; 7.026 ;
; I_FL_DQ[2] ; O_FL_ADDR[4]  ; 6.111 ; 6.099 ; 6.958 ; 6.946 ;
; I_FL_DQ[2] ; O_FL_ADDR[5]  ; 6.801 ; 6.850 ; 7.648 ; 7.697 ;
; I_FL_DQ[2] ; O_FL_ADDR[6]  ; 6.543 ; 6.590 ; 7.390 ; 7.437 ;
; I_FL_DQ[2] ; O_FL_ADDR[7]  ; 6.980 ; 7.102 ; 7.827 ; 7.949 ;
; I_FL_DQ[2] ; O_FL_ADDR[8]  ; 6.030 ; 6.089 ; 6.866 ; 6.944 ;
; I_FL_DQ[2] ; O_FL_ADDR[9]  ; 6.784 ; 6.844 ; 7.699 ; 7.779 ;
; I_FL_DQ[2] ; O_FL_ADDR[10] ; 6.841 ; 6.984 ; 7.718 ; 7.856 ;
; I_FL_DQ[2] ; O_FL_ADDR[11] ; 6.581 ; 6.640 ; 7.458 ; 7.536 ;
; I_FL_DQ[2] ; O_FL_ADDR[12] ; 6.820 ; 6.914 ; 7.717 ; 7.830 ;
; I_FL_DQ[2] ; O_FL_ADDR[13] ; 6.575 ; 6.615 ; 7.422 ; 7.462 ;
; I_FL_DQ[2] ; O_FL_ADDR[14] ; 6.419 ; 6.420 ; 7.266 ; 7.267 ;
; I_FL_DQ[2] ; O_FL_CE_N     ; 6.531 ; 6.662 ; 7.368 ; 7.518 ;
; I_FL_DQ[3] ; O_FL_ADDR[0]  ; 6.330 ; 6.399 ; 7.119 ; 7.188 ;
; I_FL_DQ[3] ; O_FL_ADDR[1]  ; 5.843 ; 5.898 ; 6.632 ; 6.687 ;
; I_FL_DQ[3] ; O_FL_ADDR[2]  ; 6.090 ; 6.176 ; 6.879 ; 6.965 ;
; I_FL_DQ[3] ; O_FL_ADDR[3]  ; 5.950 ; 5.960 ; 6.739 ; 6.749 ;
; I_FL_DQ[3] ; O_FL_ADDR[4]  ; 5.892 ; 5.880 ; 6.681 ; 6.669 ;
; I_FL_DQ[3] ; O_FL_ADDR[5]  ; 6.582 ; 6.631 ; 7.371 ; 7.420 ;
; I_FL_DQ[3] ; O_FL_ADDR[6]  ; 6.324 ; 6.371 ; 7.113 ; 7.160 ;
; I_FL_DQ[3] ; O_FL_ADDR[7]  ; 6.761 ; 6.883 ; 7.550 ; 7.672 ;
; I_FL_DQ[3] ; O_FL_ADDR[8]  ; 5.811 ; 5.870 ; 6.589 ; 6.667 ;
; I_FL_DQ[3] ; O_FL_ADDR[9]  ; 6.565 ; 6.625 ; 7.422 ; 7.502 ;
; I_FL_DQ[3] ; O_FL_ADDR[10] ; 6.622 ; 6.765 ; 7.441 ; 7.579 ;
; I_FL_DQ[3] ; O_FL_ADDR[11] ; 6.362 ; 6.421 ; 7.181 ; 7.259 ;
; I_FL_DQ[3] ; O_FL_ADDR[12] ; 6.601 ; 6.695 ; 7.440 ; 7.553 ;
; I_FL_DQ[3] ; O_FL_ADDR[13] ; 6.356 ; 6.396 ; 7.145 ; 7.185 ;
; I_FL_DQ[3] ; O_FL_ADDR[14] ; 6.200 ; 6.201 ; 6.989 ; 6.990 ;
; I_FL_DQ[3] ; O_FL_CE_N     ; 6.312 ; 6.443 ; 7.091 ; 7.241 ;
; I_FL_DQ[4] ; O_FL_ADDR[0]  ; 6.516 ; 6.585 ; 7.325 ; 7.394 ;
; I_FL_DQ[4] ; O_FL_ADDR[1]  ; 6.029 ; 6.084 ; 6.838 ; 6.893 ;
; I_FL_DQ[4] ; O_FL_ADDR[2]  ; 6.276 ; 6.362 ; 7.085 ; 7.171 ;
; I_FL_DQ[4] ; O_FL_ADDR[3]  ; 6.136 ; 6.146 ; 6.945 ; 6.955 ;
; I_FL_DQ[4] ; O_FL_ADDR[4]  ; 6.078 ; 6.066 ; 6.887 ; 6.875 ;
; I_FL_DQ[4] ; O_FL_ADDR[5]  ; 6.768 ; 6.817 ; 7.577 ; 7.626 ;
; I_FL_DQ[4] ; O_FL_ADDR[6]  ; 6.510 ; 6.557 ; 7.319 ; 7.366 ;
; I_FL_DQ[4] ; O_FL_ADDR[7]  ; 6.947 ; 7.069 ; 7.756 ; 7.878 ;
; I_FL_DQ[4] ; O_FL_ADDR[8]  ; 5.997 ; 6.056 ; 6.795 ; 6.873 ;
; I_FL_DQ[4] ; O_FL_ADDR[9]  ; 6.751 ; 6.811 ; 7.628 ; 7.708 ;
; I_FL_DQ[4] ; O_FL_ADDR[10] ; 6.808 ; 6.951 ; 7.647 ; 7.785 ;
; I_FL_DQ[4] ; O_FL_ADDR[11] ; 6.548 ; 6.607 ; 7.387 ; 7.465 ;
; I_FL_DQ[4] ; O_FL_ADDR[12] ; 6.787 ; 6.881 ; 7.646 ; 7.759 ;
; I_FL_DQ[4] ; O_FL_ADDR[13] ; 6.542 ; 6.582 ; 7.351 ; 7.391 ;
; I_FL_DQ[4] ; O_FL_ADDR[14] ; 6.386 ; 6.387 ; 7.195 ; 7.196 ;
; I_FL_DQ[4] ; O_FL_CE_N     ; 6.498 ; 6.629 ; 7.297 ; 7.447 ;
; I_FL_DQ[5] ; O_FL_ADDR[0]  ; 6.617 ; 6.686 ; 7.472 ; 7.541 ;
; I_FL_DQ[5] ; O_FL_ADDR[1]  ; 6.130 ; 6.185 ; 6.985 ; 7.040 ;
; I_FL_DQ[5] ; O_FL_ADDR[2]  ; 6.377 ; 6.463 ; 7.232 ; 7.318 ;
; I_FL_DQ[5] ; O_FL_ADDR[3]  ; 6.237 ; 6.247 ; 7.092 ; 7.102 ;
; I_FL_DQ[5] ; O_FL_ADDR[4]  ; 6.179 ; 6.167 ; 7.034 ; 7.022 ;
; I_FL_DQ[5] ; O_FL_ADDR[5]  ; 6.869 ; 6.918 ; 7.724 ; 7.773 ;
; I_FL_DQ[5] ; O_FL_ADDR[6]  ; 6.611 ; 6.658 ; 7.466 ; 7.513 ;
; I_FL_DQ[5] ; O_FL_ADDR[7]  ; 7.048 ; 7.170 ; 7.903 ; 8.025 ;
; I_FL_DQ[5] ; O_FL_ADDR[8]  ; 6.098 ; 6.157 ; 6.942 ; 7.020 ;
; I_FL_DQ[5] ; O_FL_ADDR[9]  ; 6.852 ; 6.912 ; 7.775 ; 7.855 ;
; I_FL_DQ[5] ; O_FL_ADDR[10] ; 6.909 ; 7.052 ; 7.794 ; 7.932 ;
; I_FL_DQ[5] ; O_FL_ADDR[11] ; 6.649 ; 6.708 ; 7.534 ; 7.612 ;
; I_FL_DQ[5] ; O_FL_ADDR[12] ; 6.888 ; 6.982 ; 7.793 ; 7.906 ;
; I_FL_DQ[5] ; O_FL_ADDR[13] ; 6.643 ; 6.683 ; 7.498 ; 7.538 ;
; I_FL_DQ[5] ; O_FL_ADDR[14] ; 6.487 ; 6.488 ; 7.342 ; 7.343 ;
; I_FL_DQ[5] ; O_FL_CE_N     ; 6.599 ; 6.730 ; 7.444 ; 7.594 ;
; I_FL_DQ[6] ; O_FL_ADDR[0]  ; 6.515 ; 6.584 ; 7.331 ; 7.400 ;
; I_FL_DQ[6] ; O_FL_ADDR[1]  ; 6.028 ; 6.083 ; 6.844 ; 6.899 ;
; I_FL_DQ[6] ; O_FL_ADDR[2]  ; 6.275 ; 6.361 ; 7.091 ; 7.177 ;
; I_FL_DQ[6] ; O_FL_ADDR[3]  ; 6.135 ; 6.145 ; 6.951 ; 6.961 ;
; I_FL_DQ[6] ; O_FL_ADDR[4]  ; 6.077 ; 6.065 ; 6.893 ; 6.881 ;
; I_FL_DQ[6] ; O_FL_ADDR[5]  ; 6.767 ; 6.816 ; 7.583 ; 7.632 ;
; I_FL_DQ[6] ; O_FL_ADDR[6]  ; 6.509 ; 6.556 ; 7.325 ; 7.372 ;
; I_FL_DQ[6] ; O_FL_ADDR[7]  ; 6.946 ; 7.068 ; 7.762 ; 7.884 ;
; I_FL_DQ[6] ; O_FL_ADDR[8]  ; 5.996 ; 6.055 ; 6.801 ; 6.879 ;
; I_FL_DQ[6] ; O_FL_ADDR[9]  ; 6.750 ; 6.810 ; 7.634 ; 7.714 ;
; I_FL_DQ[6] ; O_FL_ADDR[10] ; 6.807 ; 6.950 ; 7.653 ; 7.791 ;
; I_FL_DQ[6] ; O_FL_ADDR[11] ; 6.547 ; 6.606 ; 7.393 ; 7.471 ;
; I_FL_DQ[6] ; O_FL_ADDR[12] ; 6.786 ; 6.880 ; 7.652 ; 7.765 ;
; I_FL_DQ[6] ; O_FL_ADDR[13] ; 6.541 ; 6.581 ; 7.357 ; 7.397 ;
; I_FL_DQ[6] ; O_FL_ADDR[14] ; 6.385 ; 6.386 ; 7.201 ; 7.202 ;
; I_FL_DQ[6] ; O_FL_CE_N     ; 6.497 ; 6.628 ; 7.303 ; 7.453 ;
; I_FL_DQ[7] ; O_FL_ADDR[0]  ; 6.413 ; 6.482 ; 7.207 ; 7.276 ;
; I_FL_DQ[7] ; O_FL_ADDR[1]  ; 5.926 ; 5.981 ; 6.720 ; 6.775 ;
; I_FL_DQ[7] ; O_FL_ADDR[2]  ; 6.173 ; 6.259 ; 6.967 ; 7.053 ;
; I_FL_DQ[7] ; O_FL_ADDR[3]  ; 6.033 ; 6.043 ; 6.827 ; 6.837 ;
; I_FL_DQ[7] ; O_FL_ADDR[4]  ; 5.975 ; 5.963 ; 6.769 ; 6.757 ;
; I_FL_DQ[7] ; O_FL_ADDR[5]  ; 6.665 ; 6.714 ; 7.459 ; 7.508 ;
; I_FL_DQ[7] ; O_FL_ADDR[6]  ; 6.407 ; 6.454 ; 7.201 ; 7.248 ;
; I_FL_DQ[7] ; O_FL_ADDR[7]  ; 6.844 ; 6.966 ; 7.638 ; 7.760 ;
; I_FL_DQ[7] ; O_FL_ADDR[8]  ; 5.894 ; 5.953 ; 6.677 ; 6.755 ;
; I_FL_DQ[7] ; O_FL_ADDR[9]  ; 6.648 ; 6.708 ; 7.510 ; 7.590 ;
; I_FL_DQ[7] ; O_FL_ADDR[10] ; 6.705 ; 6.848 ; 7.529 ; 7.667 ;
; I_FL_DQ[7] ; O_FL_ADDR[11] ; 6.445 ; 6.504 ; 7.269 ; 7.347 ;
; I_FL_DQ[7] ; O_FL_ADDR[12] ; 6.684 ; 6.778 ; 7.528 ; 7.641 ;
; I_FL_DQ[7] ; O_FL_ADDR[13] ; 6.439 ; 6.479 ; 7.233 ; 7.273 ;
; I_FL_DQ[7] ; O_FL_ADDR[14] ; 6.283 ; 6.284 ; 7.077 ; 7.078 ;
; I_FL_DQ[7] ; O_FL_CE_N     ; 6.395 ; 6.526 ; 7.179 ; 7.329 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; vtune               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clk_out             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ind                 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; beep_out            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; motor               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; I_SW_0                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_SW_1                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DP               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IO_USB_DM               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_FL_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_CLK_50M               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I_nRESET                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0394 V           ; 0.292 V                              ; 0.189 V                              ; 9.15e-10 s                  ; 8.34e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0394 V          ; 0.292 V                             ; 0.189 V                             ; 9.15e-10 s                 ; 8.34e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.08 V              ; -0.00513 V          ; 0.274 V                              ; 0.267 V                              ; 5.67e-09 s                  ; 4.62e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.08 V             ; -0.00513 V         ; 0.274 V                             ; 0.267 V                             ; 5.67e-09 s                 ; 4.62e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; vtune               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; clk_out             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; ind                 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; O_FL_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.57 V              ; -0.0645 V           ; 0.332 V                              ; 0.165 V                              ; 6.78e-10 s                  ; 6.19e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.57 V             ; -0.0645 V          ; 0.332 V                             ; 0.165 V                             ; 6.78e-10 s                 ; 6.19e-10 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.48 V              ; -0.0136 V           ; 0.352 V                              ; 0.346 V                              ; 4.12e-09 s                  ; 3.34e-09 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.29e-07 V                  ; 3.48 V             ; -0.0136 V          ; 0.352 V                             ; 0.346 V                             ; 4.12e-09 s                 ; 3.34e-09 s                 ; No                        ; Yes                       ;
; O_FL_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[20]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_ADDR[21]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_FL_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_R[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_G[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_B[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_HS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; O_VGA_VS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; y_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; y_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; y_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; c_out[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; c_out[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; beep_out            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; motor               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; debug[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; debug[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; IO_USB_DP           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; IO_USB_DM           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.0651 V           ; 0.234 V                              ; 0.087 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.0651 V          ; 0.234 V                             ; 0.087 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------+
; Setup Transfers                                                                       ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 8500     ; 0        ; 45       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Hold Transfers                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 8500     ; 0        ; 45       ; 1        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 710      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 710      ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 3595  ; 3595 ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 1545  ; 1545 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File rtl/altip/alt_vram_16.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rtl/altip/alt_vram_16.qip
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Sat Mar 24 14:37:14 2012
Info: Command: quartus_sta pc-8001onDE0 -c pc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pc.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332125): Found combinational loop of 332 nodes
    Warning (332126): Node "Z80|i[3]~8|combout"
    Warning (332126): Node "Z80|comb~19|dataa"
    Warning (332126): Node "Z80|comb~19|combout"
    Warning (332126): Node "Z80|comb~20|datad"
    Warning (332126): Node "Z80|comb~20|combout"
    Warning (332126): Node "Z80|comb~22|datad"
    Warning (332126): Node "Z80|comb~22|combout"
    Warning (332126): Node "Z80|selal[0]~1|datab"
    Warning (332126): Node "Z80|selal[0]~1|combout"
    Warning (332126): Node "Z80|selah[0]~1|datad"
    Warning (332126): Node "Z80|selah[0]~1|combout"
    Warning (332126): Node "Z80|Mux8~0|dataa"
    Warning (332126): Node "Z80|Mux8~0|combout"
    Warning (332126): Node "Z80|Mux8~1|datab"
    Warning (332126): Node "Z80|Mux8~1|combout"
    Warning (332126): Node "w_ram_ce~1|datad"
    Warning (332126): Node "w_ram_ce~1|combout"
    Warning (332126): Node "w_ram_ce~2|datab"
    Warning (332126): Node "w_ram_ce~2|combout"
    Warning (332126): Node "cpu_data_in[6]~4|datab"
    Warning (332126): Node "cpu_data_in[6]~4|combout"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|datab"
    Warning (332126): Node "Z80|reg_adrl|q[6]~6|combout"
    Warning (332126): Node "Z80|res~0|dataa"
    Warning (332126): Node "Z80|res~0|combout"
    Warning (332126): Node "Z80|comb~16|dataa"
    Warning (332126): Node "Z80|comb~16|combout"
    Warning (332126): Node "Z80|comb~18|datad"
    Warning (332126): Node "Z80|comb~18|combout"
    Warning (332126): Node "Z80|sela_hl~2|datac"
    Warning (332126): Node "Z80|sela_hl~2|combout"
    Warning (332126): Node "Z80|selal[1]~0|datad"
    Warning (332126): Node "Z80|selal[1]~0|combout"
    Warning (332126): Node "Z80|selah[1]~3|datad"
    Warning (332126): Node "Z80|selah[1]~3|combout"
    Warning (332126): Node "Z80|Mux8~0|datad"
    Warning (332126): Node "Z80|Mux8~2|datab"
    Warning (332126): Node "Z80|Mux8~2|combout"
    Warning (332126): Node "Z80|Mux8~3|datac"
    Warning (332126): Node "Z80|Mux8~3|combout"
    Warning (332126): Node "w_ram_ce~1|datab"
    Warning (332126): Node "Z80|Mux8~3|datad"
    Warning (332126): Node "Z80|selal[2]~6|datac"
    Warning (332126): Node "Z80|selal[2]~6|combout"
    Warning (332126): Node "w_ram_ce~1|dataa"
    Warning (332126): Node "Z80|i_cpblock|dataa"
    Warning (332126): Node "Z80|i_cpblock|combout"
    Warning (332126): Node "Z80|comb~18|dataa"
    Warning (332126): Node "Z80|i_ldblock|datac"
    Warning (332126): Node "Z80|i_ldblock|combout"
    Warning (332126): Node "Z80|sela_hl~0|dataa"
    Warning (332126): Node "Z80|sela_hl~0|combout"
    Warning (332126): Node "Z80|sela_hl~1|datad"
    Warning (332126): Node "Z80|sela_hl~1|combout"
    Warning (332126): Node "Z80|sela_hl~2|datad"
    Warning (332126): Node "Z80|sela_de~0|datad"
    Warning (332126): Node "Z80|sela_de~0|combout"
    Warning (332126): Node "Z80|sela_de~1|datac"
    Warning (332126): Node "Z80|sela_de~1|combout"
    Warning (332126): Node "Z80|selal[0]~1|datac"
    Warning (332126): Node "Z80|selal[2]~6|datad"
    Warning (332126): Node "Z80|xy3|dataa"
    Warning (332126): Node "Z80|xy3|combout"
    Warning (332126): Node "Z80|sela_hl~0|datab"
    Warning (332126): Node "Z80|selal[2]~5|datac"
    Warning (332126): Node "Z80|selal[2]~5|combout"
    Warning (332126): Node "Z80|selal[2]~6|datab"
    Warning (332126): Node "Z80|i[6]~4|dataa"
    Warning (332126): Node "Z80|i[6]~4|combout"
    Warning (332126): Node "Z80|i_rs_hl~0|datab"
    Warning (332126): Node "Z80|i_rs_hl~0|combout"
    Warning (332126): Node "Z80|comb~13|datab"
    Warning (332126): Node "Z80|comb~13|combout"
    Warning (332126): Node "Z80|comb~14|dataa"
    Warning (332126): Node "Z80|comb~14|combout"
    Warning (332126): Node "Z80|comb~18|datab"
    Warning (332126): Node "Z80|comb~15|datad"
    Warning (332126): Node "Z80|comb~15|combout"
    Warning (332126): Node "Z80|comb~16|datac"
    Warning (332126): Node "Z80|i_halt~3|datab"
    Warning (332126): Node "Z80|i_halt~3|combout"
    Warning (332126): Node "Z80|comb~12|datad"
    Warning (332126): Node "Z80|comb~12|combout"
    Warning (332126): Node "Z80|sela_hl~2|datab"
    Warning (332126): Node "Z80|i_ldrhl~1|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|combout"
    Warning (332126): Node "Z80|comb~24|datad"
    Warning (332126): Node "Z80|comb~24|combout"
    Warning (332126): Node "Z80|reg_l|q~2|datac"
    Warning (332126): Node "Z80|reg_l|q~2|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|datad"
    Warning (332126): Node "Z80|reg_h|Mux0~0|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~1|datad"
    Warning (332126): Node "Z80|reg_h|Mux0~1|combout"
    Warning (332126): Node "Z80|Mux8~0|datab"
    Warning (332126): Node "Z80|reg_h|Mux0~1|dataa"
    Warning (332126): Node "Z80|reg_l|q~1|datac"
    Warning (332126): Node "Z80|reg_l|q~1|combout"
    Warning (332126): Node "Z80|reg_h|Mux0~0|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|dataa"
    Warning (332126): Node "Z80|i_ldhlr~0|combout"
    Warning (332126): Node "Z80|comb~24|dataa"
    Warning (332126): Node "Z80|Decoder0~4|datab"
    Warning (332126): Node "Z80|Decoder0~4|combout"
    Warning (332126): Node "Z80|selah[1]~2|datab"
    Warning (332126): Node "Z80|selah[1]~2|combout"
    Warning (332126): Node "Z80|selah[1]~3|datab"
    Warning (332126): Node "Z80|xy3~0|dataa"
    Warning (332126): Node "Z80|xy3~0|combout"
    Warning (332126): Node "Z80|i_inblock|datac"
    Warning (332126): Node "Z80|i_inblock|combout"
    Warning (332126): Node "Z80|sela_hl~1|dataa"
    Warning (332126): Node "Z80|comb~56|datab"
    Warning (332126): Node "Z80|comb~56|combout"
    Warning (332126): Node "Z80|comb~20|datac"
    Warning (332126): Node "Z80|mr2~3|datac"
    Warning (332126): Node "Z80|mr2~3|combout"
    Warning (332126): Node "Z80|comb~22|dataa"
    Warning (332126): Node "Z80|selah[1]~2|dataa"
    Warning (332126): Node "Z80|imm2~0|dataa"
    Warning (332126): Node "Z80|imm2~0|combout"
    Warning (332126): Node "Z80|comb~21|datad"
    Warning (332126): Node "Z80|comb~21|combout"
    Warning (332126): Node "Z80|comb~22|datac"
    Warning (332126): Node "Z80|asu_ci~0|datac"
    Warning (332126): Node "Z80|asu_ci~0|combout"
    Warning (332126): Node "Z80|mr2~3|datad"
    Warning (332126): Node "Z80|comb~21|datac"
    Warning (332126): Node "Z80|hv2~2|datab"
    Warning (332126): Node "Z80|hv2~2|combout"
    Warning (332126): Node "Z80|comb~13|datac"
    Warning (332126): Node "Z80|comb~12|datab"
    Warning (332126): Node "Z80|i_ldade~2|dataa"
    Warning (332126): Node "Z80|i_ldade~2|combout"
    Warning (332126): Node "Z80|mw2~0|datad"
    Warning (332126): Node "Z80|mw2~0|combout"
    Warning (332126): Node "Z80|selah[0]~0|datad"
    Warning (332126): Node "Z80|selah[0]~0|combout"
    Warning (332126): Node "Z80|selah[0]~1|datab"
    Warning (332126): Node "Z80|selah[0]~0|datac"
    Warning (332126): Node "Z80|sela_de~0|datac"
    Warning (332126): Node "Z80|sela_de~1|datad"
    Warning (332126): Node "Z80|selal[2]~4|dataa"
    Warning (332126): Node "Z80|selal[2]~4|combout"
    Warning (332126): Node "Z80|selal[2]~6|dataa"
    Warning (332126): Node "Z80|comb~17|datac"
    Warning (332126): Node "Z80|comb~17|combout"
    Warning (332126): Node "Z80|i_ldnndd|datad"
    Warning (332126): Node "Z80|i_ldnndd|combout"
    Warning (332126): Node "Z80|mw2~0|datab"
    Warning (332126): Node "Z80|i_rd|datad"
    Warning (332126): Node "Z80|i_rd|combout"
    Warning (332126): Node "Z80|comb~18|datac"
    Warning (332126): Node "Z80|selal[2]~3|datac"
    Warning (332126): Node "Z80|selal[2]~3|combout"
    Warning (332126): Node "Z80|selal[2]~4|datab"
    Warning (332126): Node "Z80|retin~0|dataa"
    Warning (332126): Node "Z80|retin~0|combout"
    Warning (332126): Node "Z80|asu_ci~0|datad"
    Warning (332126): Node "Z80|i_lddd_nn|datad"
    Warning (332126): Node "Z80|i_lddd_nn|combout"
    Warning (332126): Node "Z80|selah[0]~0|dataa"
    Warning (332126): Node "cpu_data_in[7]~1|datab"
    Warning (332126): Node "cpu_data_in[7]~1|combout"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[7]~7|combout"
    Warning (332126): Node "Z80|Decoder0~4|datac"
    Warning (332126): Node "Z80|i[7]~2|datab"
    Warning (332126): Node "Z80|i[7]~2|combout"
    Warning (332126): Node "Z80|i_rs_hl~0|datad"
    Warning (332126): Node "Z80|comb~15|datab"
    Warning (332126): Node "Z80|i_halt~3|datad"
    Warning (332126): Node "Z80|comb~14|datab"
    Warning (332126): Node "Z80|res~0|datab"
    Warning (332126): Node "Z80|xy3~0|datab"
    Warning (332126): Node "Z80|comb~56|datad"
    Warning (332126): Node "Z80|hv2~2|datad"
    Warning (332126): Node "Z80|comb~17|datab"
    Warning (332126): Node "cpu_data_in[1]~0|datab"
    Warning (332126): Node "cpu_data_in[1]~0|combout"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|datab"
    Warning (332126): Node "Z80|reg_adrl|q[1]~1|combout"
    Warning (332126): Node "Z80|i[1]~1|datad"
    Warning (332126): Node "Z80|i[1]~1|combout"
    Warning (332126): Node "Z80|comb~19|datac"
    Warning (332126): Node "Z80|Decoder2~2|datad"
    Warning (332126): Node "Z80|Decoder2~2|combout"
    Warning (332126): Node "Z80|i_rs_hl~0|dataa"
    Warning (332126): Node "Z80|comb~16|datad"
    Warning (332126): Node "Z80|comb~14|datad"
    Warning (332126): Node "Z80|comb~12|dataa"
    Warning (332126): Node "Z80|i_ldrhl~1|datad"
    Warning (332126): Node "Z80|i_ldhlr~0|datac"
    Warning (332126): Node "Z80|i_inblock|datad"
    Warning (332126): Node "Z80|incdec8~4|datab"
    Warning (332126): Node "Z80|incdec8~4|combout"
    Warning (332126): Node "Z80|comb~13|datad"
    Warning (332126): Node "Z80|imm2~0|datad"
    Warning (332126): Node "Z80|Decoder2~3|datac"
    Warning (332126): Node "Z80|Decoder2~3|combout"
    Warning (332126): Node "Z80|i_rd|datac"
    Warning (332126): Node "Z80|comb~21|datab"
    Warning (332126): Node "Z80|Decoder2~5|datad"
    Warning (332126): Node "Z80|Decoder2~5|combout"
    Warning (332126): Node "Z80|retin~0|datad"
    Warning (332126): Node "Z80|xy3|datac"
    Warning (332126): Node "Z80|Decoder2~1|datac"
    Warning (332126): Node "Z80|Decoder2~1|combout"
    Warning (332126): Node "Z80|comb~20|dataa"
    Warning (332126): Node "Z80|selal[2]~3|datad"
    Warning (332126): Node "Z80|i_ldblock|datad"
    Warning (332126): Node "Z80|i_ldade~2|datac"
    Warning (332126): Node "Z80|Decoder2~4|datac"
    Warning (332126): Node "Z80|Decoder2~4|combout"
    Warning (332126): Node "Z80|i_cpblock|datab"
    Warning (332126): Node "Z80|selal[2]~3|dataa"
    Warning (332126): Node "Z80|asu_ci~0|dataa"
    Warning (332126): Node "Z80|Decoder2~6|datad"
    Warning (332126): Node "Z80|Decoder2~6|combout"
    Warning (332126): Node "Z80|i_ldnndd|datab"
    Warning (332126): Node "Z80|mr2~3|dataa"
    Warning (332126): Node "Z80|selah[1]~3|datac"
    Warning (332126): Node "Z80|i_lddd_nn|datab"
    Warning (332126): Node "cpu_data_in[2]~3|datab"
    Warning (332126): Node "cpu_data_in[2]~3|combout"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[2]~2|combout"
    Warning (332126): Node "Z80|incdec8~4|datac"
    Warning (332126): Node "Z80|i[2]~3|datab"
    Warning (332126): Node "Z80|i[2]~3|combout"
    Warning (332126): Node "Z80|Decoder2~2|dataa"
    Warning (332126): Node "Z80|Decoder2~3|datab"
    Warning (332126): Node "Z80|Decoder2~5|dataa"
    Warning (332126): Node "Z80|xy3|datad"
    Warning (332126): Node "Z80|xy3~0|datad"
    Warning (332126): Node "Z80|Decoder2~1|datab"
    Warning (332126): Node "Z80|i_ldade~2|datab"
    Warning (332126): Node "Z80|Decoder2~4|datab"
    Warning (332126): Node "Z80|Decoder2~6|dataa"
    Warning (332126): Node "cpu_data_in[5]~2|datac"
    Warning (332126): Node "cpu_data_in[5]~2|combout"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[5]~5|combout"
    Warning (332126): Node "Z80|Decoder1~15|datac"
    Warning (332126): Node "Z80|Decoder1~15|combout"
    Warning (332126): Node "Z80|selal[2]~4|datac"
    Warning (332126): Node "Z80|comb~11|datab"
    Warning (332126): Node "Z80|comb~11|combout"
    Warning (332126): Node "Z80|xy3|datab"
    Warning (332126): Node "Z80|xy3~0|datac"
    Warning (332126): Node "Z80|comb~55|datac"
    Warning (332126): Node "Z80|comb~55|combout"
    Warning (332126): Node "Z80|i_rd|dataa"
    Warning (332126): Node "Z80|i[5]~6|datac"
    Warning (332126): Node "Z80|i[5]~6|combout"
    Warning (332126): Node "Z80|i_cpblock|datad"
    Warning (332126): Node "Z80|comb~23|dataa"
    Warning (332126): Node "Z80|comb~23|combout"
    Warning (332126): Node "Z80|selah[0]~0|datab"
    Warning (332126): Node "Z80|Decoder1~8|datac"
    Warning (332126): Node "Z80|Decoder1~8|combout"
    Warning (332126): Node "Z80|comb~13|dataa"
    Warning (332126): Node "Z80|comb~12|datac"
    Warning (332126): Node "Z80|i_ldrhl~1|datac"
    Warning (332126): Node "Z80|i_ldhlr~0|datab"
    Warning (332126): Node "Z80|Decoder1~11|dataa"
    Warning (332126): Node "Z80|Decoder1~11|combout"
    Warning (332126): Node "Z80|selah[1]~2|datac"
    Warning (332126): Node "Z80|sela_de~0|datab"
    Warning (332126): Node "Z80|i_ldblock|datab"
    Warning (332126): Node "Z80|Decoder1~12|datab"
    Warning (332126): Node "Z80|Decoder1~12|combout"
    Warning (332126): Node "Z80|selah[1]~2|datad"
    Warning (332126): Node "Z80|sela_de~1|datab"
    Warning (332126): Node "Z80|Decoder1~9|datab"
    Warning (332126): Node "Z80|Decoder1~9|combout"
    Warning (332126): Node "Z80|imm2~0|datac"
    Warning (332126): Node "Z80|asu_ci~0|datab"
    Warning (332126): Node "Z80|retin~0|datac"
    Warning (332126): Node "Z80|Decoder1~10|datac"
    Warning (332126): Node "Z80|Decoder1~10|combout"
    Warning (332126): Node "Z80|mr2~3|datab"
    Warning (332126): Node "Z80|mw2~0|datac"
    Warning (332126): Node "cpu_data_in[4]~6|datab"
    Warning (332126): Node "cpu_data_in[4]~6|combout"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[4]~4|combout"
    Warning (332126): Node "Z80|i[4]~7|dataa"
    Warning (332126): Node "Z80|i[4]~7|combout"
    Warning (332126): Node "Z80|comb~23|datab"
    Warning (332126): Node "Z80|Decoder1~8|datab"
    Warning (332126): Node "Z80|Decoder1~15|datad"
    Warning (332126): Node "Z80|Decoder1~11|datac"
    Warning (332126): Node "Z80|Decoder1~12|datac"
    Warning (332126): Node "Z80|Decoder1~9|datac"
    Warning (332126): Node "Z80|retin~0|datab"
    Warning (332126): Node "Z80|Decoder1~10|datab"
    Warning (332126): Node "Z80|comb~55|datad"
    Warning (332126): Node "cpu_data_in[3]~7|dataa"
    Warning (332126): Node "cpu_data_in[3]~7|combout"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[3]~3|combout"
    Warning (332126): Node "Z80|i[3]~8|datad"
    Warning (332126): Node "cpu_data_in[0]~5|datab"
    Warning (332126): Node "cpu_data_in[0]~5|combout"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|dataa"
    Warning (332126): Node "Z80|reg_adrl|q[0]~0|combout"
    Warning (332126): Node "Z80|i[0]~5|datab"
    Warning (332126): Node "Z80|i[0]~5|combout"
    Warning (332126): Node "Z80|sela_hl~0|datad"
    Warning (332126): Node "Z80|comb~19|datab"
    Warning (332126): Node "Z80|Decoder2~2|datac"
    Warning (332126): Node "Z80|i_inblock|datab"
    Warning (332126): Node "Z80|selal[2]~5|datab"
    Warning (332126): Node "Z80|imm2~0|datab"
    Warning (332126): Node "Z80|Decoder2~3|datad"
    Warning (332126): Node "Z80|Decoder2~5|datac"
    Warning (332126): Node "Z80|Decoder2~1|datad"
    Warning (332126): Node "Z80|i_ldade~2|datad"
    Warning (332126): Node "Z80|Decoder2~4|datad"
    Warning (332126): Node "Z80|Decoder2~6|datac"
    Warning (332126): Node "Z80|Mux8~2|datac"
    Warning (332126): Node "Z80|Mux8~1|datac"
    Warning (332126): Node "Z80|selal[1]~0|datac"
    Warning (332126): Node "Z80|i_ldnndd|dataa"
    Warning (332126): Node "Z80|comb~23|datad"
    Warning (332126): Node "Z80|Decoder1~8|dataa"
    Warning (332126): Node "Z80|Decoder1~11|datad"
    Warning (332126): Node "Z80|Decoder1~12|dataa"
    Warning (332126): Node "Z80|Decoder1~9|dataa"
    Warning (332126): Node "Z80|Decoder1~10|dataa"
    Warning (332126): Node "Z80|i_lddd_nn|dataa"
Critical Warning (332081): Design contains combinational loop of 332 nodes. Estimating the delays through the loop.
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 43.594
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    43.594         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 47.725
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    47.725         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.894
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.894         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.483         0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 44.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    44.381         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.034
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.034         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.797
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.797         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.424         0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I_CLK_50M was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_a was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: ukp:ukp|clockgen:clockgen|carry_b was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: system_clk|altpll_component|auto_generated|pll1|clk[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)
Info (332146): Worst-case setup slack is 46.630
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    46.630         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 48.993
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.993         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 49.284
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.284         0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 364 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Sat Mar 24 14:37:21 2012
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


