From 2ef5767cd00d5710d3ddaa4d9e9eae34ddea96a8 Mon Sep 17 00:00:00 2001
From: Vincent ABRIOU <vincent.abriou@st.com>
Date: Tue, 1 Dec 2020 10:37:28 +0100
Subject: [PATCH 2/3] media: v4l2: add support of pclk_max_frequency on CSI bus

Signed-off-by: Hugues Fruchet <hugues.fruchet@st.com>
---
 drivers/media/v4l2-core/v4l2-fwnode.c | 6 ++++++
 include/media/v4l2-fwnode.h           | 2 ++
 2 files changed, 8 insertions(+)

diff --git a/drivers/media/v4l2-core/v4l2-fwnode.c b/drivers/media/v4l2-core/v4l2-fwnode.c
index 7d0e2f5d1..7972be37d 100644
--- a/drivers/media/v4l2-core/v4l2-fwnode.c
+++ b/drivers/media/v4l2-core/v4l2-fwnode.c
@@ -222,6 +222,9 @@ static int v4l2_fwnode_endpoint_parse_csi2_bus(struct fwnode_handle *fwnode,
 		flags |= V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
 	}
 
+	if (!fwnode_property_read_u32(fwnode, "pclk-max-frequency", &v))
+		bus->pclk_max_frequency = v;
+
 	if (bus_type == V4L2_MBUS_CSI2_DPHY ||
 	    bus_type == V4L2_MBUS_CSI2_CPHY || lanes_used ||
 	    have_clk_lane || (flags & ~V4L2_MBUS_CSI2_CONTINUOUS_CLOCK)) {
@@ -406,6 +409,9 @@ v4l2_fwnode_endpoint_parse_csi1_bus(struct fwnode_handle *fwnode,
 		pr_debug("clock-lanes %u\n", v);
 	}
 
+	if (!fwnode_property_read_u32(fwnode, "pclk-max-frequency", &v))
+		bus->pclk_max_frequency = v;
+
 	if (bus_type == V4L2_MBUS_CCP2)
 		vep->bus_type = V4L2_MBUS_CCP2;
 	else
diff --git a/include/media/v4l2-fwnode.h b/include/media/v4l2-fwnode.h
index 598822e23..1d657382e 100644
--- a/include/media/v4l2-fwnode.h
+++ b/include/media/v4l2-fwnode.h
@@ -42,6 +42,7 @@ struct v4l2_fwnode_bus_mipi_csi2 {
 	unsigned char clock_lane;
 	unsigned char num_data_lanes;
 	bool lane_polarities[1 + V4L2_FWNODE_CSI2_MAX_DATA_LANES];
+	unsigned int pclk_max_frequency;
 };
 
 /**
@@ -74,6 +75,7 @@ struct v4l2_fwnode_bus_mipi_csi1 {
 	bool lane_polarity[2];
 	unsigned char data_lane;
 	unsigned char clock_lane;
+	unsigned int pclk_max_frequency;
 };
 
 /**
-- 
2.17.1

