# 0 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/misc/empty_file.c"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657.dts" 1






/dts-v1/;

# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 1 3 4







# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/mem.h" 1 3 4
# 9 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 2 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/armv8-m.dtsi" 1 3 4


# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/armv8-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 10 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 2 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/clock/adi_max32_clock.h" 1 3 4
# 11 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 2 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr-arm.h" 1 3 4
# 9 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr-arm.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_macro.h" 1 3 4
# 34 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_macro.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 1 3 4
# 18 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_loops.h" 1 3 4
# 1083 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_loops.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_listify.h" 1 3 4
# 1084 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_loops.h" 2 3 4
# 19 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 162 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal_is_eq.h" 1 3 4
# 163 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 193 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal_util_inc.h" 1 3 4
# 194 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal_util_dec.h" 1 3 4
# 197 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 2 3 4


# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal_util_x2.h" 1 3 4
# 200 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_internal.h" 2 3 4
# 35 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/sys/util_macro.h" 2 3 4
# 10 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr-arm.h" 2 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr.h" 1 3 4
# 11 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/memory-attr/memory-attr-arm.h" 2 3 4
# 12 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 2 3 4

/ {
 soc {
  sram: sram@30000000 {
   ranges = <0x0 0x30000000 0x40000>;
  };

  peripheral: peripheral@50000000 {
   ranges = <0x0 0x50000000 0x10000000>;

   pinctrl: pin-controller@8000 {
    ranges = <0x8000 0x50008000 0x1000>;
   };

   flc0: flash_controller@29000 {
    compatible = "adi,max32-flash-controller";
    reg = <0x29000 0x400>;

    #address-cells = <1>;
    #size-cells = <1>;
    status = "okay";

    flash0: flash@1000000 {
     compatible = "soc-nv-flash";
     reg = <0x01000000 ((1024) * 1024)>;
     write-block-size = <16>;
     erase-block-size = <8192>;
    };
   };

   dma1: dma@35000 {
    compatible = "adi,max32-dma";
    reg = <0x35000 0x1000>;
    clocks = <&gcr 1 21>;
    interrupts = <20 0>, <21 0>, <22 0>, <23 0>;
    dma-channels = <4>;
    status = "disabled";
    #dma-cells = <2>;
   };
  };
 };

 null_ptr_detect: null_ptr_detect@0 {
  compatible = "zephyr,memory-region";

  reg = <0x0 0x400>;
  zephyr,memory-region = "NULL_PTR_DETECT";
  zephyr,memory-attr = <( (((1UL << (2))) << (20)) )>;
 };
};

# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657_common.dtsi" 1 3 4






# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/armv8-m.dtsi" 1 3 4


# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/skeleton.dtsi" 1 3 4
# 9 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/skeleton.dtsi" 3 4
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
# 4 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/armv8-m.dtsi" 2 3 4

/ {
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&nvic>;
  ranges;

  nvic: interrupt-controller@e000e100 {
   #address-cells = <1>;
   compatible = "arm,v8m-nvic";
   reg = <0xe000e100 0xc00>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  systick: timer@e000e010 {
   compatible = "arm,armv8m-systick";
   reg = <0xe000e010 0x10>;
  };
 };
};
# 8 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657_common.dtsi" 2 3 4

# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/dma/max32657_dma.h" 1 3 4
# 10 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657_common.dtsi" 2 3 4
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/common/freq.h" 1 3 4
# 11 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657_common.dtsi" 2 3 4

/ {
 chosen {
  zephyr,entropy = &trng;
  zephyr,flash-controller = &flc0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   compatible = "arm,cortex-m33";
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <1>;

   cpu-power-states = <&idle &standby &powerdown>;

   mpu: mpu@e000ed90 {
    compatible = "arm,armv8m-mpu";
    reg = <0xe000ed90 0x40>;
   };
  };

  power-states {

   idle: idle {
    compatible = "zephyr,power-state";
    power-state-name = "runtime-idle";
    min-residency-us = <50>;
    exit-latency-us = <5>;
   };

   standby: standby {
    compatible = "zephyr,power-state";
    power-state-name = "standby";
    min-residency-us = <1000>;
    exit-latency-us = <20>;
   };

   backup: backup {
    compatible = "zephyr,power-state";
    power-state-name = "suspend-to-ram";
    min-residency-us = <5000>;
    exit-latency-us = <4000>;
   };

   powerdown: powerdown {
    compatible = "zephyr,power-state";
    power-state-name = "soft-off";
    min-residency-us = <2147483647>;
    exit-latency-us = <0>;
    status = "disabled";
   };
  };
 };

 clocks {
  clk_ipo: clk_ipo {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <(((50) * 1000) * 1000)>;
   status = "disabled";
  };

  clk_inro: clk_inro {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = < ((8) * 1000) >;
   status = "disabled";
  };

  clk_ibro: clk_ibro {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = < 7372800 >;
   status = "disabled";
  };

  clk_ertco: clk_ertco {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = < 32768 >;
   status = "disabled";
  };

  clk_erfo: clk_erfo {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <(((32) * 1000) * 1000)>;
   status = "disabled";
  };
 };
 bt_hci_max32: bt_hci_max32 {
  compatible = "adi,max32-hci";
  status = "okay";
  zephyr,disabling-power-states = <&standby>;
 };
};

&sram {
 #address-cells = <1>;
 #size-cells = <1>;

 sram0: memory@0 {
  compatible = "adi,adi-retained-ram", "mmio-sram";
  reg = <0x0 ((32) * 1024)>;
 };

 sram1: memory@8000 {
  compatible = "adi,adi-retained-ram", "mmio-sram";
  reg = <0x8000 ((32) * 1024)>;
 };

 sram2: memory@10000 {
  compatible = "adi,adi-retained-ram", "mmio-sram";
  reg = <0x10000 ((64) * 1024)>;
 };

 sram3: memory@20000 {
  compatible = "adi,adi-retained-ram", "mmio-sram";
  reg = <0x20000 ((64) * 1024)>;
 };

 sram4: memory@30000 {
  compatible = "adi,adi-retained-ram", "mmio-sram";
  reg = <0x30000 ((64) * 1024)>;
 };
};

&peripheral {
 #address-cells = <1>;
 #size-cells = <1>;

 gcr: clock-controller@0 {
  reg = <0x0 0x400>;
  compatible = "adi,max32-gcr";
  #clock-cells = <2>;
  clocks = <&clk_ipo>;
  sysclk-prescaler = <1>;
  status = "okay";
 };

 pinctrl: pin-controller@8000 {
  compatible = "adi,max32-pinctrl";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0x8000 0x1000>;

  gpio0: gpio@8000 {
   reg = <0x8000 0x1000>;
   compatible = "adi,max32-gpio";
   gpio-controller;
   #gpio-cells = <2>;
   clocks = <&gcr 0 0>;
   interrupts = <14 0>;
   status = "disabled";
  };
 };

 i3c0: i3c@18000 {
  compatible = "adi,max32-i3c";
  reg = <0x18000 0x1000>;
  #address-cells = <3>;
  #size-cells = <0>;
  clocks = <&gcr 0 13>;
  interrupts = <10 0>;
  status = "disabled";
 };

 uart0: serial@42000 {
  compatible = "adi,max32-uart";
  reg = <0x42000 0x1000>;
  clocks = <&gcr 0 9>;
  clock-source = <0>;
  interrupts = <11 0>;
  status = "disabled";
 };

 wdt0: watchdog@3000 {
  compatible = "adi,max32-watchdog";
  reg = <0x3000 0x400>;
  interrupts = <1 0>;
  clocks = <&gcr 1 27>;
  clock-source = <0>;
  status = "disabled";
 };

 trng: trng@4d000 {
  compatible = "adi,max32-trng";
  reg = <0x4d000 0x1000>;
  clocks = <&gcr 1 2>;
  status = "disabled";
 };

 timer0: timer@10000 {
  compatible = "adi,max32-timer";
  reg = <0x10000 0x1000>;
  interrupts = <4 0>;
  status = "disabled";
  clocks = <&gcr 0 15>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 timer1: timer@11000 {
  compatible = "adi,max32-timer";
  reg = <0x11000 0x1000>;
  interrupts = <5 0>;
  status = "disabled";
  clocks = <&gcr 0 16>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 timer2: timer@12000 {
  compatible = "adi,max32-timer";
  reg = <0x12000 0x1000>;
  interrupts = <6 0>;
  status = "disabled";
  clocks = <&gcr 0 17>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 timer3: timer@13000 {
  compatible = "adi,max32-timer";
  reg = <0x13000 0x1000>;
  interrupts = <7 0>;
  status = "disabled";
  clocks = <&gcr 0 18>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 timer4: timer@14000 {
  compatible = "adi,max32-timer";
  reg = <0x14000 0x1000>;
  interrupts = <8 0>;
  status = "disabled";
  clocks = <&gcr 0 19>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 timer5: timer@15000 {
  compatible = "adi,max32-timer";
  reg = <0x15000 0x1000>;
  interrupts = <9 0>;
  status = "disabled";
  clocks = <&gcr 0 20>;
  clock-source = <0>;
  prescaler = <1>;
  pwm {
   compatible = "adi,max32-pwm";
   status = "disabled";
   #pwm-cells = <3>;
  };
  counter {
   compatible = "adi,max32-counter";
   status = "disabled";
  };
 };

 wut0: timer@6400 {
  compatible = "adi,max32-timer";
  reg = <0x6400 0x200>;
  interrupts = <24 0>;
  status = "disabled";
  prescaler = <1>;
  counter {
   compatible = "adi,max32-wut";
   status = "disabled";
  };
 };

 wut1: timer@6600 {
  compatible = "adi,max32-timer";
  reg = <0x6600 0x200>;
  interrupts = <25 0>;
  status = "disabled";
  prescaler = <1>;
  counter {
   compatible = "adi,max32-wut";
   status = "disabled";
  };
 };

 rtc_counter: rtc_counter@6000 {
  compatible = "adi,max32-rtc-counter";
  reg = <0x6000 0x400>;
  interrupts = <2 0>;
  status = "disabled";
 };

 spi0: spi@46000 {
  compatible = "adi,max32-spi";
  reg = <0x46000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&gcr 0 6>;
  interrupts = <12 0>;
  status = "disabled";
 };
};

&nvic {
 arm,num-irq-priority-bits = <3>;
};
# 64 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657.dtsi" 2 3 4
# 10 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657.dts" 2
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657_common.dtsi" 1






# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657-pinctrl.dtsi" 1 3 4






# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/pinctrl/max32-pinctrl.h" 1 3 4
# 8 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/dts/arm/adi/max32/max32657-pinctrl.dtsi" 2 3 4

&pinctrl {
 /omit-if-no-ref/ i3c_scl_p0_0: i3c_scl_p0_0 {
  pinmux = <((((0)&0x0FU) << 4U) | (((0)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ i3c_sda_p0_1: i3c_sda_p0_1 {
  pinmux = <((((0)&0x0FU) << 4U) | (((1)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_mosi_p0_2: spi0_mosi_p0_2 {
  pinmux = <((((0)&0x0FU) << 4U) | (((2)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_ss0_p0_3: spi0_ss0_p0_3 {
  pinmux = <((((0)&0x0FU) << 4U) | (((3)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_miso_p0_4: spi0_miso_p0_4 {
  pinmux = <((((0)&0x0FU) << 4U) | (((4)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ uart0_rx_p0_5: uart0_rx_p0_5 {
  pinmux = <((((0)&0x0FU) << 4U) | (((5)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_sck_p0_6: spi0_sck_p0_6 {
  pinmux = <((((0)&0x0FU) << 4U) | (((6)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_ss1_p0_7: spi0_ss1_p0_7 {
  pinmux = <((((0)&0x0FU) << 4U) | (((7)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ spi0_ss2_p0_8: spi0_ss2_p0_8 {
  pinmux = <((((0)&0x0FU) << 4U) | (((8)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ uart0_tx_p0_9: uart0_tx_p0_9 {
  pinmux = <((((0)&0x0FU) << 4U) | (((9)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ sqwout_p0_13: sqwout_p0_13 {
  pinmux = <((((0)&0x0FU) << 4U) | (((13)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr0a_p0_0: tmr0a_p0_0 {
  pinmux = <((((0)&0x0FU) << 4U) | (((0)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr1a_p0_1: tmr1a_p0_1 {
  pinmux = <((((0)&0x0FU) << 4U) | (((1)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr3a_p0_2: tmr3a_p0_2 {
  pinmux = <((((0)&0x0FU) << 4U) | (((2)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr4a_p0_3: tmr4a_p0_3 {
  pinmux = <((((0)&0x0FU) << 4U) | (((3)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr5a_p0_4: tmr5a_p0_4 {
  pinmux = <((((0)&0x0FU) << 4U) | (((4)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr0b_p0_5: tmr0b_p0_5 {
  pinmux = <((((0)&0x0FU) << 4U) | (((5)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr4b_p0_6: tmr4b_p0_6 {
  pinmux = <((((0)&0x0FU) << 4U) | (((6)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr3b_p0_7: tmr3b_p0_7 {
  pinmux = <((((0)&0x0FU) << 4U) | (((7)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ i3c_pur_p0_8: i3c_pur_p0_8 {
  pinmux = <((((0)&0x0FU) << 4U) | (((8)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr1b_p0_9: tmr1b_p0_9 {
  pinmux = <((((0)&0x0FU) << 4U) | (((9)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr2a_p0_10: tmr2a_p0_10 {
  pinmux = <((((0)&0x0FU) << 4U) | (((10)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };

 /omit-if-no-ref/ tmr5b_p0_11: tmr5b_p0_11 {
  pinmux = <((((0)&0x0FU) << 4U) | (((11)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
 };
};






&pinctrl {
 /omit-if-no-ref/ i3c_scl_p0_0_sleep: i3c_scl_p0_0_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((0)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ i3c_sda_p0_1_sleep: i3c_sda_p0_1_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((1)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_mosi_p0_2_sleep: spi0_mosi_p0_2_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((2)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_ss0_p0_3_sleep: spi0_ss0_p0_3_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((3)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_miso_p0_4_sleep: spi0_miso_p0_4_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((4)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ uart0_rx_p0_5_sleep: uart0_rx_p0_5_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((5)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_sck_p0_6_sleep: spi0_sck_p0_6_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((6)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_ss1_p0_7_sleep: spi0_ss1_p0_7_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((7)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ spi0_ss2_p0_8_sleep: spi0_ss2_p0_8_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((8)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ uart0_tx_p0_9_sleep: uart0_tx_p0_9_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((9)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ sqwout_p0_13_sleep: sqwout_p0_13_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((13)&0xFFU) << 8U) | (((0x01) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr0a_p0_0_sleep: tmr0a_p0_0_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((0)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr1a_p0_1_sleep: tmr1a_p0_1_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((1)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr3a_p0_2_sleep: tmr3a_p0_2_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((2)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr4a_p0_3_sleep: tmr4a_p0_3_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((3)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr5a_p0_4_sleep: tmr5a_p0_4_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((4)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr0b_p0_5_sleep: tmr0b_p0_5_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((5)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr4b_p0_6_sleep: tmr4b_p0_6_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((6)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr3b_p0_7_sleep: tmr3b_p0_7_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((7)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ i3c_pur_p0_8_sleep: i3c_pur_p0_8_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((8)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr1b_p0_9_sleep: tmr1b_p0_9_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((9)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr2a_p0_10_sleep: tmr2a_p0_10_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((10)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };

 /omit-if-no-ref/ tmr5b_p0_11_sleep: tmr5b_p0_11_sleep {
  pinmux = <((((0)&0x0FU) << 4U) | (((11)&0xFFU) << 8U) | (((0x02) & 0x0FU) << 0U))>;
  low-power-enable;
 };
};
# 8 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657_common.dtsi" 2
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/gpio/gpio.h" 1 3 4
# 9 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657_common.dtsi" 2
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/gpio/adi-max32-gpio.h" 1 3 4
# 10 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657_common.dtsi" 2
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/include/zephyr/dt-bindings/input/input-event-codes.h" 1 3 4
# 11 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657_common.dtsi" 2

/ {
 model = "Analog Devices MAX32657EVKIT";
 compatible = "adi,max32657evkit";

 chosen {
  zephyr,console = &uart0;
  zephyr,cortex-m-idle-timer = &counter_wut1;
  zephyr,shell-uart = &uart0;
  zephyr,bt-c2h-uart = &uart0;
  zephyr,bt-hci = &bt_hci_max32;
 };

 leds {
  compatible = "gpio-leds";
  led1: led_1 {
   gpios = <&gpio0 13 (0 << 0)>;
   label = "Green LED";
  };
 };

 buttons {
  compatible = "gpio-keys";
  pb1: pb1 {
   gpios = <&gpio0 12 ((1 << 4) | (1 << 0))>;
   label = "SW2";
   zephyr,code = <11>;
  };
 };


 aliases {
  led0 = &led1;
  sw0 = &pb1;
  watchdog0 = &wdt0;
 };
};

&uart0 {
 pinctrl-0 = <&uart0_tx_p0_9 &uart0_rx_p0_5>;
 pinctrl-names = "default";
 current-speed = <115200>;
 data-bits = <8>;
 parity = "none";
 status = "okay";
};

&clk_ipo {
 status = "okay";
};

&gpio0 {
 status = "okay";
};

&wdt0 {
 status = "okay";
};

&trng {
 status = "okay";
};

&i3c0 {
 status = "okay";
 pinctrl-0 = <&i3c_scl_p0_0 &i3c_sda_p0_1>;
 pinctrl-names = "default";
 i2c-scl-hz = <((200) * 1000)>;
 i3c-scl-hz = <((800) * 1000)>;
 i3c-od-scl-hz = <((400) * 1000)>;
};

&spi0 {
 status = "okay";
 pinctrl-0 = <&spi0_mosi_p0_2 &spi0_miso_p0_4 &spi0_sck_p0_6 &spi0_ss0_p0_3>;
 pinctrl-names = "default";

 max30123: max30123@0 {
  compatible = "adi,max30123";
  reg = <0x0>;
  status = "okay";
  spi-max-frequency = <((100) * 1000)>;
  auto-clk-div = <32768>;
  daca-code = <550>;
  dacb-code = <500>;
  dac-enable;
  we1-amp-enable;
  we1-dac-mx = <0>;
  we1-swb;
  we1-ios-mode;
  we1-offset-sel = <1>;
  adc-fs-we1 = <1>;
  ce1-amp-enable;
  ce1-dac-mx = <1>;
  ce1-srb;
  m0-mode = <1>;
  m0-i-conv-type = <0>;
  m0-v-conv-type = <1>;
  m0-conv-time = <0>;
  auto;
  convert;
 };
};

&rtc_counter {
 status = "okay";
 clock-source = <5>;
};

&wut0 {
 clock-source = <5>;
};

&wut1 {
 status = "okay";
 clock-source = <5>;
 wakeup-source;
 counter_wut1: counter {
  status = "okay";
 };
};
# 11 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/boards/adi/max32657evkit/max32657evkit_max32657.dts" 2

/ {
  chosen {
   zephyr,sram = &secure_ram;
   zephyr,flash = &flash0;
   zephyr,code-partition = &slot0_partition;
  };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  secure_ram: partition@30000000 {
   label = "secure-memory";
   reg = <0x30000000 ((256) * 1024)>;
  };
 };
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  slot0_partition: partition@0 {
   label = "image-0";
   reg = <0x0 ((960) * 1024)>;
   read-only;
  };
  storage_partition: partition@f0000 {
   label = "storage";
   reg = <0xf0000 ((64) * 1024)>;
  };
 };
};
# 0 "<command-line>" 2
# 1 "C:/Workdir/PBU/cfs_workspace/cfs_workspace_blinky1/m33/boards/max32657evkit_max32657.overlay" 1
# 16 "C:/Workdir/PBU/cfs_workspace/cfs_workspace_blinky1/m33/boards/max32657evkit_max32657.overlay"
/ {
 chosen {
  zephyr,code-partition = &slot0_partition;
  zephyr,flash = &flash0;
  zephyr,sram = &secure_ram;
 };

 reserved-memory {
  #address-cells = <1>;
   #size-cells = <1>;
   ranges;

  secure_ram: partition@30000000 {

   label = "secure-memory";
   reg = <0x30000000 ((256) * 1024)>;
  };
 };
};

&flash0 {
 partitions {
  compatible = "fixed-partitions";
  #address-cells = <1>;
  #size-cells = <1>;

  slot0_partition: partition@0 {

   label = "image-0";
   reg = <0x0 ((690) * 1024)>;
  };
  storage_partition: partition@f0000 {

   label = "storage";
   reg = <0xf0000 ((64) * 1024)>;
  };
 };
};





/ {
 buttons {
  pb1: pb1 {
   gpios = <&gpio0 12 ((1 << 0) | (0U << (8U)) | (1 << 4))>;
   zephyr,code = <11>;
  };
 };

 leds {
  led1: led_1 {

   gpios = <&gpio0 13 ((0 << 0) | (0U << (8U)) | (0U << (9U)))>;
  };
 };

 aliases {
  led0 = &led1;
 };
};




/ {
 chosen {
  zephyr,console = &uart0;
  zephyr,shell-uart = &uart0;
  zephyr,bt-c2h-uart = &uart0;
 };
};

&dma1 {
 status = "disabled";
};

&i3c0 {
 status = "disabled";
};

&rtc_counter {
 status = "disabled";
};

&spi0 {
 status = "disabled";
};

&timer0 {
 status = "disabled";
};

&timer1 {
 status = "disabled";
};

&timer2 {
 status = "disabled";
};

&timer3 {
 status = "disabled";
};

&timer4 {
 status = "disabled";
};

&timer5 {
 status = "disabled";
};

&trng {
 status = "disabled";
};

&uart0_tx_p0_9 {
 power-source = <0>;
};

&uart0_rx_p0_5 {
 power-source = <0>;

 bias-pull-up;
};

&uart0 {
 pinctrl-0 = <&uart0_tx_p0_9 &uart0_rx_p0_5>;
 pinctrl-names = "default";
 current-speed = <115200>;
 parity = "none";
 stop-bits = "1";
 data-bits = <8>;
 status = "okay";
};

&wdt0 {
 status = "disabled";
};

&wut0 {
 status = "disabled";
};

&wut1 {
 status = "disabled";
};





&gcr {
 clocks = <&clk_ipo>;
 sysclk-prescaler = <1>;
};

&clk_ipo {
 status = "okay";
};
# 0 "<command-line>" 2
# 1 "C:/analog/cfs/1.1.0/SDK/zephyr/zephyr/misc/empty_file.c"
