# p1-DEBUG

+ fsm中输出比预期慢一个周期
  + mistaken ```posedge clk``` as ```clk```	
  + block and nblock:: doubled ```nreg and reg```
  + 