$date
	Sun Oct 23 06:47:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#694960
b10100 !
1"
#694962
b10100 &
b10100 %
1$
#694963
0"
#694966
b1010 &
b1010 %
#694970
b101 &
b101 %
#694974
b10000 &
b10000 %
#694978
b1000 &
b1000 %
#694982
b100 &
b100 %
#694986
b10 &
b10 %
#694990
b1 &
1#
b1 %
#694994
b0 &
b0 %
0#
0$
#1681503
b1101 !
1"
#1681506
b1101 &
b1101 %
1$
#1681507
0"
#1681510
b101000 &
b101000 %
#1681514
b10100 &
b10100 %
#1681518
b1010 &
b1010 %
#1681522
b101 &
b101 %
#1681526
b10000 &
b10000 %
#1681530
b1000 &
b1000 %
#1681534
b100 &
b100 %
#1681538
b10 &
b10 %
#1681542
b1 &
1#
b1 %
#1681546
b0 &
b0 %
0#
0$
#2733800
b1000 !
1"
#2733802
b1000 &
b1000 %
1$
#2733803
0"
#2733806
b100 &
b100 %
#2733810
b10 &
b10 %
#2733814
b1 &
1#
b1 %
#2733818
b0 &
b0 %
0#
0$
#4500012
