<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › clock-r8a7779.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>clock-r8a7779.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * r8a7779 clock framework support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2011  Renesas Solutions Corp.</span>
<span class="cm"> * Copyright (C) 2011  Magnus Damm</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>

<span class="cp">#define FRQMR   0xffc80014</span>
<span class="cp">#define MSTPCR0 0xffc80030</span>
<span class="cp">#define MSTPCR1 0xffc80034</span>
<span class="cp">#define MSTPCR3 0xffc8003c</span>
<span class="cp">#define MSTPSR1 0xffc80044</span>
<span class="cp">#define MSTPSR4 0xffc80048</span>
<span class="cp">#define MSTPSR6 0xffc8004c</span>
<span class="cp">#define MSTPCR4 0xffc80050</span>
<span class="cp">#define MSTPCR5 0xffc80054</span>
<span class="cp">#define MSTPCR6 0xffc80058</span>
<span class="cp">#define MSTPCR7 0xffc80040</span>

<span class="cm">/* ioremap() through clock mapping mandatory to avoid</span>
<span class="cm"> * collision with ARM coherent DMA virtual memory range.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_mapping</span> <span class="n">cpg_mapping</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">phys</span>	<span class="o">=</span> <span class="mh">0xffc80000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">len</span>	<span class="o">=</span> <span class="mh">0x80</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Default rate for the root input clock, reset this with clk_set_rate()</span>
<span class="cm"> * from the platform code.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">plla_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">rate</span>		<span class="o">=</span> <span class="mi">1500000000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">mapping</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cpg_mapping</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">divisors</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">6</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">36</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div_mult_table</span> <span class="n">div4_div_mult_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">divisors</span> <span class="o">=</span> <span class="n">divisors</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_divisors</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">divisors</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_div4_table</span> <span class="n">div4_table</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">div_mult_table</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_div_mult_table</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">DIV4_S</span><span class="p">,</span> <span class="n">DIV4_OUT</span><span class="p">,</span> <span class="n">DIV4_S4</span><span class="p">,</span> <span class="n">DIV4_S3</span><span class="p">,</span> <span class="n">DIV4_S1</span><span class="p">,</span> <span class="n">DIV4_P</span><span class="p">,</span> <span class="n">DIV4_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DIV4_S</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">20</span><span class="p">,</span>
				      <span class="mh">0x0018</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_OUT</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span>
				      <span class="mh">0x0700</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S4</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">12</span><span class="p">,</span>
				      <span class="mh">0x0040</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S3</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span>
				      <span class="mh">0x0010</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_S1</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span>
				      <span class="mh">0x0060</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
	<span class="p">[</span><span class="n">DIV4_P</span><span class="p">]</span>	<span class="o">=</span> <span class="n">SH_CLK_DIV4</span><span class="p">(</span><span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">,</span> <span class="n">FRQMR</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
				      <span class="mh">0x0300</span><span class="p">,</span> <span class="n">CLK_ENABLE_ON_INIT</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span> <span class="n">MSTP026</span><span class="p">,</span> <span class="n">MSTP025</span><span class="p">,</span> <span class="n">MSTP024</span><span class="p">,</span> <span class="n">MSTP023</span><span class="p">,</span> <span class="n">MSTP022</span><span class="p">,</span> <span class="n">MSTP021</span><span class="p">,</span>
	<span class="n">MSTP016</span><span class="p">,</span> <span class="n">MSTP015</span><span class="p">,</span> <span class="n">MSTP014</span><span class="p">,</span>
	<span class="n">MSTP_NR</span> <span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP_NR</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">MSTP026</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">26</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF0 */</span>
	<span class="p">[</span><span class="n">MSTP025</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">25</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF1 */</span>
	<span class="p">[</span><span class="n">MSTP024</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">24</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF2 */</span>
	<span class="p">[</span><span class="n">MSTP023</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF3 */</span>
	<span class="p">[</span><span class="n">MSTP022</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">22</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF4 */</span>
	<span class="p">[</span><span class="n">MSTP021</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* SCIF5 */</span>
	<span class="p">[</span><span class="n">MSTP016</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU0 */</span>
	<span class="p">[</span><span class="n">MSTP015</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">15</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU1 */</span>
	<span class="p">[</span><span class="n">MSTP014</span><span class="p">]</span> <span class="o">=</span> <span class="n">SH_CLK_MSTP32</span><span class="p">(</span><span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">],</span> <span class="n">MSTPCR0</span><span class="p">,</span> <span class="mi">14</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="cm">/* TMU2 */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">mul4_recalc</span><span class="p">(</span><span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">clk</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span><span class="o">-&gt;</span><span class="n">parent</span><span class="o">-&gt;</span><span class="n">rate</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_clk_ops</span> <span class="n">mul4_clk_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">recalc</span>		<span class="o">=</span> <span class="n">mul4_recalc</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clkz_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">ops</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">mul4_clk_ops</span><span class="p">,</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">],</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">clkzs_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* clks x 4 / 4 = clks */</span>
	<span class="p">.</span><span class="n">parent</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">],</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">late_main_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">clkz_clk</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">clkzs_clk</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">lookups</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* main clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;plla_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">plla_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;clkz_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkz_clk</span><span class="p">),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;clkzs_clk&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">clkzs_clk</span><span class="p">),</span>

	<span class="cm">/* DIV4 clocks */</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;bus_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_OUT</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway4_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S4</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway3_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S3</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;shyway1_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_S1</span><span class="p">]),</span>
	<span class="n">CLKDEV_CON_ID</span><span class="p">(</span><span class="s">&quot;peripheral_clk&quot;</span><span class="p">,</span>	<span class="o">&amp;</span><span class="n">div4_clks</span><span class="p">[</span><span class="n">DIV4_P</span><span class="p">]),</span>

	<span class="cm">/* MSTP32 clocks */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP016</span><span class="p">]),</span> <span class="cm">/* TMU00 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh_tmu.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP016</span><span class="p">]),</span> <span class="cm">/* TMU01 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.0&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP026</span><span class="p">]),</span> <span class="cm">/* SCIF0 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP025</span><span class="p">]),</span> <span class="cm">/* SCIF1 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP024</span><span class="p">]),</span> <span class="cm">/* SCIF2 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP023</span><span class="p">]),</span> <span class="cm">/* SCIF3 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP022</span><span class="p">]),</span> <span class="cm">/* SCIF4 */</span>
	<span class="n">CLKDEV_DEV_ID</span><span class="p">(</span><span class="s">&quot;sh-sci.5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">mstp_clks</span><span class="p">[</span><span class="n">MSTP021</span><span class="p">]),</span> <span class="cm">/* SCIF6 */</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">r8a7779_clock_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">k</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_div4_register</span><span class="p">(</span><span class="n">div4_clks</span><span class="p">,</span> <span class="n">DIV4_NR</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">div4_table</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">sh_clk_mstp32_register</span><span class="p">(</span><span class="n">mstp_clks</span><span class="p">,</span> <span class="n">MSTP_NR</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">k</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="o">!</span><span class="n">ret</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">k</span> <span class="o">&lt;</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">));</span> <span class="n">k</span><span class="o">++</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">clk_register</span><span class="p">(</span><span class="n">late_main_clks</span><span class="p">[</span><span class="n">k</span><span class="p">]);</span>

	<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">lookups</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">lookups</span><span class="p">));</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ret</span><span class="p">)</span>
		<span class="n">shmobile_clk_init</span><span class="p">();</span>
	<span class="k">else</span>
		<span class="n">panic</span><span class="p">(</span><span class="s">&quot;failed to setup r8a7779 clocks</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
