
EventDriven.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009b38  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  08009c48  08009c48  0000ac48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a0ec  0800a0ec  0000c1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a0ec  0800a0ec  0000b0ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a0f4  0800a0f4  0000c1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a0f4  0800a0f4  0000b0f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a0f8  0800a0f8  0000b0f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800a0fc  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000034c  200001dc  0800a2d8  0000c1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000528  0800a2d8  0000c528  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013474  00000000  00000000  0000c205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ea  00000000  00000000  0001f679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012c8  00000000  00000000  00022b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e9b  00000000  00000000  00023e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a81d  00000000  00000000  00024ccb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001827b  00000000  00000000  0003f4e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094206  00000000  00000000  00057763  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000eb969  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061e0  00000000  00000000  000eb9ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  000f1b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c30 	.word	0x08009c30

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009c30 	.word	0x08009c30

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_fmul>:
 8000d58:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d5c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d60:	bf1e      	ittt	ne
 8000d62:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d66:	ea92 0f0c 	teqne	r2, ip
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d06f      	beq.n	8000e50 <__aeabi_fmul+0xf8>
 8000d70:	441a      	add	r2, r3
 8000d72:	ea80 0c01 	eor.w	ip, r0, r1
 8000d76:	0240      	lsls	r0, r0, #9
 8000d78:	bf18      	it	ne
 8000d7a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d7e:	d01e      	beq.n	8000dbe <__aeabi_fmul+0x66>
 8000d80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d84:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d88:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d8c:	fba0 3101 	umull	r3, r1, r0, r1
 8000d90:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d94:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d98:	bf3e      	ittt	cc
 8000d9a:	0049      	lslcc	r1, r1, #1
 8000d9c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000da0:	005b      	lslcc	r3, r3, #1
 8000da2:	ea40 0001 	orr.w	r0, r0, r1
 8000da6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000daa:	2afd      	cmp	r2, #253	@ 0xfd
 8000dac:	d81d      	bhi.n	8000dea <__aeabi_fmul+0x92>
 8000dae:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000db2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000db6:	bf08      	it	eq
 8000db8:	f020 0001 	biceq.w	r0, r0, #1
 8000dbc:	4770      	bx	lr
 8000dbe:	f090 0f00 	teq	r0, #0
 8000dc2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dc6:	bf08      	it	eq
 8000dc8:	0249      	lsleq	r1, r1, #9
 8000dca:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dce:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dd2:	3a7f      	subs	r2, #127	@ 0x7f
 8000dd4:	bfc2      	ittt	gt
 8000dd6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dda:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dde:	4770      	bxgt	lr
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000de4:	f04f 0300 	mov.w	r3, #0
 8000de8:	3a01      	subs	r2, #1
 8000dea:	dc5d      	bgt.n	8000ea8 <__aeabi_fmul+0x150>
 8000dec:	f112 0f19 	cmn.w	r2, #25
 8000df0:	bfdc      	itt	le
 8000df2:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000df6:	4770      	bxle	lr
 8000df8:	f1c2 0200 	rsb	r2, r2, #0
 8000dfc:	0041      	lsls	r1, r0, #1
 8000dfe:	fa21 f102 	lsr.w	r1, r1, r2
 8000e02:	f1c2 0220 	rsb	r2, r2, #32
 8000e06:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e0a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e0e:	f140 0000 	adc.w	r0, r0, #0
 8000e12:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e16:	bf08      	it	eq
 8000e18:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e1c:	4770      	bx	lr
 8000e1e:	f092 0f00 	teq	r2, #0
 8000e22:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e26:	bf02      	ittt	eq
 8000e28:	0040      	lsleq	r0, r0, #1
 8000e2a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e2e:	3a01      	subeq	r2, #1
 8000e30:	d0f9      	beq.n	8000e26 <__aeabi_fmul+0xce>
 8000e32:	ea40 000c 	orr.w	r0, r0, ip
 8000e36:	f093 0f00 	teq	r3, #0
 8000e3a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e3e:	bf02      	ittt	eq
 8000e40:	0049      	lsleq	r1, r1, #1
 8000e42:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e46:	3b01      	subeq	r3, #1
 8000e48:	d0f9      	beq.n	8000e3e <__aeabi_fmul+0xe6>
 8000e4a:	ea41 010c 	orr.w	r1, r1, ip
 8000e4e:	e78f      	b.n	8000d70 <__aeabi_fmul+0x18>
 8000e50:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e54:	ea92 0f0c 	teq	r2, ip
 8000e58:	bf18      	it	ne
 8000e5a:	ea93 0f0c 	teqne	r3, ip
 8000e5e:	d00a      	beq.n	8000e76 <__aeabi_fmul+0x11e>
 8000e60:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e64:	bf18      	it	ne
 8000e66:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	d1d8      	bne.n	8000e1e <__aeabi_fmul+0xc6>
 8000e6c:	ea80 0001 	eor.w	r0, r0, r1
 8000e70:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e74:	4770      	bx	lr
 8000e76:	f090 0f00 	teq	r0, #0
 8000e7a:	bf17      	itett	ne
 8000e7c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e80:	4608      	moveq	r0, r1
 8000e82:	f091 0f00 	teqne	r1, #0
 8000e86:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e8a:	d014      	beq.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e8c:	ea92 0f0c 	teq	r2, ip
 8000e90:	d101      	bne.n	8000e96 <__aeabi_fmul+0x13e>
 8000e92:	0242      	lsls	r2, r0, #9
 8000e94:	d10f      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000e96:	ea93 0f0c 	teq	r3, ip
 8000e9a:	d103      	bne.n	8000ea4 <__aeabi_fmul+0x14c>
 8000e9c:	024b      	lsls	r3, r1, #9
 8000e9e:	bf18      	it	ne
 8000ea0:	4608      	movne	r0, r1
 8000ea2:	d108      	bne.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ea4:	ea80 0001 	eor.w	r0, r0, r1
 8000ea8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000eac:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eb0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eb4:	4770      	bx	lr
 8000eb6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000eba:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000ebe:	4770      	bx	lr

08000ec0 <__aeabi_fdiv>:
 8000ec0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ec4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ec8:	bf1e      	ittt	ne
 8000eca:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ece:	ea92 0f0c 	teqne	r2, ip
 8000ed2:	ea93 0f0c 	teqne	r3, ip
 8000ed6:	d069      	beq.n	8000fac <__aeabi_fdiv+0xec>
 8000ed8:	eba2 0203 	sub.w	r2, r2, r3
 8000edc:	ea80 0c01 	eor.w	ip, r0, r1
 8000ee0:	0249      	lsls	r1, r1, #9
 8000ee2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ee6:	d037      	beq.n	8000f58 <__aeabi_fdiv+0x98>
 8000ee8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000eec:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ef0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ef4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ef8:	428b      	cmp	r3, r1
 8000efa:	bf38      	it	cc
 8000efc:	005b      	lslcc	r3, r3, #1
 8000efe:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f02:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f06:	428b      	cmp	r3, r1
 8000f08:	bf24      	itt	cs
 8000f0a:	1a5b      	subcs	r3, r3, r1
 8000f0c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f10:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f1a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f1e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f22:	bf24      	itt	cs
 8000f24:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f28:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f2c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f30:	bf24      	itt	cs
 8000f32:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f36:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f3a:	011b      	lsls	r3, r3, #4
 8000f3c:	bf18      	it	ne
 8000f3e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f42:	d1e0      	bne.n	8000f06 <__aeabi_fdiv+0x46>
 8000f44:	2afd      	cmp	r2, #253	@ 0xfd
 8000f46:	f63f af50 	bhi.w	8000dea <__aeabi_fmul+0x92>
 8000f4a:	428b      	cmp	r3, r1
 8000f4c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f50:	bf08      	it	eq
 8000f52:	f020 0001 	biceq.w	r0, r0, #1
 8000f56:	4770      	bx	lr
 8000f58:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f5c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f60:	327f      	adds	r2, #127	@ 0x7f
 8000f62:	bfc2      	ittt	gt
 8000f64:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f68:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f6c:	4770      	bxgt	lr
 8000f6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f72:	f04f 0300 	mov.w	r3, #0
 8000f76:	3a01      	subs	r2, #1
 8000f78:	e737      	b.n	8000dea <__aeabi_fmul+0x92>
 8000f7a:	f092 0f00 	teq	r2, #0
 8000f7e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f82:	bf02      	ittt	eq
 8000f84:	0040      	lsleq	r0, r0, #1
 8000f86:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f8a:	3a01      	subeq	r2, #1
 8000f8c:	d0f9      	beq.n	8000f82 <__aeabi_fdiv+0xc2>
 8000f8e:	ea40 000c 	orr.w	r0, r0, ip
 8000f92:	f093 0f00 	teq	r3, #0
 8000f96:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f9a:	bf02      	ittt	eq
 8000f9c:	0049      	lsleq	r1, r1, #1
 8000f9e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fa2:	3b01      	subeq	r3, #1
 8000fa4:	d0f9      	beq.n	8000f9a <__aeabi_fdiv+0xda>
 8000fa6:	ea41 010c 	orr.w	r1, r1, ip
 8000faa:	e795      	b.n	8000ed8 <__aeabi_fdiv+0x18>
 8000fac:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fb0:	ea92 0f0c 	teq	r2, ip
 8000fb4:	d108      	bne.n	8000fc8 <__aeabi_fdiv+0x108>
 8000fb6:	0242      	lsls	r2, r0, #9
 8000fb8:	f47f af7d 	bne.w	8000eb6 <__aeabi_fmul+0x15e>
 8000fbc:	ea93 0f0c 	teq	r3, ip
 8000fc0:	f47f af70 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e776      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fc8:	ea93 0f0c 	teq	r3, ip
 8000fcc:	d104      	bne.n	8000fd8 <__aeabi_fdiv+0x118>
 8000fce:	024b      	lsls	r3, r1, #9
 8000fd0:	f43f af4c 	beq.w	8000e6c <__aeabi_fmul+0x114>
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e76e      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000fd8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fdc:	bf18      	it	ne
 8000fde:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fe2:	d1ca      	bne.n	8000f7a <__aeabi_fdiv+0xba>
 8000fe4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fe8:	f47f af5c 	bne.w	8000ea4 <__aeabi_fmul+0x14c>
 8000fec:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000ff0:	f47f af3c 	bne.w	8000e6c <__aeabi_fmul+0x114>
 8000ff4:	e75f      	b.n	8000eb6 <__aeabi_fmul+0x15e>
 8000ff6:	bf00      	nop

08000ff8 <delay_us>:
 *      Author: THANGTRAN
 */
#include "DHT22.h"

// Hm delay micro giy s dng Timer 1
void delay_us (uint16_t us) {
 8000ff8:	b480      	push	{r7}
 8000ffa:	b083      	sub	sp, #12
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001002:	4b08      	ldr	r3, [pc, #32]	@ (8001024 <delay_us+0x2c>)
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	2200      	movs	r2, #0
 8001008:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 800100a:	bf00      	nop
 800100c:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <delay_us+0x2c>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	429a      	cmp	r2, r3
 8001016:	d3f9      	bcc.n	800100c <delay_us+0x14>
}
 8001018:	bf00      	nop
 800101a:	bf00      	nop
 800101c:	370c      	adds	r7, #12
 800101e:	46bd      	mov	sp, r7
 8001020:	bc80      	pop	{r7}
 8001022:	4770      	bx	lr
 8001024:	20000300 	.word	0x20000300

08001028 <DHT_Start>:

void DHT_Start (void) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	463b      	mov	r3, r7
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = DHT_PIN;
 800103a:	2304      	movs	r3, #4
 800103c:	603b      	str	r3, [r7, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800103e:	2301      	movs	r3, #1
 8001040:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001042:	2302      	movs	r3, #2
 8001044:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8001046:	463b      	mov	r3, r7
 8001048:	4619      	mov	r1, r3
 800104a:	4810      	ldr	r0, [pc, #64]	@ (800108c <DHT_Start+0x64>)
 800104c:	f002 f8ec 	bl	8003228 <HAL_GPIO_Init>

    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 0);
 8001050:	2200      	movs	r2, #0
 8001052:	2104      	movs	r1, #4
 8001054:	480d      	ldr	r0, [pc, #52]	@ (800108c <DHT_Start+0x64>)
 8001056:	f002 fa82 	bl	800355e <HAL_GPIO_WritePin>
    HAL_Delay (1);   // DHT22 ch cn ch 1ms (khc vi DHT11 cn 18ms)
 800105a:	2001      	movs	r0, #1
 800105c:	f001 fa9a 	bl	8002594 <HAL_Delay>
    HAL_GPIO_WritePin (DHT_PORT, DHT_PIN, 1);
 8001060:	2201      	movs	r2, #1
 8001062:	2104      	movs	r1, #4
 8001064:	4809      	ldr	r0, [pc, #36]	@ (800108c <DHT_Start+0x64>)
 8001066:	f002 fa7a 	bl	800355e <HAL_GPIO_WritePin>
    delay_us (30);
 800106a:	201e      	movs	r0, #30
 800106c:	f7ff ffc4 	bl	8000ff8 <delay_us>

    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001074:	2301      	movs	r3, #1
 8001076:	60bb      	str	r3, [r7, #8]
    HAL_GPIO_Init(DHT_PORT, &GPIO_InitStruct);
 8001078:	463b      	mov	r3, r7
 800107a:	4619      	mov	r1, r3
 800107c:	4803      	ldr	r0, [pc, #12]	@ (800108c <DHT_Start+0x64>)
 800107e:	f002 f8d3 	bl	8003228 <HAL_GPIO_Init>
}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010800 	.word	0x40010800

08001090 <DHT_Check_Response>:

uint8_t DHT_Check_Response (void) {
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
    uint8_t Response = 0;
 8001096:	2300      	movs	r3, #0
 8001098:	71fb      	strb	r3, [r7, #7]
    delay_us (40);
 800109a:	2028      	movs	r0, #40	@ 0x28
 800109c:	f7ff ffac 	bl	8000ff8 <delay_us>
    if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) {
 80010a0:	2104      	movs	r1, #4
 80010a2:	4811      	ldr	r0, [pc, #68]	@ (80010e8 <DHT_Check_Response+0x58>)
 80010a4:	f002 fa44 	bl	8003530 <HAL_GPIO_ReadPin>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d10e      	bne.n	80010cc <DHT_Check_Response+0x3c>
        delay_us (80);
 80010ae:	2050      	movs	r0, #80	@ 0x50
 80010b0:	f7ff ffa2 	bl	8000ff8 <delay_us>
        if ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) Response = 1;
 80010b4:	2104      	movs	r1, #4
 80010b6:	480c      	ldr	r0, [pc, #48]	@ (80010e8 <DHT_Check_Response+0x58>)
 80010b8:	f002 fa3a 	bl	8003530 <HAL_GPIO_ReadPin>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d002      	beq.n	80010c8 <DHT_Check_Response+0x38>
 80010c2:	2301      	movs	r3, #1
 80010c4:	71fb      	strb	r3, [r7, #7]
 80010c6:	e001      	b.n	80010cc <DHT_Check_Response+0x3c>
        else Response = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	71fb      	strb	r3, [r7, #7]
    }
    while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));
 80010cc:	bf00      	nop
 80010ce:	2104      	movs	r1, #4
 80010d0:	4805      	ldr	r0, [pc, #20]	@ (80010e8 <DHT_Check_Response+0x58>)
 80010d2:	f002 fa2d 	bl	8003530 <HAL_GPIO_ReadPin>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1f8      	bne.n	80010ce <DHT_Check_Response+0x3e>
    return Response;
 80010dc:	79fb      	ldrb	r3, [r7, #7]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	40010800 	.word	0x40010800

080010ec <DHT_Read>:

uint8_t DHT_Read (void) {
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
    uint8_t i, j;
    for (j=0; j<8; j++) {
 80010f2:	2300      	movs	r3, #0
 80010f4:	71bb      	strb	r3, [r7, #6]
 80010f6:	e037      	b.n	8001168 <DHT_Read+0x7c>
        while (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));
 80010f8:	bf00      	nop
 80010fa:	2104      	movs	r1, #4
 80010fc:	481e      	ldr	r0, [pc, #120]	@ (8001178 <DHT_Read+0x8c>)
 80010fe:	f002 fa17 	bl	8003530 <HAL_GPIO_ReadPin>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d0f8      	beq.n	80010fa <DHT_Read+0xe>
        delay_us (40);
 8001108:	2028      	movs	r0, #40	@ 0x28
 800110a:	f7ff ff75 	bl	8000ff8 <delay_us>
        if (!(HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN))) {
 800110e:	2104      	movs	r1, #4
 8001110:	4819      	ldr	r0, [pc, #100]	@ (8001178 <DHT_Read+0x8c>)
 8001112:	f002 fa0d 	bl	8003530 <HAL_GPIO_ReadPin>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d10e      	bne.n	800113a <DHT_Read+0x4e>
            i &= ~(1<<(7-j));
 800111c:	79bb      	ldrb	r3, [r7, #6]
 800111e:	f1c3 0307 	rsb	r3, r3, #7
 8001122:	2201      	movs	r2, #1
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	b25b      	sxtb	r3, r3
 800112a:	43db      	mvns	r3, r3
 800112c:	b25a      	sxtb	r2, r3
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	4013      	ands	r3, r2
 8001134:	b25b      	sxtb	r3, r3
 8001136:	71fb      	strb	r3, [r7, #7]
 8001138:	e00b      	b.n	8001152 <DHT_Read+0x66>
        } else {
            i |= (1<<(7-j));
 800113a:	79bb      	ldrb	r3, [r7, #6]
 800113c:	f1c3 0307 	rsb	r3, r3, #7
 8001140:	2201      	movs	r2, #1
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	b25a      	sxtb	r2, r3
 8001148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800114c:	4313      	orrs	r3, r2
 800114e:	b25b      	sxtb	r3, r3
 8001150:	71fb      	strb	r3, [r7, #7]
        }
        while ((HAL_GPIO_ReadPin (DHT_PORT, DHT_PIN)));
 8001152:	bf00      	nop
 8001154:	2104      	movs	r1, #4
 8001156:	4808      	ldr	r0, [pc, #32]	@ (8001178 <DHT_Read+0x8c>)
 8001158:	f002 f9ea 	bl	8003530 <HAL_GPIO_ReadPin>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d1f8      	bne.n	8001154 <DHT_Read+0x68>
    for (j=0; j<8; j++) {
 8001162:	79bb      	ldrb	r3, [r7, #6]
 8001164:	3301      	adds	r3, #1
 8001166:	71bb      	strb	r3, [r7, #6]
 8001168:	79bb      	ldrb	r3, [r7, #6]
 800116a:	2b07      	cmp	r3, #7
 800116c:	d9c4      	bls.n	80010f8 <DHT_Read+0xc>
    }
    return i;
 800116e:	79fb      	ldrb	r3, [r7, #7]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3708      	adds	r7, #8
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40010800 	.word	0x40010800

0800117c <DHT_GetData>:

// Hm ly d liu cho DHT22
uint8_t DHT_GetData (float *Temp, float *Hum) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
 8001184:	6039      	str	r1, [r7, #0]
    uint8_t Rh_byte1, Rh_byte2, Temp_byte1, Temp_byte2, CheckSum;
    DHT_Start();
 8001186:	f7ff ff4f 	bl	8001028 <DHT_Start>
    if (DHT_Check_Response()) {
 800118a:	f7ff ff81 	bl	8001090 <DHT_Check_Response>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d05a      	beq.n	800124a <DHT_GetData+0xce>
        Rh_byte1 = DHT_Read();
 8001194:	f7ff ffaa 	bl	80010ec <DHT_Read>
 8001198:	4603      	mov	r3, r0
 800119a:	73fb      	strb	r3, [r7, #15]
        Rh_byte2 = DHT_Read();
 800119c:	f7ff ffa6 	bl	80010ec <DHT_Read>
 80011a0:	4603      	mov	r3, r0
 80011a2:	73bb      	strb	r3, [r7, #14]
        Temp_byte1 = DHT_Read();
 80011a4:	f7ff ffa2 	bl	80010ec <DHT_Read>
 80011a8:	4603      	mov	r3, r0
 80011aa:	737b      	strb	r3, [r7, #13]
        Temp_byte2 = DHT_Read();
 80011ac:	f7ff ff9e 	bl	80010ec <DHT_Read>
 80011b0:	4603      	mov	r3, r0
 80011b2:	733b      	strb	r3, [r7, #12]
        CheckSum = DHT_Read();
 80011b4:	f7ff ff9a 	bl	80010ec <DHT_Read>
 80011b8:	4603      	mov	r3, r0
 80011ba:	72fb      	strb	r3, [r7, #11]

        if (CheckSum == ((Rh_byte1 + Rh_byte2 + Temp_byte1 + Temp_byte2) & 0xFF)) {
 80011bc:	7afa      	ldrb	r2, [r7, #11]
 80011be:	7bf9      	ldrb	r1, [r7, #15]
 80011c0:	7bbb      	ldrb	r3, [r7, #14]
 80011c2:	4419      	add	r1, r3
 80011c4:	7b7b      	ldrb	r3, [r7, #13]
 80011c6:	4419      	add	r1, r3
 80011c8:	7b3b      	ldrb	r3, [r7, #12]
 80011ca:	440b      	add	r3, r1
 80011cc:	b2db      	uxtb	r3, r3
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d13b      	bne.n	800124a <DHT_GetData+0xce>
            // Cng thc tnh cho DHT22 (s 16-bit c du)
            *Hum = (float)((Rh_byte1 << 8) | Rh_byte2) / 10.0f;
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	021a      	lsls	r2, r3, #8
 80011d6:	7bbb      	ldrb	r3, [r7, #14]
 80011d8:	4313      	orrs	r3, r2
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fd68 	bl	8000cb0 <__aeabi_i2f>
 80011e0:	4603      	mov	r3, r0
 80011e2:	491c      	ldr	r1, [pc, #112]	@ (8001254 <DHT_GetData+0xd8>)
 80011e4:	4618      	mov	r0, r3
 80011e6:	f7ff fe6b 	bl	8000ec0 <__aeabi_fdiv>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	601a      	str	r2, [r3, #0]

            int16_t rawTemp = (Temp_byte1 << 8) | Temp_byte2;
 80011f2:	7b7b      	ldrb	r3, [r7, #13]
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	021b      	lsls	r3, r3, #8
 80011f8:	b21a      	sxth	r2, r3
 80011fa:	7b3b      	ldrb	r3, [r7, #12]
 80011fc:	b21b      	sxth	r3, r3
 80011fe:	4313      	orrs	r3, r2
 8001200:	813b      	strh	r3, [r7, #8]
            if (rawTemp & 0x8000) { // Nu l nhit  m
 8001202:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8001206:	2b00      	cmp	r3, #0
 8001208:	da0f      	bge.n	800122a <DHT_GetData+0xae>
                *Temp = (float)(rawTemp & 0x7FFF) / -10.0f;
 800120a:	893b      	ldrh	r3, [r7, #8]
 800120c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff fd4d 	bl	8000cb0 <__aeabi_i2f>
 8001216:	4603      	mov	r3, r0
 8001218:	490f      	ldr	r1, [pc, #60]	@ (8001258 <DHT_GetData+0xdc>)
 800121a:	4618      	mov	r0, r3
 800121c:	f7ff fe50 	bl	8000ec0 <__aeabi_fdiv>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	601a      	str	r2, [r3, #0]
 8001228:	e00d      	b.n	8001246 <DHT_GetData+0xca>
            } else {
                *Temp = (float)rawTemp / 10.0f;
 800122a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff fd3e 	bl	8000cb0 <__aeabi_i2f>
 8001234:	4603      	mov	r3, r0
 8001236:	4907      	ldr	r1, [pc, #28]	@ (8001254 <DHT_GetData+0xd8>)
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff fe41 	bl	8000ec0 <__aeabi_fdiv>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	601a      	str	r2, [r3, #0]
            }
            return 1; // OK
 8001246:	2301      	movs	r3, #1
 8001248:	e000      	b.n	800124c <DHT_GetData+0xd0>
        }
    }
    return 0; // Error
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	41200000 	.word	0x41200000
 8001258:	c1200000 	.word	0xc1200000

0800125c <lcd_send_cmd>:
 *      Author: THANGTRAN
 */
#include "I2CLCD.h"
extern I2C_HandleTypeDef hi2c1;
#define ADDRESS_LCD 0x4E   // a ch 0x27 dch tri 1 bit (0x27 << 1)
void lcd_send_cmd (char cmd) {
 800125c:	b580      	push	{r7, lr}
 800125e:	b086      	sub	sp, #24
 8001260:	af02      	add	r7, sp, #8
 8001262:	4603      	mov	r3, r0
 8001264:	71fb      	strb	r3, [r7, #7]
    char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd & 0xf0);
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	f023 030f 	bic.w	r3, r3, #15
 800126c:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd << 4) & 0xf0);
 800126e:	79fb      	ldrb	r3, [r7, #7]
 8001270:	011b      	lsls	r3, r3, #4
 8001272:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  // en=1, rs=0
 8001274:	7bfb      	ldrb	r3, [r7, #15]
 8001276:	f043 030c 	orr.w	r3, r3, #12
 800127a:	b2db      	uxtb	r3, r3
 800127c:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  // en=0, rs=0
 800127e:	7bfb      	ldrb	r3, [r7, #15]
 8001280:	f043 0308 	orr.w	r3, r3, #8
 8001284:	b2db      	uxtb	r3, r3
 8001286:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  // en=1, rs=0
 8001288:	7bbb      	ldrb	r3, [r7, #14]
 800128a:	f043 030c 	orr.w	r3, r3, #12
 800128e:	b2db      	uxtb	r3, r3
 8001290:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  // en=0, rs=0
 8001292:	7bbb      	ldrb	r3, [r7, #14]
 8001294:	f043 0308 	orr.w	r3, r3, #8
 8001298:	b2db      	uxtb	r3, r3
 800129a:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 800129c:	f107 0208 	add.w	r2, r7, #8
 80012a0:	2364      	movs	r3, #100	@ 0x64
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	2304      	movs	r3, #4
 80012a6:	214e      	movs	r1, #78	@ 0x4e
 80012a8:	4803      	ldr	r0, [pc, #12]	@ (80012b8 <lcd_send_cmd+0x5c>)
 80012aa:	f002 fab5 	bl	8003818 <HAL_I2C_Master_Transmit>
}
 80012ae:	bf00      	nop
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000228 	.word	0x20000228

080012bc <lcd_send_data>:

void lcd_send_data (char data) {
 80012bc:	b580      	push	{r7, lr}
 80012be:	b086      	sub	sp, #24
 80012c0:	af02      	add	r7, sp, #8
 80012c2:	4603      	mov	r3, r0
 80012c4:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data & 0xf0);
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	f023 030f 	bic.w	r3, r3, #15
 80012cc:	73fb      	strb	r3, [r7, #15]
	data_l = ((data << 4) & 0xf0);
 80012ce:	79fb      	ldrb	r3, [r7, #7]
 80012d0:	011b      	lsls	r3, r3, #4
 80012d2:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  // en=1, rs=1
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
 80012d6:	f043 030d 	orr.w	r3, r3, #13
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  // en=0, rs=1
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	f043 0309 	orr.w	r3, r3, #9
 80012e4:	b2db      	uxtb	r3, r3
 80012e6:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  // en=1, rs=1
 80012e8:	7bbb      	ldrb	r3, [r7, #14]
 80012ea:	f043 030d 	orr.w	r3, r3, #13
 80012ee:	b2db      	uxtb	r3, r3
 80012f0:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  // en=0, rs=1
 80012f2:	7bbb      	ldrb	r3, [r7, #14]
 80012f4:	f043 0309 	orr.w	r3, r3, #9
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, ADDRESS_LCD, (uint8_t *) data_t, 4, 100);
 80012fc:	f107 0208 	add.w	r2, r7, #8
 8001300:	2364      	movs	r3, #100	@ 0x64
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2304      	movs	r3, #4
 8001306:	214e      	movs	r1, #78	@ 0x4e
 8001308:	4803      	ldr	r0, [pc, #12]	@ (8001318 <lcd_send_data+0x5c>)
 800130a:	f002 fa85 	bl	8003818 <HAL_I2C_Master_Transmit>
}
 800130e:	bf00      	nop
 8001310:	3710      	adds	r7, #16
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
 8001316:	bf00      	nop
 8001318:	20000228 	.word	0x20000228

0800131c <lcd_init>:

void lcd_init (void) {
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8001320:	2032      	movs	r0, #50	@ 0x32
 8001322:	f001 f937 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001326:	2030      	movs	r0, #48	@ 0x30
 8001328:	f7ff ff98 	bl	800125c <lcd_send_cmd>
	HAL_Delay(5);
 800132c:	2005      	movs	r0, #5
 800132e:	f001 f931 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x30);
 8001332:	2030      	movs	r0, #48	@ 0x30
 8001334:	f7ff ff92 	bl	800125c <lcd_send_cmd>
	HAL_Delay(1);
 8001338:	2001      	movs	r0, #1
 800133a:	f001 f92b 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x32);
 800133e:	2032      	movs	r0, #50	@ 0x32
 8001340:	f7ff ff8c 	bl	800125c <lcd_send_cmd>
	HAL_Delay(10);
 8001344:	200a      	movs	r0, #10
 8001346:	f001 f925 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x28); // 4-bit mode
 800134a:	2028      	movs	r0, #40	@ 0x28
 800134c:	f7ff ff86 	bl	800125c <lcd_send_cmd>
	HAL_Delay(1);
 8001350:	2001      	movs	r0, #1
 8001352:	f001 f91f 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x0c); // Display on, cursor off
 8001356:	200c      	movs	r0, #12
 8001358:	f7ff ff80 	bl	800125c <lcd_send_cmd>
	HAL_Delay(1);
 800135c:	2001      	movs	r0, #1
 800135e:	f001 f919 	bl	8002594 <HAL_Delay>
	lcd_send_cmd (0x01); // Clear display
 8001362:	2001      	movs	r0, #1
 8001364:	f7ff ff7a 	bl	800125c <lcd_send_cmd>
	HAL_Delay(2);
 8001368:	2002      	movs	r0, #2
 800136a:	f001 f913 	bl	8002594 <HAL_Delay>
}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}

08001372 <lcd_send_string>:

void lcd_send_string (char *str) {
 8001372:	b580      	push	{r7, lr}
 8001374:	b082      	sub	sp, #8
 8001376:	af00      	add	r7, sp, #0
 8001378:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 800137a:	e006      	b.n	800138a <lcd_send_string+0x18>
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	1c5a      	adds	r2, r3, #1
 8001380:	607a      	str	r2, [r7, #4]
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff ff99 	bl	80012bc <lcd_send_data>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	781b      	ldrb	r3, [r3, #0]
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f4      	bne.n	800137c <lcd_send_string+0xa>
}
 8001392:	bf00      	nop
 8001394:	bf00      	nop
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <lcd_put_cur>:

void lcd_put_cur(int row, int col) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b082      	sub	sp, #8
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
 80013a4:	6039      	str	r1, [r7, #0]
    switch (row) {
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <lcd_put_cur+0x18>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	2b01      	cmp	r3, #1
 80013b0:	d005      	beq.n	80013be <lcd_put_cur+0x22>
 80013b2:	e009      	b.n	80013c8 <lcd_put_cur+0x2c>
        case 0: col |= 0x80; break;
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013ba:	603b      	str	r3, [r7, #0]
 80013bc:	e004      	b.n	80013c8 <lcd_put_cur+0x2c>
        case 1: col |= 0xC0; break;
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80013c4:	603b      	str	r3, [r7, #0]
 80013c6:	bf00      	nop
    }
    lcd_send_cmd (col);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ff45 	bl	800125c <lcd_send_cmd>
}
 80013d2:	bf00      	nop
 80013d4:	3708      	adds	r7, #8
 80013d6:	46bd      	mov	sp, r7
 80013d8:	bd80      	pop	{r7, pc}
	...

080013dc <SHT31_SendCommand>:
 */
#include "SHT3X.h"
#define SHT31_ADDR (0x44 << 1)
extern I2C_HandleTypeDef hi2c1;
void SHT31_SendCommand(uint16_t cmd)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af02      	add	r7, sp, #8
 80013e2:	4603      	mov	r3, r0
 80013e4:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = (cmd >> 8) & 0xFF;
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	0a1b      	lsrs	r3, r3, #8
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	b2db      	uxtb	r3, r3
 80013ee:	733b      	strb	r3, [r7, #12]
	buffer[1] = cmd & 0xFF;
 80013f0:	88fb      	ldrh	r3, [r7, #6]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, SHT31_ADDR, buffer, 2, 100);
 80013f6:	f107 020c 	add.w	r2, r7, #12
 80013fa:	2364      	movs	r3, #100	@ 0x64
 80013fc:	9300      	str	r3, [sp, #0]
 80013fe:	2302      	movs	r3, #2
 8001400:	2188      	movs	r1, #136	@ 0x88
 8001402:	4803      	ldr	r0, [pc, #12]	@ (8001410 <SHT31_SendCommand+0x34>)
 8001404:	f002 fa08 	bl	8003818 <HAL_I2C_Master_Transmit>
}
 8001408:	bf00      	nop
 800140a:	3710      	adds	r7, #16
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000228 	.word	0x20000228

08001414 <SHT31_Init>:
void SHT31_Init(void)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
	HAL_Delay(10);
 8001418:	200a      	movs	r0, #10
 800141a:	f001 f8bb 	bl	8002594 <HAL_Delay>
	SHT31_SendCommand(0x30A2); // Soft reset
 800141e:	f243 00a2 	movw	r0, #12450	@ 0x30a2
 8001422:	f7ff ffdb 	bl	80013dc <SHT31_SendCommand>
	HAL_Delay(10);
 8001426:	200a      	movs	r0, #10
 8001428:	f001 f8b4 	bl	8002594 <HAL_Delay>
}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}

08001430 <I2C_ResetBus>:
void I2C_ResetBus(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
    __HAL_I2C_DISABLE(&hi2c1);
 8001434:	4b0a      	ldr	r3, [pc, #40]	@ (8001460 <I2C_ResetBus+0x30>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	681a      	ldr	r2, [r3, #0]
 800143a:	4b09      	ldr	r3, [pc, #36]	@ (8001460 <I2C_ResetBus+0x30>)
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f022 0201 	bic.w	r2, r2, #1
 8001442:	601a      	str	r2, [r3, #0]
    HAL_Delay(5);
 8001444:	2005      	movs	r0, #5
 8001446:	f001 f8a5 	bl	8002594 <HAL_Delay>
    __HAL_I2C_ENABLE(&hi2c1);
 800144a:	4b05      	ldr	r3, [pc, #20]	@ (8001460 <I2C_ResetBus+0x30>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	4b03      	ldr	r3, [pc, #12]	@ (8001460 <I2C_ResetBus+0x30>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f042 0201 	orr.w	r2, r2, #1
 8001458:	601a      	str	r2, [r3, #0]
}
 800145a:	bf00      	nop
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	20000228 	.word	0x20000228
 8001464:	00000000 	.word	0x00000000

08001468 <SHT31_ReadData>:
uint8_t SHT31_ReadData(float *temperature, float *humidity)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af02      	add	r7, sp, #8
 800146e:	6078      	str	r0, [r7, #4]
 8001470:	6039      	str	r1, [r7, #0]
	uint8_t data[6]; // Gi lnh o  chnh xc cao
	SHT31_SendCommand(0x2400);
 8001472:	f44f 5010 	mov.w	r0, #9216	@ 0x2400
 8001476:	f7ff ffb1 	bl	80013dc <SHT31_SendCommand>
	HAL_Delay(20); // SHT31 cn 1015ms  o xong // c 6 byte
 800147a:	2014      	movs	r0, #20
 800147c:	f001 f88a 	bl	8002594 <HAL_Delay>
	if (HAL_I2C_Master_Receive(&hi2c1, SHT31_ADDR, data, 6, 100) != HAL_OK)
 8001480:	f107 020c 	add.w	r2, r7, #12
 8001484:	2364      	movs	r3, #100	@ 0x64
 8001486:	9300      	str	r3, [sp, #0]
 8001488:	2306      	movs	r3, #6
 800148a:	2188      	movs	r1, #136	@ 0x88
 800148c:	4830      	ldr	r0, [pc, #192]	@ (8001550 <SHT31_ReadData+0xe8>)
 800148e:	f002 fac1 	bl	8003a14 <HAL_I2C_Master_Receive>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <SHT31_ReadData+0x38>
		{
		I2C_ResetBus();
 8001498:	f7ff ffca 	bl	8001430 <I2C_ResetBus>
		return 0;
 800149c:	2300      	movs	r3, #0
 800149e:	e04b      	b.n	8001538 <SHT31_ReadData+0xd0>
		}
	uint16_t rawTemp = (data[0] << 8) | data[1];
 80014a0:	7b3b      	ldrb	r3, [r7, #12]
 80014a2:	b21b      	sxth	r3, r3
 80014a4:	021b      	lsls	r3, r3, #8
 80014a6:	b21a      	sxth	r2, r3
 80014a8:	7b7b      	ldrb	r3, [r7, #13]
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	4313      	orrs	r3, r2
 80014ae:	b21b      	sxth	r3, r3
 80014b0:	82fb      	strh	r3, [r7, #22]
	uint16_t rawHum = (data[3] << 8) | data[4];
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	7c3b      	ldrb	r3, [r7, #16]
 80014bc:	b21b      	sxth	r3, r3
 80014be:	4313      	orrs	r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	82bb      	strh	r3, [r7, #20]
	*temperature = -45 + (175.0 * rawTemp / 65535.0);
 80014c4:	8afb      	ldrh	r3, [r7, #22]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7fe ffa6 	bl	8000418 <__aeabi_i2d>
 80014cc:	a31c      	add	r3, pc, #112	@ (adr r3, 8001540 <SHT31_ReadData+0xd8>)
 80014ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d2:	f7ff f80b 	bl	80004ec <__aeabi_dmul>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	a31a      	add	r3, pc, #104	@ (adr r3, 8001548 <SHT31_ReadData+0xe0>)
 80014e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014e4:	f7ff f92c 	bl	8000740 <__aeabi_ddiv>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4610      	mov	r0, r2
 80014ee:	4619      	mov	r1, r3
 80014f0:	f04f 0200 	mov.w	r2, #0
 80014f4:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <SHT31_ReadData+0xec>)
 80014f6:	f7fe fe41 	bl	800017c <__aeabi_dsub>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4610      	mov	r0, r2
 8001500:	4619      	mov	r1, r3
 8001502:	f7ff facb 	bl	8000a9c <__aeabi_d2f>
 8001506:	4602      	mov	r2, r0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	601a      	str	r2, [r3, #0]
	*humidity = 100 * rawHum / 65535.0;
 800150c:	8abb      	ldrh	r3, [r7, #20]
 800150e:	2264      	movs	r2, #100	@ 0x64
 8001510:	fb02 f303 	mul.w	r3, r2, r3
 8001514:	4618      	mov	r0, r3
 8001516:	f7fe ff7f 	bl	8000418 <__aeabi_i2d>
 800151a:	a30b      	add	r3, pc, #44	@ (adr r3, 8001548 <SHT31_ReadData+0xe0>)
 800151c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001520:	f7ff f90e 	bl	8000740 <__aeabi_ddiv>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4610      	mov	r0, r2
 800152a:	4619      	mov	r1, r3
 800152c:	f7ff fab6 	bl	8000a9c <__aeabi_d2f>
 8001530:	4602      	mov	r2, r0
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	601a      	str	r2, [r3, #0]
	return 1;
 8001536:	2301      	movs	r3, #1
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	00000000 	.word	0x00000000
 8001544:	4065e000 	.word	0x4065e000
 8001548:	00000000 	.word	0x00000000
 800154c:	40efffe0 	.word	0x40efffe0
 8001550:	20000228 	.word	0x20000228
 8001554:	40468000 	.word	0x40468000

08001558 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001568:	4b18      	ldr	r3, [pc, #96]	@ (80015cc <MX_ADC1_Init+0x74>)
 800156a:	4a19      	ldr	r2, [pc, #100]	@ (80015d0 <MX_ADC1_Init+0x78>)
 800156c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800156e:	4b17      	ldr	r3, [pc, #92]	@ (80015cc <MX_ADC1_Init+0x74>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001574:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <MX_ADC1_Init+0x74>)
 8001576:	2200      	movs	r2, #0
 8001578:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800157a:	4b14      	ldr	r3, [pc, #80]	@ (80015cc <MX_ADC1_Init+0x74>)
 800157c:	2200      	movs	r2, #0
 800157e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001580:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <MX_ADC1_Init+0x74>)
 8001582:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001586:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001588:	4b10      	ldr	r3, [pc, #64]	@ (80015cc <MX_ADC1_Init+0x74>)
 800158a:	2200      	movs	r2, #0
 800158c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800158e:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <MX_ADC1_Init+0x74>)
 8001590:	2201      	movs	r2, #1
 8001592:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001594:	480d      	ldr	r0, [pc, #52]	@ (80015cc <MX_ADC1_Init+0x74>)
 8001596:	f001 f82f 	bl	80025f8 <HAL_ADC_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80015a0:	f000 fcdd 	bl	8001f5e <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80015a4:	2301      	movs	r3, #1
 80015a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80015a8:	2301      	movs	r3, #1
 80015aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015ac:	2300      	movs	r3, #0
 80015ae:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	4619      	mov	r1, r3
 80015b4:	4805      	ldr	r0, [pc, #20]	@ (80015cc <MX_ADC1_Init+0x74>)
 80015b6:	f001 fae3 	bl	8002b80 <HAL_ADC_ConfigChannel>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80015c0:	f000 fccd 	bl	8001f5e <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015c4:	bf00      	nop
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	200001f8 	.word	0x200001f8
 80015d0:	40012400 	.word	0x40012400

080015d4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b088      	sub	sp, #32
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	2200      	movs	r2, #0
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	605a      	str	r2, [r3, #4]
 80015e6:	609a      	str	r2, [r3, #8]
 80015e8:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a14      	ldr	r2, [pc, #80]	@ (8001640 <HAL_ADC_MspInit+0x6c>)
 80015f0:	4293      	cmp	r3, r2
 80015f2:	d121      	bne.n	8001638 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80015f4:	4b13      	ldr	r3, [pc, #76]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 80015f6:	699b      	ldr	r3, [r3, #24]
 80015f8:	4a12      	ldr	r2, [pc, #72]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 80015fa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015fe:	6193      	str	r3, [r2, #24]
 8001600:	4b10      	ldr	r3, [pc, #64]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 8001602:	699b      	ldr	r3, [r3, #24]
 8001604:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001608:	60fb      	str	r3, [r7, #12]
 800160a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800160c:	4b0d      	ldr	r3, [pc, #52]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a0c      	ldr	r2, [pc, #48]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 8001612:	f043 0304 	orr.w	r3, r3, #4
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_ADC_MspInit+0x70>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0304 	and.w	r3, r3, #4
 8001620:	60bb      	str	r3, [r7, #8]
 8001622:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001624:	2302      	movs	r3, #2
 8001626:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001628:	2303      	movs	r3, #3
 800162a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162c:	f107 0310 	add.w	r3, r7, #16
 8001630:	4619      	mov	r1, r3
 8001632:	4805      	ldr	r0, [pc, #20]	@ (8001648 <HAL_ADC_MspInit+0x74>)
 8001634:	f001 fdf8 	bl	8003228 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001638:	bf00      	nop
 800163a:	3720      	adds	r7, #32
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40012400 	.word	0x40012400
 8001644:	40021000 	.word	0x40021000
 8001648:	40010800 	.word	0x40010800

0800164c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b088      	sub	sp, #32
 8001650:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001652:	f107 0310 	add.w	r3, r7, #16
 8001656:	2200      	movs	r2, #0
 8001658:	601a      	str	r2, [r3, #0]
 800165a:	605a      	str	r2, [r3, #4]
 800165c:	609a      	str	r2, [r3, #8]
 800165e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001660:	4b2d      	ldr	r3, [pc, #180]	@ (8001718 <MX_GPIO_Init+0xcc>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	4a2c      	ldr	r2, [pc, #176]	@ (8001718 <MX_GPIO_Init+0xcc>)
 8001666:	f043 0310 	orr.w	r3, r3, #16
 800166a:	6193      	str	r3, [r2, #24]
 800166c:	4b2a      	ldr	r3, [pc, #168]	@ (8001718 <MX_GPIO_Init+0xcc>)
 800166e:	699b      	ldr	r3, [r3, #24]
 8001670:	f003 0310 	and.w	r3, r3, #16
 8001674:	60fb      	str	r3, [r7, #12]
 8001676:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001678:	4b27      	ldr	r3, [pc, #156]	@ (8001718 <MX_GPIO_Init+0xcc>)
 800167a:	699b      	ldr	r3, [r3, #24]
 800167c:	4a26      	ldr	r2, [pc, #152]	@ (8001718 <MX_GPIO_Init+0xcc>)
 800167e:	f043 0320 	orr.w	r3, r3, #32
 8001682:	6193      	str	r3, [r2, #24]
 8001684:	4b24      	ldr	r3, [pc, #144]	@ (8001718 <MX_GPIO_Init+0xcc>)
 8001686:	699b      	ldr	r3, [r3, #24]
 8001688:	f003 0320 	and.w	r3, r3, #32
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001690:	4b21      	ldr	r3, [pc, #132]	@ (8001718 <MX_GPIO_Init+0xcc>)
 8001692:	699b      	ldr	r3, [r3, #24]
 8001694:	4a20      	ldr	r2, [pc, #128]	@ (8001718 <MX_GPIO_Init+0xcc>)
 8001696:	f043 0304 	orr.w	r3, r3, #4
 800169a:	6193      	str	r3, [r2, #24]
 800169c:	4b1e      	ldr	r3, [pc, #120]	@ (8001718 <MX_GPIO_Init+0xcc>)
 800169e:	699b      	ldr	r3, [r3, #24]
 80016a0:	f003 0304 	and.w	r3, r3, #4
 80016a4:	607b      	str	r3, [r7, #4]
 80016a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001718 <MX_GPIO_Init+0xcc>)
 80016aa:	699b      	ldr	r3, [r3, #24]
 80016ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001718 <MX_GPIO_Init+0xcc>)
 80016ae:	f043 0308 	orr.w	r3, r3, #8
 80016b2:	6193      	str	r3, [r2, #24]
 80016b4:	4b18      	ldr	r3, [pc, #96]	@ (8001718 <MX_GPIO_Init+0xcc>)
 80016b6:	699b      	ldr	r3, [r3, #24]
 80016b8:	f003 0308 	and.w	r3, r3, #8
 80016bc:	603b      	str	r3, [r7, #0]
 80016be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80016c0:	2200      	movs	r2, #0
 80016c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016c6:	4815      	ldr	r0, [pc, #84]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016c8:	f001 ff49 	bl	800355e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2104      	movs	r1, #4
 80016d0:	4813      	ldr	r0, [pc, #76]	@ (8001720 <MX_GPIO_Init+0xd4>)
 80016d2:	f001 ff44 	bl	800355e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80016d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016da:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016dc:	2301      	movs	r3, #1
 80016de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e0:	2300      	movs	r3, #0
 80016e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016e4:	2302      	movs	r3, #2
 80016e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	4619      	mov	r1, r3
 80016ee:	480b      	ldr	r0, [pc, #44]	@ (800171c <MX_GPIO_Init+0xd0>)
 80016f0:	f001 fd9a 	bl	8003228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80016f4:	2304      	movs	r3, #4
 80016f6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f8:	2301      	movs	r3, #1
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fc:	2300      	movs	r3, #0
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001700:	2302      	movs	r3, #2
 8001702:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	4805      	ldr	r0, [pc, #20]	@ (8001720 <MX_GPIO_Init+0xd4>)
 800170c:	f001 fd8c 	bl	8003228 <HAL_GPIO_Init>

}
 8001710:	bf00      	nop
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021000 	.word	0x40021000
 800171c:	40011000 	.word	0x40011000
 8001720:	40010800 	.word	0x40010800

08001724 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001728:	4b12      	ldr	r3, [pc, #72]	@ (8001774 <MX_I2C1_Init+0x50>)
 800172a:	4a13      	ldr	r2, [pc, #76]	@ (8001778 <MX_I2C1_Init+0x54>)
 800172c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800172e:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001730:	4a12      	ldr	r2, [pc, #72]	@ (800177c <MX_I2C1_Init+0x58>)
 8001732:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001734:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001736:	2200      	movs	r2, #0
 8001738:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800173a:	4b0e      	ldr	r3, [pc, #56]	@ (8001774 <MX_I2C1_Init+0x50>)
 800173c:	2200      	movs	r2, #0
 800173e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001740:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001742:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001746:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001748:	4b0a      	ldr	r3, [pc, #40]	@ (8001774 <MX_I2C1_Init+0x50>)
 800174a:	2200      	movs	r2, #0
 800174c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800174e:	4b09      	ldr	r3, [pc, #36]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001750:	2200      	movs	r2, #0
 8001752:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001754:	4b07      	ldr	r3, [pc, #28]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001756:	2200      	movs	r2, #0
 8001758:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <MX_I2C1_Init+0x50>)
 800175c:	2200      	movs	r2, #0
 800175e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001760:	4804      	ldr	r0, [pc, #16]	@ (8001774 <MX_I2C1_Init+0x50>)
 8001762:	f001 ff15 	bl	8003590 <HAL_I2C_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800176c:	f000 fbf7 	bl	8001f5e <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001770:	bf00      	nop
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000228 	.word	0x20000228
 8001778:	40005400 	.word	0x40005400
 800177c:	000186a0 	.word	0x000186a0

08001780 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b088      	sub	sp, #32
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001788:	f107 0310 	add.w	r3, r7, #16
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a15      	ldr	r2, [pc, #84]	@ (80017f0 <HAL_I2C_MspInit+0x70>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d123      	bne.n	80017e8 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017a0:	4b14      	ldr	r3, [pc, #80]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017a2:	699b      	ldr	r3, [r3, #24]
 80017a4:	4a13      	ldr	r2, [pc, #76]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017a6:	f043 0308 	orr.w	r3, r3, #8
 80017aa:	6193      	str	r3, [r2, #24]
 80017ac:	4b11      	ldr	r3, [pc, #68]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	f003 0308 	and.w	r3, r3, #8
 80017b4:	60fb      	str	r3, [r7, #12]
 80017b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80017b8:	23c0      	movs	r3, #192	@ 0xc0
 80017ba:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017bc:	2312      	movs	r3, #18
 80017be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017c0:	2303      	movs	r3, #3
 80017c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017c4:	f107 0310 	add.w	r3, r7, #16
 80017c8:	4619      	mov	r1, r3
 80017ca:	480b      	ldr	r0, [pc, #44]	@ (80017f8 <HAL_I2C_MspInit+0x78>)
 80017cc:	f001 fd2c 	bl	8003228 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80017d0:	4b08      	ldr	r3, [pc, #32]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017d2:	69db      	ldr	r3, [r3, #28]
 80017d4:	4a07      	ldr	r2, [pc, #28]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80017da:	61d3      	str	r3, [r2, #28]
 80017dc:	4b05      	ldr	r3, [pc, #20]	@ (80017f4 <HAL_I2C_MspInit+0x74>)
 80017de:	69db      	ldr	r3, [r3, #28]
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80017e8:	bf00      	nop
 80017ea:	3720      	adds	r7, #32
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	40005400 	.word	0x40005400
 80017f4:	40021000 	.word	0x40021000
 80017f8:	40010c00 	.word	0x40010c00

080017fc <Push_Event>:
/* USER CODE END PV */

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void Push_Event(Event_t event) {
 80017fc:	b480      	push	{r7}
 80017fe:	b087      	sub	sp, #28
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	71fb      	strb	r3, [r7, #7]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001806:	f3ef 8310 	mrs	r3, PRIMASK
 800180a:	60fb      	str	r3, [r7, #12]
  return(result);
 800180c:	68fb      	ldr	r3, [r7, #12]
    uint32_t primask = __get_PRIMASK();
 800180e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001810:	b672      	cpsid	i
}
 8001812:	bf00      	nop
    __disable_irq(); // Kha ngt tm thi

    int8_t next_tail = (qtail + 1) % EVENT_QUEUE_SIZE;
 8001814:	4b16      	ldr	r3, [pc, #88]	@ (8001870 <Push_Event+0x74>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	b25b      	sxtb	r3, r3
 800181a:	1c5a      	adds	r2, r3, #1
 800181c:	4b15      	ldr	r3, [pc, #84]	@ (8001874 <Push_Event+0x78>)
 800181e:	fb83 1302 	smull	r1, r3, r3, r2
 8001822:	4413      	add	r3, r2
 8001824:	10d9      	asrs	r1, r3, #3
 8001826:	17d3      	asrs	r3, r2, #31
 8001828:	1ac9      	subs	r1, r1, r3
 800182a:	460b      	mov	r3, r1
 800182c:	011b      	lsls	r3, r3, #4
 800182e:	1a5b      	subs	r3, r3, r1
 8001830:	1ad1      	subs	r1, r2, r3
 8001832:	460b      	mov	r3, r1
 8001834:	74fb      	strb	r3, [r7, #19]
    if (next_tail != qhead) {
 8001836:	4b10      	ldr	r3, [pc, #64]	@ (8001878 <Push_Event+0x7c>)
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	b25b      	sxtb	r3, r3
 800183c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8001840:	429a      	cmp	r2, r3
 8001842:	d009      	beq.n	8001858 <Push_Event+0x5c>
        event_queue[qtail] = event;
 8001844:	4b0a      	ldr	r3, [pc, #40]	@ (8001870 <Push_Event+0x74>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	b25b      	sxtb	r3, r3
 800184a:	4619      	mov	r1, r3
 800184c:	4a0b      	ldr	r2, [pc, #44]	@ (800187c <Push_Event+0x80>)
 800184e:	79fb      	ldrb	r3, [r7, #7]
 8001850:	5453      	strb	r3, [r2, r1]
        qtail = next_tail;
 8001852:	4a07      	ldr	r2, [pc, #28]	@ (8001870 <Push_Event+0x74>)
 8001854:	7cfb      	ldrb	r3, [r7, #19]
 8001856:	7013      	strb	r3, [r2, #0]
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	f383 8810 	msr	PRIMASK, r3
}
 8001862:	bf00      	nop
    }

    __set_PRIMASK(primask); // Khi phc trng thi ngt
}
 8001864:	bf00      	nop
 8001866:	371c      	adds	r7, #28
 8001868:	46bd      	mov	sp, r7
 800186a:	bc80      	pop	{r7}
 800186c:	4770      	bx	lr
 800186e:	bf00      	nop
 8001870:	2000028c 	.word	0x2000028c
 8001874:	88888889 	.word	0x88888889
 8001878:	2000028b 	.word	0x2000028b
 800187c:	2000027c 	.word	0x2000027c

08001880 <Pop_Event>:

Event_t Pop_Event(void) {
 8001880:	b480      	push	{r7}
 8001882:	b083      	sub	sp, #12
 8001884:	af00      	add	r7, sp, #0
    if (qhead == qtail) return EVENT_NONE;
 8001886:	4b14      	ldr	r3, [pc, #80]	@ (80018d8 <Pop_Event+0x58>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	b25a      	sxtb	r2, r3
 800188c:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <Pop_Event+0x5c>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b25b      	sxtb	r3, r3
 8001892:	429a      	cmp	r2, r3
 8001894:	d101      	bne.n	800189a <Pop_Event+0x1a>
 8001896:	2300      	movs	r3, #0
 8001898:	e019      	b.n	80018ce <Pop_Event+0x4e>
    Event_t event = event_queue[qhead];
 800189a:	4b0f      	ldr	r3, [pc, #60]	@ (80018d8 <Pop_Event+0x58>)
 800189c:	781b      	ldrb	r3, [r3, #0]
 800189e:	b25b      	sxtb	r3, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <Pop_Event+0x60>)
 80018a4:	5c9b      	ldrb	r3, [r3, r2]
 80018a6:	71fb      	strb	r3, [r7, #7]
    qhead = (qhead + 1) % EVENT_QUEUE_SIZE;
 80018a8:	4b0b      	ldr	r3, [pc, #44]	@ (80018d8 <Pop_Event+0x58>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b25b      	sxtb	r3, r3
 80018ae:	1c5a      	adds	r2, r3, #1
 80018b0:	4b0c      	ldr	r3, [pc, #48]	@ (80018e4 <Pop_Event+0x64>)
 80018b2:	fb83 1302 	smull	r1, r3, r3, r2
 80018b6:	4413      	add	r3, r2
 80018b8:	10d9      	asrs	r1, r3, #3
 80018ba:	17d3      	asrs	r3, r2, #31
 80018bc:	1ac9      	subs	r1, r1, r3
 80018be:	460b      	mov	r3, r1
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	1a5b      	subs	r3, r3, r1
 80018c4:	1ad1      	subs	r1, r2, r3
 80018c6:	b24a      	sxtb	r2, r1
 80018c8:	4b03      	ldr	r3, [pc, #12]	@ (80018d8 <Pop_Event+0x58>)
 80018ca:	701a      	strb	r2, [r3, #0]
    return event;
 80018cc:	79fb      	ldrb	r3, [r7, #7]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	370c      	adds	r7, #12
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	2000028b 	.word	0x2000028b
 80018dc:	2000028c 	.word	0x2000028c
 80018e0:	2000027c 	.word	0x2000027c
 80018e4:	88888889 	.word	0x88888889

080018e8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b082      	sub	sp, #8
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	4a20      	ldr	r2, [pc, #128]	@ (8001978 <HAL_UART_RxCpltCallback+0x90>)
 80018f6:	4293      	cmp	r3, r2
 80018f8:	d13a      	bne.n	8001970 <HAL_UART_RxCpltCallback+0x88>
        // Kim tra k t kt thc lnh
        if (rx_byte == '\n' || rx_byte == '\r') {
 80018fa:	4b20      	ldr	r3, [pc, #128]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 80018fc:	781b      	ldrb	r3, [r3, #0]
 80018fe:	b2db      	uxtb	r3, r3
 8001900:	2b0a      	cmp	r3, #10
 8001902:	d004      	beq.n	800190e <HAL_UART_RxCpltCallback+0x26>
 8001904:	4b1d      	ldr	r3, [pc, #116]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 8001906:	781b      	ldrb	r3, [r3, #0]
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b0d      	cmp	r3, #13
 800190c:	d10f      	bne.n	800192e <HAL_UART_RxCpltCallback+0x46>
            if (rx_index > 0) {
 800190e:	4b1c      	ldr	r3, [pc, #112]	@ (8001980 <HAL_UART_RxCpltCallback+0x98>)
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	b2db      	uxtb	r3, r3
 8001914:	2b00      	cmp	r3, #0
 8001916:	d026      	beq.n	8001966 <HAL_UART_RxCpltCallback+0x7e>
                rx_buffer[rx_index] = '\0'; // Kt thc chui an ton
 8001918:	4b19      	ldr	r3, [pc, #100]	@ (8001980 <HAL_UART_RxCpltCallback+0x98>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	b2db      	uxtb	r3, r3
 800191e:	461a      	mov	r2, r3
 8001920:	4b18      	ldr	r3, [pc, #96]	@ (8001984 <HAL_UART_RxCpltCallback+0x9c>)
 8001922:	2100      	movs	r1, #0
 8001924:	5499      	strb	r1, [r3, r2]
                Push_Event(EVENT_ISR); // y task x l lnh vo hng i
 8001926:	2004      	movs	r0, #4
 8001928:	f7ff ff68 	bl	80017fc <Push_Event>
            if (rx_index > 0) {
 800192c:	e01b      	b.n	8001966 <HAL_UART_RxCpltCallback+0x7e>
            }
        }
        else {
            if (rx_byte >= 32 && rx_byte <= 126) {
 800192e:	4b13      	ldr	r3, [pc, #76]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	2b1f      	cmp	r3, #31
 8001936:	d916      	bls.n	8001966 <HAL_UART_RxCpltCallback+0x7e>
 8001938:	4b10      	ldr	r3, [pc, #64]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 800193a:	781b      	ldrb	r3, [r3, #0]
 800193c:	b2db      	uxtb	r3, r3
 800193e:	2b7e      	cmp	r3, #126	@ 0x7e
 8001940:	d811      	bhi.n	8001966 <HAL_UART_RxCpltCallback+0x7e>
                if (rx_index < (sizeof(rx_buffer) - 1)) {
 8001942:	4b0f      	ldr	r3, [pc, #60]	@ (8001980 <HAL_UART_RxCpltCallback+0x98>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b30      	cmp	r3, #48	@ 0x30
 800194a:	d80c      	bhi.n	8001966 <HAL_UART_RxCpltCallback+0x7e>
                    rx_buffer[rx_index++] = rx_byte;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <HAL_UART_RxCpltCallback+0x98>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	b2db      	uxtb	r3, r3
 8001952:	1c5a      	adds	r2, r3, #1
 8001954:	b2d1      	uxtb	r1, r2
 8001956:	4a0a      	ldr	r2, [pc, #40]	@ (8001980 <HAL_UART_RxCpltCallback+0x98>)
 8001958:	7011      	strb	r1, [r2, #0]
 800195a:	461a      	mov	r2, r3
 800195c:	4b07      	ldr	r3, [pc, #28]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	b2d9      	uxtb	r1, r3
 8001962:	4b08      	ldr	r3, [pc, #32]	@ (8001984 <HAL_UART_RxCpltCallback+0x9c>)
 8001964:	5499      	strb	r1, [r3, r2]
                }
            }
        }
        HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);
 8001966:	2201      	movs	r2, #1
 8001968:	4904      	ldr	r1, [pc, #16]	@ (800197c <HAL_UART_RxCpltCallback+0x94>)
 800196a:	4807      	ldr	r0, [pc, #28]	@ (8001988 <HAL_UART_RxCpltCallback+0xa0>)
 800196c:	f004 f8a9 	bl	8005ac2 <HAL_UART_Receive_IT>
    }
}
 8001970:	bf00      	nop
 8001972:	3708      	adds	r7, #8
 8001974:	46bd      	mov	sp, r7
 8001976:	bd80      	pop	{r7, pc}
 8001978:	40013800 	.word	0x40013800
 800197c:	200002c3 	.word	0x200002c3
 8001980:	200002c2 	.word	0x200002c2
 8001984:	20000290 	.word	0x20000290
 8001988:	20000390 	.word	0x20000390

0800198c <Check_UART_Error>:

void Check_UART_Error(UART_HandleTypeDef *huart) {
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
    if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) != RESET) {
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b08      	cmp	r3, #8
 80019a0:	d10f      	bne.n	80019c2 <Check_UART_Error+0x36>
        __HAL_UART_CLEAR_OREFLAG(huart); // Xa c li Overrun
 80019a2:	2300      	movs	r3, #0
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	60fb      	str	r3, [r7, #12]
 80019b6:	68fb      	ldr	r3, [r7, #12]

        // Kch hot li vic nhn ngt v khi c li ORE, HAL s dng nhn d liu
        HAL_UART_Receive_IT(huart, (uint8_t*)&rx_byte, 1);
 80019b8:	2201      	movs	r2, #1
 80019ba:	4904      	ldr	r1, [pc, #16]	@ (80019cc <Check_UART_Error+0x40>)
 80019bc:	6878      	ldr	r0, [r7, #4]
 80019be:	f004 f880 	bl	8005ac2 <HAL_UART_Receive_IT>

        // Debug: Nhy LED hoc gi chui bo li  bit h thng va b trn
        //HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
    }
}
 80019c2:	bf00      	nop
 80019c4:	3710      	adds	r7, #16
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	200002c3 	.word	0x200002c3

080019d0 <Task_ADC>:
void Task_ADC(void){
 80019d0:	b580      	push	{r7, lr}
 80019d2:	af00      	add	r7, sp, #0
    HAL_ADC_Start(&hadc1);
 80019d4:	480a      	ldr	r0, [pc, #40]	@ (8001a00 <Task_ADC+0x30>)
 80019d6:	f000 fee7 	bl	80027a8 <HAL_ADC_Start>
    if(HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK){
 80019da:	210a      	movs	r1, #10
 80019dc:	4808      	ldr	r0, [pc, #32]	@ (8001a00 <Task_ADC+0x30>)
 80019de:	f000 ffbd 	bl	800295c <HAL_ADC_PollForConversion>
 80019e2:	4603      	mov	r3, r0
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d105      	bne.n	80019f4 <Task_ADC+0x24>
        ADC_val = HAL_ADC_GetValue(&hadc1);
 80019e8:	4805      	ldr	r0, [pc, #20]	@ (8001a00 <Task_ADC+0x30>)
 80019ea:	f001 f8bd 	bl	8002b68 <HAL_ADC_GetValue>
 80019ee:	4603      	mov	r3, r0
 80019f0:	4a04      	ldr	r2, [pc, #16]	@ (8001a04 <Task_ADC+0x34>)
 80019f2:	6013      	str	r3, [r2, #0]
    }
    HAL_ADC_Stop(&hadc1);
 80019f4:	4802      	ldr	r0, [pc, #8]	@ (8001a00 <Task_ADC+0x30>)
 80019f6:	f000 ff85 	bl	8002904 <HAL_ADC_Stop>
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
 80019fe:	bf00      	nop
 8001a00:	200001f8 	.word	0x200001f8
 8001a04:	200002ec 	.word	0x200002ec

08001a08 <Task_UART>:
void Task_UART(void) {
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b082      	sub	sp, #8
 8001a0c:	af00      	add	r7, sp, #0
    uint8_t len = strlen(uart_tx_buf);
 8001a0e:	480f      	ldr	r0, [pc, #60]	@ (8001a4c <Task_UART+0x44>)
 8001a10:	f7fe fba8 	bl	8000164 <strlen>
 8001a14:	4603      	mov	r3, r0
 8001a16:	71fb      	strb	r3, [r7, #7]
    if (len > 0) {
 8001a18:	79fb      	ldrb	r3, [r7, #7]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d011      	beq.n	8001a42 <Task_UART+0x3a>
        if (HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buf, len, 100) == HAL_OK) {
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	2364      	movs	r3, #100	@ 0x64
 8001a24:	4909      	ldr	r1, [pc, #36]	@ (8001a4c <Task_UART+0x44>)
 8001a26:	480a      	ldr	r0, [pc, #40]	@ (8001a50 <Task_UART+0x48>)
 8001a28:	f003 ffc0 	bl	80059ac <HAL_UART_Transmit>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d107      	bne.n	8001a42 <Task_UART+0x3a>
            uart_tx_buf[0] = '\0';
 8001a32:	4b06      	ldr	r3, [pc, #24]	@ (8001a4c <Task_UART+0x44>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	701a      	strb	r2, [r3, #0]
            memset(uart_tx_buf, 0, sizeof(uart_tx_buf));
 8001a38:	2220      	movs	r2, #32
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4803      	ldr	r0, [pc, #12]	@ (8001a4c <Task_UART+0x44>)
 8001a3e:	f005 fb92 	bl	8007166 <memset>
        }
    }
}
 8001a42:	bf00      	nop
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200002cc 	.word	0x200002cc
 8001a50:	20000390 	.word	0x20000390

08001a54 <Task_Read_Sensor>:
void Task_Read_Sensor(void) {
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
    if (flag == 0) {
 8001a58:	4b0d      	ldr	r3, [pc, #52]	@ (8001a90 <Task_Read_Sensor+0x3c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d108      	bne.n	8001a72 <Task_Read_Sensor+0x1e>
        status = SHT31_ReadData(&t, &h);
 8001a60:	490c      	ldr	r1, [pc, #48]	@ (8001a94 <Task_Read_Sensor+0x40>)
 8001a62:	480d      	ldr	r0, [pc, #52]	@ (8001a98 <Task_Read_Sensor+0x44>)
 8001a64:	f7ff fd00 	bl	8001468 <SHT31_ReadData>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <Task_Read_Sensor+0x48>)
 8001a6e:	701a      	strb	r2, [r3, #0]
    } else {
        __disable_irq();
        status = DHT_GetData(&t, &h);
        __enable_irq();
    }
}
 8001a70:	e00b      	b.n	8001a8a <Task_Read_Sensor+0x36>
  __ASM volatile ("cpsid i" : : : "memory");
 8001a72:	b672      	cpsid	i
}
 8001a74:	bf00      	nop
        status = DHT_GetData(&t, &h);
 8001a76:	4907      	ldr	r1, [pc, #28]	@ (8001a94 <Task_Read_Sensor+0x40>)
 8001a78:	4807      	ldr	r0, [pc, #28]	@ (8001a98 <Task_Read_Sensor+0x44>)
 8001a7a:	f7ff fb7f 	bl	800117c <DHT_GetData>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	461a      	mov	r2, r3
 8001a82:	4b06      	ldr	r3, [pc, #24]	@ (8001a9c <Task_Read_Sensor+0x48>)
 8001a84:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001a86:	b662      	cpsie	i
}
 8001a88:	bf00      	nop
}
 8001a8a:	bf00      	nop
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	200002f9 	.word	0x200002f9
 8001a94:	200002f4 	.word	0x200002f4
 8001a98:	200002f0 	.word	0x200002f0
 8001a9c:	200002f8 	.word	0x200002f8

08001aa0 <Task_LCD>:
void Task_LCD(void) {
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b086      	sub	sp, #24
 8001aa4:	af02      	add	r7, sp, #8
    char buf[16];

    //lcd_clear();

    lcd_put_cur(0, 0);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fc77 	bl	800139c <lcd_put_cur>
    if(status) {
 8001aae:	4b18      	ldr	r3, [pc, #96]	@ (8001b10 <Task_LCD+0x70>)
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d00e      	beq.n	8001ad4 <Task_LCD+0x34>
        snprintf(buf, sizeof(buf), "Temp: %.1f C", t);
 8001ab6:	4b17      	ldr	r3, [pc, #92]	@ (8001b14 <Task_LCD+0x74>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fcbe 	bl	800043c <__aeabi_f2d>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4638      	mov	r0, r7
 8001ac6:	e9cd 2300 	strd	r2, r3, [sp]
 8001aca:	4a13      	ldr	r2, [pc, #76]	@ (8001b18 <Task_LCD+0x78>)
 8001acc:	2110      	movs	r1, #16
 8001ace:	f005 faa3 	bl	8007018 <sniprintf>
 8001ad2:	e005      	b.n	8001ae0 <Task_LCD+0x40>
    } else {
        snprintf(buf, sizeof(buf), "Temp: Error");
 8001ad4:	463b      	mov	r3, r7
 8001ad6:	4a11      	ldr	r2, [pc, #68]	@ (8001b1c <Task_LCD+0x7c>)
 8001ad8:	2110      	movs	r1, #16
 8001ada:	4618      	mov	r0, r3
 8001adc:	f005 fa9c 	bl	8007018 <sniprintf>
    }
    lcd_send_string(buf);
 8001ae0:	463b      	mov	r3, r7
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f7ff fc45 	bl	8001372 <lcd_send_string>

    lcd_put_cur(1, 0);
 8001ae8:	2100      	movs	r1, #0
 8001aea:	2001      	movs	r0, #1
 8001aec:	f7ff fc56 	bl	800139c <lcd_put_cur>
    snprintf(buf, sizeof(buf), "Gas: %lu", ADC_val);
 8001af0:	4b0b      	ldr	r3, [pc, #44]	@ (8001b20 <Task_LCD+0x80>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	4638      	mov	r0, r7
 8001af6:	4a0b      	ldr	r2, [pc, #44]	@ (8001b24 <Task_LCD+0x84>)
 8001af8:	2110      	movs	r1, #16
 8001afa:	f005 fa8d 	bl	8007018 <sniprintf>
    lcd_send_string(buf);
 8001afe:	463b      	mov	r3, r7
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fc36 	bl	8001372 <lcd_send_string>
}
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	200002f8 	.word	0x200002f8
 8001b14:	200002f0 	.word	0x200002f0
 8001b18:	08009c48 	.word	0x08009c48
 8001b1c:	08009c58 	.word	0x08009c58
 8001b20:	200002ec 	.word	0x200002ec
 8001b24:	08009c64 	.word	0x08009c64

08001b28 <Task_ISR>:
void Task_ISR(void) {
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b088      	sub	sp, #32
 8001b2c:	af00      	add	r7, sp, #0
    if (strstr((char*)rx_buffer, "SET_PERIOD") != NULL) {
 8001b2e:	4945      	ldr	r1, [pc, #276]	@ (8001c44 <Task_ISR+0x11c>)
 8001b30:	4845      	ldr	r0, [pc, #276]	@ (8001c48 <Task_ISR+0x120>)
 8001b32:	f005 fb20 	bl	8007176 <strstr>
 8001b36:	4603      	mov	r3, r0
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d048      	beq.n	8001bce <Task_ISR+0xa6>
        char target[10] = {0};
 8001b3c:	f107 0308 	add.w	r3, r7, #8
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	811a      	strh	r2, [r3, #8]
        int val = 0;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	607b      	str	r3, [r7, #4]
        if (sscanf((char*)rx_buffer, "SET_PERIOD:%9[^:]:%d", target, &val) == 2) {
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	f107 0208 	add.w	r2, r7, #8
 8001b52:	493e      	ldr	r1, [pc, #248]	@ (8001c4c <Task_ISR+0x124>)
 8001b54:	483c      	ldr	r0, [pc, #240]	@ (8001c48 <Task_ISR+0x120>)
 8001b56:	f005 fa95 	bl	8007084 <siscanf>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d157      	bne.n	8001c10 <Task_ISR+0xe8>
        	if (strcmp(target, "ADC") == 0) {
 8001b60:	f107 0308 	add.w	r3, r7, #8
 8001b64:	493a      	ldr	r1, [pc, #232]	@ (8001c50 <Task_ISR+0x128>)
 8001b66:	4618      	mov	r0, r3
 8001b68:	f7fe faf2 	bl	8000150 <strcmp>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d10d      	bne.n	8001b8e <Task_ISR+0x66>
        		period_ADC = (uint16_t)val;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	b29a      	uxth	r2, r3
 8001b76:	4b37      	ldr	r3, [pc, #220]	@ (8001c54 <Task_ISR+0x12c>)
 8001b78:	801a      	strh	r2, [r3, #0]
                timer_ADC = 0;
 8001b7a:	4b37      	ldr	r3, [pc, #220]	@ (8001c58 <Task_ISR+0x130>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	801a      	strh	r2, [r3, #0]
                HAL_UART_Transmit(&huart1, (uint8_t*)"ADC OK\r\n", 8, 10);
 8001b80:	230a      	movs	r3, #10
 8001b82:	2208      	movs	r2, #8
 8001b84:	4935      	ldr	r1, [pc, #212]	@ (8001c5c <Task_ISR+0x134>)
 8001b86:	4836      	ldr	r0, [pc, #216]	@ (8001c60 <Task_ISR+0x138>)
 8001b88:	f003 ff10 	bl	80059ac <HAL_UART_Transmit>
 8001b8c:	e040      	b.n	8001c10 <Task_ISR+0xe8>
            } else if (strcmp(target, "DHT") == 0 || strcmp(target, "SENSOR") == 0) {
 8001b8e:	f107 0308 	add.w	r3, r7, #8
 8001b92:	4934      	ldr	r1, [pc, #208]	@ (8001c64 <Task_ISR+0x13c>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7fe fadb 	bl	8000150 <strcmp>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <Task_ISR+0x8a>
 8001ba0:	f107 0308 	add.w	r3, r7, #8
 8001ba4:	4930      	ldr	r1, [pc, #192]	@ (8001c68 <Task_ISR+0x140>)
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f7fe fad2 	bl	8000150 <strcmp>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d12e      	bne.n	8001c10 <Task_ISR+0xe8>
                period_temp = (uint16_t)val;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	b29a      	uxth	r2, r3
 8001bb6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c6c <Task_ISR+0x144>)
 8001bb8:	801a      	strh	r2, [r3, #0]
                timer_temp = 0;
 8001bba:	4b2d      	ldr	r3, [pc, #180]	@ (8001c70 <Task_ISR+0x148>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	801a      	strh	r2, [r3, #0]
                HAL_UART_Transmit(&huart1, (uint8_t*)"TEMP OK\r\n", 9, 10);
 8001bc0:	230a      	movs	r3, #10
 8001bc2:	2209      	movs	r2, #9
 8001bc4:	492b      	ldr	r1, [pc, #172]	@ (8001c74 <Task_ISR+0x14c>)
 8001bc6:	4826      	ldr	r0, [pc, #152]	@ (8001c60 <Task_ISR+0x138>)
 8001bc8:	f003 fef0 	bl	80059ac <HAL_UART_Transmit>
 8001bcc:	e020      	b.n	8001c10 <Task_ISR+0xe8>
            }
        }
    }
    else if (strstr((char*)rx_buffer, "MODE:SHT") != NULL) {
 8001bce:	492a      	ldr	r1, [pc, #168]	@ (8001c78 <Task_ISR+0x150>)
 8001bd0:	481d      	ldr	r0, [pc, #116]	@ (8001c48 <Task_ISR+0x120>)
 8001bd2:	f005 fad0 	bl	8007176 <strstr>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d009      	beq.n	8001bf0 <Task_ISR+0xc8>
        flag = 0;
 8001bdc:	4b27      	ldr	r3, [pc, #156]	@ (8001c7c <Task_ISR+0x154>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)"MODE SHT\r\n", 10, 10);
 8001be2:	230a      	movs	r3, #10
 8001be4:	220a      	movs	r2, #10
 8001be6:	4926      	ldr	r1, [pc, #152]	@ (8001c80 <Task_ISR+0x158>)
 8001be8:	481d      	ldr	r0, [pc, #116]	@ (8001c60 <Task_ISR+0x138>)
 8001bea:	f003 fedf 	bl	80059ac <HAL_UART_Transmit>
 8001bee:	e00f      	b.n	8001c10 <Task_ISR+0xe8>
    }
    else if (strstr((char*)rx_buffer, "MODE:DHT") != NULL) {
 8001bf0:	4924      	ldr	r1, [pc, #144]	@ (8001c84 <Task_ISR+0x15c>)
 8001bf2:	4815      	ldr	r0, [pc, #84]	@ (8001c48 <Task_ISR+0x120>)
 8001bf4:	f005 fabf 	bl	8007176 <strstr>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d008      	beq.n	8001c10 <Task_ISR+0xe8>
        flag = 1;
 8001bfe:	4b1f      	ldr	r3, [pc, #124]	@ (8001c7c <Task_ISR+0x154>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	701a      	strb	r2, [r3, #0]
        HAL_UART_Transmit(&huart1, (uint8_t*)"MODE DHT\r\n", 10, 10);
 8001c04:	230a      	movs	r3, #10
 8001c06:	220a      	movs	r2, #10
 8001c08:	491f      	ldr	r1, [pc, #124]	@ (8001c88 <Task_ISR+0x160>)
 8001c0a:	4815      	ldr	r0, [pc, #84]	@ (8001c60 <Task_ISR+0x138>)
 8001c0c:	f003 fece 	bl	80059ac <HAL_UART_Transmit>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001c10:	f3ef 8310 	mrs	r3, PRIMASK
 8001c14:	617b      	str	r3, [r7, #20]
  return(result);
 8001c16:	697b      	ldr	r3, [r7, #20]
    }
    uint32_t primask = __get_PRIMASK();
 8001c18:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8001c1a:	b672      	cpsid	i
}
 8001c1c:	bf00      	nop
    __disable_irq();
    rx_index = 0;
 8001c1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <Task_ISR+0x164>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	701a      	strb	r2, [r3, #0]
    memset((uint8_t*)rx_buffer, 0, sizeof(rx_buffer));
 8001c24:	2232      	movs	r2, #50	@ 0x32
 8001c26:	2100      	movs	r1, #0
 8001c28:	4807      	ldr	r0, [pc, #28]	@ (8001c48 <Task_ISR+0x120>)
 8001c2a:	f005 fa9c 	bl	8007166 <memset>
 8001c2e:	69fb      	ldr	r3, [r7, #28]
 8001c30:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c32:	69bb      	ldr	r3, [r7, #24]
 8001c34:	f383 8810 	msr	PRIMASK, r3
}
 8001c38:	bf00      	nop
    __set_PRIMASK(primask);
}
 8001c3a:	bf00      	nop
 8001c3c:	3720      	adds	r7, #32
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	08009c70 	.word	0x08009c70
 8001c48:	20000290 	.word	0x20000290
 8001c4c:	08009c7c 	.word	0x08009c7c
 8001c50:	08009c94 	.word	0x08009c94
 8001c54:	20000000 	.word	0x20000000
 8001c58:	200002c4 	.word	0x200002c4
 8001c5c:	08009c98 	.word	0x08009c98
 8001c60:	20000390 	.word	0x20000390
 8001c64:	08009ca4 	.word	0x08009ca4
 8001c68:	08009ca8 	.word	0x08009ca8
 8001c6c:	20000002 	.word	0x20000002
 8001c70:	200002c6 	.word	0x200002c6
 8001c74:	08009cb0 	.word	0x08009cb0
 8001c78:	08009cbc 	.word	0x08009cbc
 8001c7c:	200002f9 	.word	0x200002f9
 8001c80:	08009cc8 	.word	0x08009cc8
 8001c84:	08009cd4 	.word	0x08009cd4
 8001c88:	08009ce0 	.word	0x08009ce0
 8001c8c:	200002c2 	.word	0x200002c2

08001c90 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca0:	d156      	bne.n	8001d50 <HAL_TIM_PeriodElapsedCallback+0xc0>
        timer_ADC++;
 8001ca2:	4b2d      	ldr	r3, [pc, #180]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	3301      	adds	r3, #1
 8001caa:	b29a      	uxth	r2, r3
 8001cac:	4b2a      	ldr	r3, [pc, #168]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001cae:	801a      	strh	r2, [r3, #0]
        timer_temp++;
 8001cb0:	4b2a      	ldr	r3, [pc, #168]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001cb2:	881b      	ldrh	r3, [r3, #0]
 8001cb4:	b29b      	uxth	r3, r3
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	b29a      	uxth	r2, r3
 8001cba:	4b28      	ldr	r3, [pc, #160]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001cbc:	801a      	strh	r2, [r3, #0]
        timer_LCD++;
 8001cbe:	4b28      	ldr	r3, [pc, #160]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001cc0:	881b      	ldrh	r3, [r3, #0]
 8001cc2:	b29b      	uxth	r3, r3
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	b29a      	uxth	r2, r3
 8001cc8:	4b25      	ldr	r3, [pc, #148]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001cca:	801a      	strh	r2, [r3, #0]

        if (timer_ADC >= period_ADC) {
 8001ccc:	4b22      	ldr	r3, [pc, #136]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001cce:	881b      	ldrh	r3, [r3, #0]
 8001cd0:	b29a      	uxth	r2, r3
 8001cd2:	4b24      	ldr	r3, [pc, #144]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	429a      	cmp	r2, r3
 8001cda:	d31d      	bcc.n	8001d18 <HAL_TIM_PeriodElapsedCallback+0x88>
                    // Kim tra xem hng i c cn ch khng trc khi y
                    int8_t next_tail = (qtail + 1) % EVENT_QUEUE_SIZE;
 8001cdc:	4b22      	ldr	r3, [pc, #136]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001cde:	781b      	ldrb	r3, [r3, #0]
 8001ce0:	b25b      	sxtb	r3, r3
 8001ce2:	1c5a      	adds	r2, r3, #1
 8001ce4:	4b21      	ldr	r3, [pc, #132]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8001ce6:	fb83 1302 	smull	r1, r3, r3, r2
 8001cea:	4413      	add	r3, r2
 8001cec:	10d9      	asrs	r1, r3, #3
 8001cee:	17d3      	asrs	r3, r2, #31
 8001cf0:	1ac9      	subs	r1, r1, r3
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	011b      	lsls	r3, r3, #4
 8001cf6:	1a5b      	subs	r3, r3, r1
 8001cf8:	1ad1      	subs	r1, r2, r3
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	73fb      	strb	r3, [r7, #15]
                    if (next_tail != qhead) {
 8001cfe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001d00:	781b      	ldrb	r3, [r3, #0]
 8001d02:	b25b      	sxtb	r3, r3
 8001d04:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d002      	beq.n	8001d12 <HAL_TIM_PeriodElapsedCallback+0x82>
                        Push_Event(EVENT_GAS_READ);
 8001d0c:	2001      	movs	r0, #1
 8001d0e:	f7ff fd75 	bl	80017fc <Push_Event>
                    }
                    timer_ADC = 0;
 8001d12:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	801a      	strh	r2, [r3, #0]
                }
        if (timer_temp >= period_temp) {
 8001d18:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	4b15      	ldr	r3, [pc, #84]	@ (8001d74 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001d20:	881b      	ldrh	r3, [r3, #0]
 8001d22:	b29b      	uxth	r3, r3
 8001d24:	429a      	cmp	r2, r3
 8001d26:	d305      	bcc.n	8001d34 <HAL_TIM_PeriodElapsedCallback+0xa4>
            Push_Event(EVENT_TEMP_READ);
 8001d28:	2002      	movs	r0, #2
 8001d2a:	f7ff fd67 	bl	80017fc <Push_Event>
            timer_temp = 0;
 8001d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	801a      	strh	r2, [r3, #0]
        }
        if (timer_LCD >= period_LCD) {
 8001d34:	4b0a      	ldr	r3, [pc, #40]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001d36:	881b      	ldrh	r3, [r3, #0]
 8001d38:	b29a      	uxth	r2, r3
 8001d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8001d78 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	b29b      	uxth	r3, r3
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d305      	bcc.n	8001d50 <HAL_TIM_PeriodElapsedCallback+0xc0>
            Push_Event(EVENT_LCD);
 8001d44:	2003      	movs	r0, #3
 8001d46:	f7ff fd59 	bl	80017fc <Push_Event>
            timer_LCD = 0;
 8001d4a:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	801a      	strh	r2, [r3, #0]
        }
    }
}
 8001d50:	bf00      	nop
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	200002c4 	.word	0x200002c4
 8001d5c:	200002c6 	.word	0x200002c6
 8001d60:	200002c8 	.word	0x200002c8
 8001d64:	20000000 	.word	0x20000000
 8001d68:	2000028c 	.word	0x2000028c
 8001d6c:	88888889 	.word	0x88888889
 8001d70:	2000028b 	.word	0x2000028b
 8001d74:	20000002 	.word	0x20000002
 8001d78:	20000004 	.word	0x20000004

08001d7c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b084      	sub	sp, #16
 8001d80:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d82:	f000 fba5 	bl	80024d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d86:	f000 f88f 	bl	8001ea8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d8a:	f7ff fc5f 	bl	800164c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001d8e:	f7ff fbe3 	bl	8001558 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001d92:	f000 faf9 	bl	8002388 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001d96:	f000 fa73 	bl	8002280 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001d9a:	f7ff fcc3 	bl	8001724 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001d9e:	f000 fa1f 	bl	80021e0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  SHT31_Init();
 8001da2:	f7ff fb37 	bl	8001414 <SHT31_Init>
  lcd_init ();
 8001da6:	f7ff fab9 	bl	800131c <lcd_init>
  HAL_TIM_Base_Start_IT(&htim2); // Ngt 1ms
 8001daa:	4834      	ldr	r0, [pc, #208]	@ (8001e7c <main+0x100>)
 8001dac:	f003 fa0c 	bl	80051c8 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart1, (uint8_t*)&rx_byte, 1);
 8001db0:	2201      	movs	r2, #1
 8001db2:	4933      	ldr	r1, [pc, #204]	@ (8001e80 <main+0x104>)
 8001db4:	4833      	ldr	r0, [pc, #204]	@ (8001e84 <main+0x108>)
 8001db6:	f003 fe84 	bl	8005ac2 <HAL_UART_Receive_IT>
  HAL_DBGMCU_EnableDBGSleepMode();
 8001dba:	f000 fc0f 	bl	80025dc <HAL_DBGMCU_EnableDBGSleepMode>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
      {
	  Check_UART_Error(&huart1);
 8001dbe:	4831      	ldr	r0, [pc, #196]	@ (8001e84 <main+0x108>)
 8001dc0:	f7ff fde4 	bl	800198c <Check_UART_Error>
	  Event_t current_e = Pop_Event();
 8001dc4:	f7ff fd5c 	bl	8001880 <Pop_Event>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	71fb      	strb	r3, [r7, #7]

	  if (current_e != EVENT_NONE) {
 8001dcc:	79fb      	ldrb	r3, [r7, #7]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d04c      	beq.n	8001e6c <main+0xf0>
		  switch(current_e) {
 8001dd2:	79fb      	ldrb	r3, [r7, #7]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	2b03      	cmp	r3, #3
 8001dd8:	d84d      	bhi.n	8001e76 <main+0xfa>
 8001dda:	a201      	add	r2, pc, #4	@ (adr r2, 8001de0 <main+0x64>)
 8001ddc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001de0:	08001df1 	.word	0x08001df1
 8001de4:	08001e19 	.word	0x08001e19
 8001de8:	08001e61 	.word	0x08001e61
 8001dec:	08001e67 	.word	0x08001e67
		  case EVENT_GAS_READ:
			  if (uart_tx_buf[0] == '\0') {
 8001df0:	4b25      	ldr	r3, [pc, #148]	@ (8001e88 <main+0x10c>)
 8001df2:	781b      	ldrb	r3, [r3, #0]
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d10b      	bne.n	8001e10 <main+0x94>
				  Task_ADC();
 8001df8:	f7ff fdea 	bl	80019d0 <Task_ADC>
				  snprintf(uart_tx_buf, sizeof(uart_tx_buf), "ADC: %lu\r\n", ADC_val);
 8001dfc:	4b23      	ldr	r3, [pc, #140]	@ (8001e8c <main+0x110>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a23      	ldr	r2, [pc, #140]	@ (8001e90 <main+0x114>)
 8001e02:	2120      	movs	r1, #32
 8001e04:	4820      	ldr	r0, [pc, #128]	@ (8001e88 <main+0x10c>)
 8001e06:	f005 f907 	bl	8007018 <sniprintf>
				  Task_UART();
 8001e0a:	f7ff fdfd 	bl	8001a08 <Task_UART>
			  } else {
				  Push_Event(EVENT_GAS_READ);
			  }
			  break;
 8001e0e:	e033      	b.n	8001e78 <main+0xfc>
				  Push_Event(EVENT_GAS_READ);
 8001e10:	2001      	movs	r0, #1
 8001e12:	f7ff fcf3 	bl	80017fc <Push_Event>
			  break;
 8001e16:	e02f      	b.n	8001e78 <main+0xfc>

		  case EVENT_TEMP_READ:
			  if (uart_tx_buf[0] == '\0') {
 8001e18:	4b1b      	ldr	r3, [pc, #108]	@ (8001e88 <main+0x10c>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d11b      	bne.n	8001e58 <main+0xdc>
				  Task_Read_Sensor();
 8001e20:	f7ff fe18 	bl	8001a54 <Task_Read_Sensor>
				  const char* name = (flag == 0) ? "SHT31" : "DHT22";
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <main+0x118>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d101      	bne.n	8001e30 <main+0xb4>
 8001e2c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e98 <main+0x11c>)
 8001e2e:	e000      	b.n	8001e32 <main+0xb6>
 8001e30:	4b1a      	ldr	r3, [pc, #104]	@ (8001e9c <main+0x120>)
 8001e32:	603b      	str	r3, [r7, #0]
				  snprintf(uart_tx_buf, sizeof(uart_tx_buf), "%s: %.1f C\r\n", name, t);
 8001e34:	4b1a      	ldr	r3, [pc, #104]	@ (8001ea0 <main+0x124>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7fe faff 	bl	800043c <__aeabi_f2d>
 8001e3e:	4602      	mov	r2, r0
 8001e40:	460b      	mov	r3, r1
 8001e42:	e9cd 2300 	strd	r2, r3, [sp]
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	4a16      	ldr	r2, [pc, #88]	@ (8001ea4 <main+0x128>)
 8001e4a:	2120      	movs	r1, #32
 8001e4c:	480e      	ldr	r0, [pc, #56]	@ (8001e88 <main+0x10c>)
 8001e4e:	f005 f8e3 	bl	8007018 <sniprintf>
				  Task_UART();
 8001e52:	f7ff fdd9 	bl	8001a08 <Task_UART>
			  } else {
				  Push_Event(EVENT_TEMP_READ);
			  }
			  break;
 8001e56:	e00f      	b.n	8001e78 <main+0xfc>
				  Push_Event(EVENT_TEMP_READ);
 8001e58:	2002      	movs	r0, #2
 8001e5a:	f7ff fccf 	bl	80017fc <Push_Event>
			  break;
 8001e5e:	e00b      	b.n	8001e78 <main+0xfc>

		  case EVENT_LCD:
			  Task_LCD();
 8001e60:	f7ff fe1e 	bl	8001aa0 <Task_LCD>
			  break;
 8001e64:	e008      	b.n	8001e78 <main+0xfc>

		  case EVENT_ISR:
			  Task_ISR();
 8001e66:	f7ff fe5f 	bl	8001b28 <Task_ISR>
			  break;
 8001e6a:	e005      	b.n	8001e78 <main+0xfc>

		  default: break;
		  }
	  } else {
		  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	2000      	movs	r0, #0
 8001e70:	f002 fbc2 	bl	80045f8 <HAL_PWR_EnterSLEEPMode>
 8001e74:	e7a3      	b.n	8001dbe <main+0x42>
		  default: break;
 8001e76:	bf00      	nop
      {
 8001e78:	e7a1      	b.n	8001dbe <main+0x42>
 8001e7a:	bf00      	nop
 8001e7c:	20000348 	.word	0x20000348
 8001e80:	200002c3 	.word	0x200002c3
 8001e84:	20000390 	.word	0x20000390
 8001e88:	200002cc 	.word	0x200002cc
 8001e8c:	200002ec 	.word	0x200002ec
 8001e90:	08009cec 	.word	0x08009cec
 8001e94:	200002f9 	.word	0x200002f9
 8001e98:	08009cf8 	.word	0x08009cf8
 8001e9c:	08009d00 	.word	0x08009d00
 8001ea0:	200002f0 	.word	0x200002f0
 8001ea4:	08009d08 	.word	0x08009d08

08001ea8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b094      	sub	sp, #80	@ 0x50
 8001eac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eae:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001eb2:	2228      	movs	r2, #40	@ 0x28
 8001eb4:	2100      	movs	r1, #0
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f005 f955 	bl	8007166 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ebc:	f107 0314 	add.w	r3, r7, #20
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	605a      	str	r2, [r3, #4]
 8001ec6:	609a      	str	r2, [r3, #8]
 8001ec8:	60da      	str	r2, [r3, #12]
 8001eca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ecc:	1d3b      	adds	r3, r7, #4
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
 8001ed6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ed8:	2301      	movs	r3, #1
 8001eda:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001edc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eea:	2302      	movs	r3, #2
 8001eec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eee:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ef2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ef4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001efa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001efe:	4618      	mov	r0, r3
 8001f00:	f002 fb96 	bl	8004630 <HAL_RCC_OscConfig>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001f0a:	f000 f828 	bl	8001f5e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f0e:	230f      	movs	r3, #15
 8001f10:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f12:	2302      	movs	r3, #2
 8001f14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f16:	2300      	movs	r3, #0
 8001f18:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001f1a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f1e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001f20:	2300      	movs	r3, #0
 8001f22:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001f24:	f107 0314 	add.w	r3, r7, #20
 8001f28:	2102      	movs	r1, #2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f002 fe02 	bl	8004b34 <HAL_RCC_ClockConfig>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001f36:	f000 f812 	bl	8001f5e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001f3a:	2302      	movs	r3, #2
 8001f3c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001f42:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f44:	1d3b      	adds	r3, r7, #4
 8001f46:	4618      	mov	r0, r3
 8001f48:	f002 ff82 	bl	8004e50 <HAL_RCCEx_PeriphCLKConfig>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d001      	beq.n	8001f56 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001f52:	f000 f804 	bl	8001f5e <Error_Handler>
  }
}
 8001f56:	bf00      	nop
 8001f58:	3750      	adds	r7, #80	@ 0x50
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f5e:	b480      	push	{r7}
 8001f60:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001f62:	b672      	cpsid	i
}
 8001f64:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f66:	bf00      	nop
 8001f68:	e7fd      	b.n	8001f66 <Error_Handler+0x8>
	...

08001f6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001f72:	4b15      	ldr	r3, [pc, #84]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f74:	699b      	ldr	r3, [r3, #24]
 8001f76:	4a14      	ldr	r2, [pc, #80]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6193      	str	r3, [r2, #24]
 8001f7e:	4b12      	ldr	r3, [pc, #72]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f80:	699b      	ldr	r3, [r3, #24]
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60bb      	str	r3, [r7, #8]
 8001f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f94:	61d3      	str	r3, [r2, #28]
 8001f96:	4b0c      	ldr	r3, [pc, #48]	@ (8001fc8 <HAL_MspInit+0x5c>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f9e:	607b      	str	r3, [r7, #4]
 8001fa0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8001fcc <HAL_MspInit+0x60>)
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001fae:	60fb      	str	r3, [r7, #12]
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb6:	60fb      	str	r3, [r7, #12]
 8001fb8:	4a04      	ldr	r2, [pc, #16]	@ (8001fcc <HAL_MspInit+0x60>)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001fbe:	bf00      	nop
 8001fc0:	3714      	adds	r7, #20
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	40010000 	.word	0x40010000

08001fd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fd4:	bf00      	nop
 8001fd6:	e7fd      	b.n	8001fd4 <NMI_Handler+0x4>

08001fd8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fdc:	bf00      	nop
 8001fde:	e7fd      	b.n	8001fdc <HardFault_Handler+0x4>

08001fe0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fe4:	bf00      	nop
 8001fe6:	e7fd      	b.n	8001fe4 <MemManage_Handler+0x4>

08001fe8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fec:	bf00      	nop
 8001fee:	e7fd      	b.n	8001fec <BusFault_Handler+0x4>

08001ff0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ff4:	bf00      	nop
 8001ff6:	e7fd      	b.n	8001ff4 <UsageFault_Handler+0x4>

08001ff8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001ffc:	bf00      	nop
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bc80      	pop	{r7}
 8002002:	4770      	bx	lr

08002004 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002008:	bf00      	nop
 800200a:	46bd      	mov	sp, r7
 800200c:	bc80      	pop	{r7}
 800200e:	4770      	bx	lr

08002010 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002010:	b480      	push	{r7}
 8002012:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002014:	bf00      	nop
 8002016:	46bd      	mov	sp, r7
 8002018:	bc80      	pop	{r7}
 800201a:	4770      	bx	lr

0800201c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002020:	f000 fa9c 	bl	800255c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002024:	bf00      	nop
 8002026:	bd80      	pop	{r7, pc}

08002028 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800202c:	4802      	ldr	r0, [pc, #8]	@ (8002038 <TIM2_IRQHandler+0x10>)
 800202e:	f003 f91d 	bl	800526c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002032:	bf00      	nop
 8002034:	bd80      	pop	{r7, pc}
 8002036:	bf00      	nop
 8002038:	20000348 	.word	0x20000348

0800203c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002040:	4802      	ldr	r0, [pc, #8]	@ (800204c <USART1_IRQHandler+0x10>)
 8002042:	f003 fd63 	bl	8005b0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002046:	bf00      	nop
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	20000390 	.word	0x20000390

08002050 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002050:	b480      	push	{r7}
 8002052:	af00      	add	r7, sp, #0
  return 1;
 8002054:	2301      	movs	r3, #1
}
 8002056:	4618      	mov	r0, r3
 8002058:	46bd      	mov	sp, r7
 800205a:	bc80      	pop	{r7}
 800205c:	4770      	bx	lr

0800205e <_kill>:

int _kill(int pid, int sig)
{
 800205e:	b580      	push	{r7, lr}
 8002060:	b082      	sub	sp, #8
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002068:	f005 f8e6 	bl	8007238 <__errno>
 800206c:	4603      	mov	r3, r0
 800206e:	2216      	movs	r2, #22
 8002070:	601a      	str	r2, [r3, #0]
  return -1;
 8002072:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}

0800207e <_exit>:

void _exit (int status)
{
 800207e:	b580      	push	{r7, lr}
 8002080:	b082      	sub	sp, #8
 8002082:	af00      	add	r7, sp, #0
 8002084:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002086:	f04f 31ff 	mov.w	r1, #4294967295
 800208a:	6878      	ldr	r0, [r7, #4]
 800208c:	f7ff ffe7 	bl	800205e <_kill>
  while (1) {}    /* Make sure we hang here */
 8002090:	bf00      	nop
 8002092:	e7fd      	b.n	8002090 <_exit+0x12>

08002094 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b086      	sub	sp, #24
 8002098:	af00      	add	r7, sp, #0
 800209a:	60f8      	str	r0, [r7, #12]
 800209c:	60b9      	str	r1, [r7, #8]
 800209e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020a0:	2300      	movs	r3, #0
 80020a2:	617b      	str	r3, [r7, #20]
 80020a4:	e00a      	b.n	80020bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020a6:	f3af 8000 	nop.w
 80020aa:	4601      	mov	r1, r0
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	1c5a      	adds	r2, r3, #1
 80020b0:	60ba      	str	r2, [r7, #8]
 80020b2:	b2ca      	uxtb	r2, r1
 80020b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	3301      	adds	r3, #1
 80020ba:	617b      	str	r3, [r7, #20]
 80020bc:	697a      	ldr	r2, [r7, #20]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	dbf0      	blt.n	80020a6 <_read+0x12>
  }

  return len;
 80020c4:	687b      	ldr	r3, [r7, #4]
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3718      	adds	r7, #24
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}

080020ce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020ce:	b580      	push	{r7, lr}
 80020d0:	b086      	sub	sp, #24
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	60f8      	str	r0, [r7, #12]
 80020d6:	60b9      	str	r1, [r7, #8]
 80020d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020da:	2300      	movs	r3, #0
 80020dc:	617b      	str	r3, [r7, #20]
 80020de:	e009      	b.n	80020f4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	1c5a      	adds	r2, r3, #1
 80020e4:	60ba      	str	r2, [r7, #8]
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4618      	mov	r0, r3
 80020ea:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ee:	697b      	ldr	r3, [r7, #20]
 80020f0:	3301      	adds	r3, #1
 80020f2:	617b      	str	r3, [r7, #20]
 80020f4:	697a      	ldr	r2, [r7, #20]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	429a      	cmp	r2, r3
 80020fa:	dbf1      	blt.n	80020e0 <_write+0x12>
  }
  return len;
 80020fc:	687b      	ldr	r3, [r7, #4]
}
 80020fe:	4618      	mov	r0, r3
 8002100:	3718      	adds	r7, #24
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}

08002106 <_close>:

int _close(int file)
{
 8002106:	b480      	push	{r7}
 8002108:	b083      	sub	sp, #12
 800210a:	af00      	add	r7, sp, #0
 800210c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800210e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002112:	4618      	mov	r0, r3
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
 8002124:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002126:	683b      	ldr	r3, [r7, #0]
 8002128:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800212c:	605a      	str	r2, [r3, #4]
  return 0;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	370c      	adds	r7, #12
 8002134:	46bd      	mov	sp, r7
 8002136:	bc80      	pop	{r7}
 8002138:	4770      	bx	lr

0800213a <_isatty>:

int _isatty(int file)
{
 800213a:	b480      	push	{r7}
 800213c:	b083      	sub	sp, #12
 800213e:	af00      	add	r7, sp, #0
 8002140:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002142:	2301      	movs	r3, #1
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	bc80      	pop	{r7}
 800214c:	4770      	bx	lr

0800214e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800214e:	b480      	push	{r7}
 8002150:	b085      	sub	sp, #20
 8002152:	af00      	add	r7, sp, #0
 8002154:	60f8      	str	r0, [r7, #12]
 8002156:	60b9      	str	r1, [r7, #8]
 8002158:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3714      	adds	r7, #20
 8002160:	46bd      	mov	sp, r7
 8002162:	bc80      	pop	{r7}
 8002164:	4770      	bx	lr
	...

08002168 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b086      	sub	sp, #24
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002170:	4a14      	ldr	r2, [pc, #80]	@ (80021c4 <_sbrk+0x5c>)
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <_sbrk+0x60>)
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800217c:	4b13      	ldr	r3, [pc, #76]	@ (80021cc <_sbrk+0x64>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2b00      	cmp	r3, #0
 8002182:	d102      	bne.n	800218a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002184:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <_sbrk+0x64>)
 8002186:	4a12      	ldr	r2, [pc, #72]	@ (80021d0 <_sbrk+0x68>)
 8002188:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800218a:	4b10      	ldr	r3, [pc, #64]	@ (80021cc <_sbrk+0x64>)
 800218c:	681a      	ldr	r2, [r3, #0]
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4413      	add	r3, r2
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	429a      	cmp	r2, r3
 8002196:	d207      	bcs.n	80021a8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002198:	f005 f84e 	bl	8007238 <__errno>
 800219c:	4603      	mov	r3, r0
 800219e:	220c      	movs	r2, #12
 80021a0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021a2:	f04f 33ff 	mov.w	r3, #4294967295
 80021a6:	e009      	b.n	80021bc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021a8:	4b08      	ldr	r3, [pc, #32]	@ (80021cc <_sbrk+0x64>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021ae:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <_sbrk+0x64>)
 80021b0:	681a      	ldr	r2, [r3, #0]
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	4413      	add	r3, r2
 80021b6:	4a05      	ldr	r2, [pc, #20]	@ (80021cc <_sbrk+0x64>)
 80021b8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ba:	68fb      	ldr	r3, [r7, #12]
}
 80021bc:	4618      	mov	r0, r3
 80021be:	3718      	adds	r7, #24
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20005000 	.word	0x20005000
 80021c8:	00000400 	.word	0x00000400
 80021cc:	200002fc 	.word	0x200002fc
 80021d0:	20000528 	.word	0x20000528

080021d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021d8:	bf00      	nop
 80021da:	46bd      	mov	sp, r7
 80021dc:	bc80      	pop	{r7}
 80021de:	4770      	bx	lr

080021e0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim2;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80021e0:	b580      	push	{r7, lr}
 80021e2:	b086      	sub	sp, #24
 80021e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021e6:	f107 0308 	add.w	r3, r7, #8
 80021ea:	2200      	movs	r2, #0
 80021ec:	601a      	str	r2, [r3, #0]
 80021ee:	605a      	str	r2, [r3, #4]
 80021f0:	609a      	str	r2, [r3, #8]
 80021f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021f4:	463b      	mov	r3, r7
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80021fc:	4b1e      	ldr	r3, [pc, #120]	@ (8002278 <MX_TIM1_Init+0x98>)
 80021fe:	4a1f      	ldr	r2, [pc, #124]	@ (800227c <MX_TIM1_Init+0x9c>)
 8002200:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002202:	4b1d      	ldr	r3, [pc, #116]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002204:	2247      	movs	r2, #71	@ 0x47
 8002206:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002208:	4b1b      	ldr	r3, [pc, #108]	@ (8002278 <MX_TIM1_Init+0x98>)
 800220a:	2200      	movs	r2, #0
 800220c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800220e:	4b1a      	ldr	r3, [pc, #104]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002210:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002214:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002216:	4b18      	ldr	r3, [pc, #96]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002218:	2200      	movs	r2, #0
 800221a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800221c:	4b16      	ldr	r3, [pc, #88]	@ (8002278 <MX_TIM1_Init+0x98>)
 800221e:	2200      	movs	r2, #0
 8002220:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002222:	4b15      	ldr	r3, [pc, #84]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002224:	2200      	movs	r2, #0
 8002226:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002228:	4813      	ldr	r0, [pc, #76]	@ (8002278 <MX_TIM1_Init+0x98>)
 800222a:	f002 ff7d 	bl	8005128 <HAL_TIM_Base_Init>
 800222e:	4603      	mov	r3, r0
 8002230:	2b00      	cmp	r3, #0
 8002232:	d001      	beq.n	8002238 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002234:	f7ff fe93 	bl	8001f5e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002238:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800223c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800223e:	f107 0308 	add.w	r3, r7, #8
 8002242:	4619      	mov	r1, r3
 8002244:	480c      	ldr	r0, [pc, #48]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002246:	f003 f901 	bl	800544c <HAL_TIM_ConfigClockSource>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002250:	f7ff fe85 	bl	8001f5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002254:	2300      	movs	r3, #0
 8002256:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002258:	2300      	movs	r3, #0
 800225a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800225c:	463b      	mov	r3, r7
 800225e:	4619      	mov	r1, r3
 8002260:	4805      	ldr	r0, [pc, #20]	@ (8002278 <MX_TIM1_Init+0x98>)
 8002262:	f003 fae3 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800226c:	f7ff fe77 	bl	8001f5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002270:	bf00      	nop
 8002272:	3718      	adds	r7, #24
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}
 8002278:	20000300 	.word	0x20000300
 800227c:	40012c00 	.word	0x40012c00

08002280 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b086      	sub	sp, #24
 8002284:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002286:	f107 0308 	add.w	r3, r7, #8
 800228a:	2200      	movs	r2, #0
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	605a      	str	r2, [r3, #4]
 8002290:	609a      	str	r2, [r3, #8]
 8002292:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002294:	463b      	mov	r3, r7
 8002296:	2200      	movs	r2, #0
 8002298:	601a      	str	r2, [r3, #0]
 800229a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800229c:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <MX_TIM2_Init+0x94>)
 800229e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80022a2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7199;
 80022a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022a6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80022aa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80022b2:	4b18      	ldr	r3, [pc, #96]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022b4:	2209      	movs	r2, #9
 80022b6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022b8:	4b16      	ldr	r3, [pc, #88]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022be:	4b15      	ldr	r3, [pc, #84]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80022c4:	4813      	ldr	r0, [pc, #76]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022c6:	f002 ff2f 	bl	8005128 <HAL_TIM_Base_Init>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d001      	beq.n	80022d4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80022d0:	f7ff fe45 	bl	8001f5e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80022d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80022da:	f107 0308 	add.w	r3, r7, #8
 80022de:	4619      	mov	r1, r3
 80022e0:	480c      	ldr	r0, [pc, #48]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022e2:	f003 f8b3 	bl	800544c <HAL_TIM_ConfigClockSource>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d001      	beq.n	80022f0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80022ec:	f7ff fe37 	bl	8001f5e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022f0:	2300      	movs	r3, #0
 80022f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022f4:	2300      	movs	r3, #0
 80022f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80022f8:	463b      	mov	r3, r7
 80022fa:	4619      	mov	r1, r3
 80022fc:	4805      	ldr	r0, [pc, #20]	@ (8002314 <MX_TIM2_Init+0x94>)
 80022fe:	f003 fa95 	bl	800582c <HAL_TIMEx_MasterConfigSynchronization>
 8002302:	4603      	mov	r3, r0
 8002304:	2b00      	cmp	r3, #0
 8002306:	d001      	beq.n	800230c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002308:	f7ff fe29 	bl	8001f5e <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800230c:	bf00      	nop
 800230e:	3718      	adds	r7, #24
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000348 	.word	0x20000348

08002318 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b084      	sub	sp, #16
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a16      	ldr	r2, [pc, #88]	@ (8002380 <HAL_TIM_Base_MspInit+0x68>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d10c      	bne.n	8002344 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800232a:	4b16      	ldr	r3, [pc, #88]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 800232c:	699b      	ldr	r3, [r3, #24]
 800232e:	4a15      	ldr	r2, [pc, #84]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 8002330:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002334:	6193      	str	r3, [r2, #24]
 8002336:	4b13      	ldr	r3, [pc, #76]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800233e:	60fb      	str	r3, [r7, #12]
 8002340:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8002342:	e018      	b.n	8002376 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM2)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800234c:	d113      	bne.n	8002376 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800234e:	4b0d      	ldr	r3, [pc, #52]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 8002350:	69db      	ldr	r3, [r3, #28]
 8002352:	4a0c      	ldr	r2, [pc, #48]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	61d3      	str	r3, [r2, #28]
 800235a:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_TIM_Base_MspInit+0x6c>)
 800235c:	69db      	ldr	r3, [r3, #28]
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	60bb      	str	r3, [r7, #8]
 8002364:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 8002366:	2200      	movs	r2, #0
 8002368:	2102      	movs	r1, #2
 800236a:	201c      	movs	r0, #28
 800236c:	f000 fe73 	bl	8003056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002370:	201c      	movs	r0, #28
 8002372:	f000 fe8c 	bl	800308e <HAL_NVIC_EnableIRQ>
}
 8002376:	bf00      	nop
 8002378:	3710      	adds	r7, #16
 800237a:	46bd      	mov	sp, r7
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	40012c00 	.word	0x40012c00
 8002384:	40021000 	.word	0x40021000

08002388 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800238c:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 800238e:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <MX_USART1_UART_Init+0x50>)
 8002390:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002392:	4b10      	ldr	r3, [pc, #64]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 8002394:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002398:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800239a:	4b0e      	ldr	r3, [pc, #56]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 800239c:	2200      	movs	r2, #0
 800239e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023a0:	4b0c      	ldr	r3, [pc, #48]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023a6:	4b0b      	ldr	r3, [pc, #44]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023ac:	4b09      	ldr	r3, [pc, #36]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023ae:	220c      	movs	r2, #12
 80023b0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023b2:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023b4:	2200      	movs	r2, #0
 80023b6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023b8:	4b06      	ldr	r3, [pc, #24]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023ba:	2200      	movs	r2, #0
 80023bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023be:	4805      	ldr	r0, [pc, #20]	@ (80023d4 <MX_USART1_UART_Init+0x4c>)
 80023c0:	f003 faa4 	bl	800590c <HAL_UART_Init>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d001      	beq.n	80023ce <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ca:	f7ff fdc8 	bl	8001f5e <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023ce:	bf00      	nop
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	20000390 	.word	0x20000390
 80023d8:	40013800 	.word	0x40013800

080023dc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b088      	sub	sp, #32
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e4:	f107 0310 	add.w	r3, r7, #16
 80023e8:	2200      	movs	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
 80023ec:	605a      	str	r2, [r3, #4]
 80023ee:	609a      	str	r2, [r3, #8]
 80023f0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4a20      	ldr	r2, [pc, #128]	@ (8002478 <HAL_UART_MspInit+0x9c>)
 80023f8:	4293      	cmp	r3, r2
 80023fa:	d139      	bne.n	8002470 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023fc:	4b1f      	ldr	r3, [pc, #124]	@ (800247c <HAL_UART_MspInit+0xa0>)
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	4a1e      	ldr	r2, [pc, #120]	@ (800247c <HAL_UART_MspInit+0xa0>)
 8002402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002406:	6193      	str	r3, [r2, #24]
 8002408:	4b1c      	ldr	r3, [pc, #112]	@ (800247c <HAL_UART_MspInit+0xa0>)
 800240a:	699b      	ldr	r3, [r3, #24]
 800240c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002414:	4b19      	ldr	r3, [pc, #100]	@ (800247c <HAL_UART_MspInit+0xa0>)
 8002416:	699b      	ldr	r3, [r3, #24]
 8002418:	4a18      	ldr	r2, [pc, #96]	@ (800247c <HAL_UART_MspInit+0xa0>)
 800241a:	f043 0304 	orr.w	r3, r3, #4
 800241e:	6193      	str	r3, [r2, #24]
 8002420:	4b16      	ldr	r3, [pc, #88]	@ (800247c <HAL_UART_MspInit+0xa0>)
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0304 	and.w	r3, r3, #4
 8002428:	60bb      	str	r3, [r7, #8]
 800242a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800242c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002430:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002432:	2302      	movs	r3, #2
 8002434:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002436:	2303      	movs	r3, #3
 8002438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800243a:	f107 0310 	add.w	r3, r7, #16
 800243e:	4619      	mov	r1, r3
 8002440:	480f      	ldr	r0, [pc, #60]	@ (8002480 <HAL_UART_MspInit+0xa4>)
 8002442:	f000 fef1 	bl	8003228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800244a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800244c:	2300      	movs	r3, #0
 800244e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002450:	2300      	movs	r3, #0
 8002452:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002454:	f107 0310 	add.w	r3, r7, #16
 8002458:	4619      	mov	r1, r3
 800245a:	4809      	ldr	r0, [pc, #36]	@ (8002480 <HAL_UART_MspInit+0xa4>)
 800245c:	f000 fee4 	bl	8003228 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8002460:	2200      	movs	r2, #0
 8002462:	2101      	movs	r1, #1
 8002464:	2025      	movs	r0, #37	@ 0x25
 8002466:	f000 fdf6 	bl	8003056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800246a:	2025      	movs	r0, #37	@ 0x25
 800246c:	f000 fe0f 	bl	800308e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002470:	bf00      	nop
 8002472:	3720      	adds	r7, #32
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	40013800 	.word	0x40013800
 800247c:	40021000 	.word	0x40021000
 8002480:	40010800 	.word	0x40010800

08002484 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002484:	f7ff fea6 	bl	80021d4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002488:	480b      	ldr	r0, [pc, #44]	@ (80024b8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800248a:	490c      	ldr	r1, [pc, #48]	@ (80024bc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800248c:	4a0c      	ldr	r2, [pc, #48]	@ (80024c0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800248e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002490:	e002      	b.n	8002498 <LoopCopyDataInit>

08002492 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002492:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002494:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002496:	3304      	adds	r3, #4

08002498 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002498:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800249a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800249c:	d3f9      	bcc.n	8002492 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800249e:	4a09      	ldr	r2, [pc, #36]	@ (80024c4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80024a0:	4c09      	ldr	r4, [pc, #36]	@ (80024c8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80024a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024a4:	e001      	b.n	80024aa <LoopFillZerobss>

080024a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024a8:	3204      	adds	r2, #4

080024aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024ac:	d3fb      	bcc.n	80024a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024ae:	f004 fec9 	bl	8007244 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80024b2:	f7ff fc63 	bl	8001d7c <main>
  bx lr
 80024b6:	4770      	bx	lr
  ldr r0, =_sdata
 80024b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024bc:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80024c0:	0800a0fc 	.word	0x0800a0fc
  ldr r2, =_sbss
 80024c4:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 80024c8:	20000528 	.word	0x20000528

080024cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80024cc:	e7fe      	b.n	80024cc <ADC1_2_IRQHandler>
	...

080024d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024d4:	4b08      	ldr	r3, [pc, #32]	@ (80024f8 <HAL_Init+0x28>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4a07      	ldr	r2, [pc, #28]	@ (80024f8 <HAL_Init+0x28>)
 80024da:	f043 0310 	orr.w	r3, r3, #16
 80024de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024e0:	2003      	movs	r0, #3
 80024e2:	f000 fdad 	bl	8003040 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024e6:	2000      	movs	r0, #0
 80024e8:	f000 f808 	bl	80024fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024ec:	f7ff fd3e 	bl	8001f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40022000 	.word	0x40022000

080024fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002504:	4b12      	ldr	r3, [pc, #72]	@ (8002550 <HAL_InitTick+0x54>)
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	4b12      	ldr	r3, [pc, #72]	@ (8002554 <HAL_InitTick+0x58>)
 800250a:	781b      	ldrb	r3, [r3, #0]
 800250c:	4619      	mov	r1, r3
 800250e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002512:	fbb3 f3f1 	udiv	r3, r3, r1
 8002516:	fbb2 f3f3 	udiv	r3, r2, r3
 800251a:	4618      	mov	r0, r3
 800251c:	f000 fdc5 	bl	80030aa <HAL_SYSTICK_Config>
 8002520:	4603      	mov	r3, r0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d001      	beq.n	800252a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e00e      	b.n	8002548 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b0f      	cmp	r3, #15
 800252e:	d80a      	bhi.n	8002546 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002530:	2200      	movs	r2, #0
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	f000 fd8d 	bl	8003056 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800253c:	4a06      	ldr	r2, [pc, #24]	@ (8002558 <HAL_InitTick+0x5c>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
 8002544:	e000      	b.n	8002548 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002546:	2301      	movs	r3, #1
}
 8002548:	4618      	mov	r0, r3
 800254a:	3708      	adds	r7, #8
 800254c:	46bd      	mov	sp, r7
 800254e:	bd80      	pop	{r7, pc}
 8002550:	20000008 	.word	0x20000008
 8002554:	20000010 	.word	0x20000010
 8002558:	2000000c 	.word	0x2000000c

0800255c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002560:	4b05      	ldr	r3, [pc, #20]	@ (8002578 <HAL_IncTick+0x1c>)
 8002562:	781b      	ldrb	r3, [r3, #0]
 8002564:	461a      	mov	r2, r3
 8002566:	4b05      	ldr	r3, [pc, #20]	@ (800257c <HAL_IncTick+0x20>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4413      	add	r3, r2
 800256c:	4a03      	ldr	r2, [pc, #12]	@ (800257c <HAL_IncTick+0x20>)
 800256e:	6013      	str	r3, [r2, #0]
}
 8002570:	bf00      	nop
 8002572:	46bd      	mov	sp, r7
 8002574:	bc80      	pop	{r7}
 8002576:	4770      	bx	lr
 8002578:	20000010 	.word	0x20000010
 800257c:	200003d8 	.word	0x200003d8

08002580 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return uwTick;
 8002584:	4b02      	ldr	r3, [pc, #8]	@ (8002590 <HAL_GetTick+0x10>)
 8002586:	681b      	ldr	r3, [r3, #0]
}
 8002588:	4618      	mov	r0, r3
 800258a:	46bd      	mov	sp, r7
 800258c:	bc80      	pop	{r7}
 800258e:	4770      	bx	lr
 8002590:	200003d8 	.word	0x200003d8

08002594 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b084      	sub	sp, #16
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800259c:	f7ff fff0 	bl	8002580 <HAL_GetTick>
 80025a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025ac:	d005      	beq.n	80025ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025ae:	4b0a      	ldr	r3, [pc, #40]	@ (80025d8 <HAL_Delay+0x44>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	461a      	mov	r2, r3
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025ba:	bf00      	nop
 80025bc:	f7ff ffe0 	bl	8002580 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	68fa      	ldr	r2, [r7, #12]
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d8f7      	bhi.n	80025bc <HAL_Delay+0x28>
  {
  }
}
 80025cc:	bf00      	nop
 80025ce:	bf00      	nop
 80025d0:	3710      	adds	r7, #16
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	20000010 	.word	0x20000010

080025dc <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 80025e0:	4b04      	ldr	r3, [pc, #16]	@ (80025f4 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a03      	ldr	r2, [pc, #12]	@ (80025f4 <HAL_DBGMCU_EnableDBGSleepMode+0x18>)
 80025e6:	f043 0301 	orr.w	r3, r3, #1
 80025ea:	6053      	str	r3, [r2, #4]
}
 80025ec:	bf00      	nop
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bc80      	pop	{r7}
 80025f2:	4770      	bx	lr
 80025f4:	e0042000 	.word	0xe0042000

080025f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b086      	sub	sp, #24
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002600:	2300      	movs	r3, #0
 8002602:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002604:	2300      	movs	r3, #0
 8002606:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002608:	2300      	movs	r3, #0
 800260a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800260c:	2300      	movs	r3, #0
 800260e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d101      	bne.n	800261a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e0be      	b.n	8002798 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002624:	2b00      	cmp	r3, #0
 8002626:	d109      	bne.n	800263c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	2200      	movs	r2, #0
 800262c:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002636:	6878      	ldr	r0, [r7, #4]
 8002638:	f7fe ffcc 	bl	80015d4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f000 fbf1 	bl	8002e24 <ADC_ConversionStop_Disable>
 8002642:	4603      	mov	r3, r0
 8002644:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800264a:	f003 0310 	and.w	r3, r3, #16
 800264e:	2b00      	cmp	r3, #0
 8002650:	f040 8099 	bne.w	8002786 <HAL_ADC_Init+0x18e>
 8002654:	7dfb      	ldrb	r3, [r7, #23]
 8002656:	2b00      	cmp	r3, #0
 8002658:	f040 8095 	bne.w	8002786 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002660:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002664:	f023 0302 	bic.w	r3, r3, #2
 8002668:	f043 0202 	orr.w	r2, r3, #2
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002678:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	7b1b      	ldrb	r3, [r3, #12]
 800267e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002680:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002682:	68ba      	ldr	r2, [r7, #8]
 8002684:	4313      	orrs	r3, r2
 8002686:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002690:	d003      	beq.n	800269a <HAL_ADC_Init+0xa2>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	2b01      	cmp	r3, #1
 8002698:	d102      	bne.n	80026a0 <HAL_ADC_Init+0xa8>
 800269a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800269e:	e000      	b.n	80026a2 <HAL_ADC_Init+0xaa>
 80026a0:	2300      	movs	r3, #0
 80026a2:	693a      	ldr	r2, [r7, #16]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	7d1b      	ldrb	r3, [r3, #20]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d119      	bne.n	80026e4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	7b1b      	ldrb	r3, [r3, #12]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d109      	bne.n	80026cc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	699b      	ldr	r3, [r3, #24]
 80026bc:	3b01      	subs	r3, #1
 80026be:	035a      	lsls	r2, r3, #13
 80026c0:	693b      	ldr	r3, [r7, #16]
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80026c8:	613b      	str	r3, [r7, #16]
 80026ca:	e00b      	b.n	80026e4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026d0:	f043 0220 	orr.w	r2, r3, #32
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026dc:	f043 0201 	orr.w	r2, r3, #1
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	430a      	orrs	r2, r1
 80026f6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	4b28      	ldr	r3, [pc, #160]	@ (80027a0 <HAL_ADC_Init+0x1a8>)
 8002700:	4013      	ands	r3, r2
 8002702:	687a      	ldr	r2, [r7, #4]
 8002704:	6812      	ldr	r2, [r2, #0]
 8002706:	68b9      	ldr	r1, [r7, #8]
 8002708:	430b      	orrs	r3, r1
 800270a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002714:	d003      	beq.n	800271e <HAL_ADC_Init+0x126>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	689b      	ldr	r3, [r3, #8]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d104      	bne.n	8002728 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	3b01      	subs	r3, #1
 8002724:	051b      	lsls	r3, r3, #20
 8002726:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800272e:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	430a      	orrs	r2, r1
 800273a:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	689a      	ldr	r2, [r3, #8]
 8002742:	4b18      	ldr	r3, [pc, #96]	@ (80027a4 <HAL_ADC_Init+0x1ac>)
 8002744:	4013      	ands	r3, r2
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	429a      	cmp	r2, r3
 800274a:	d10b      	bne.n	8002764 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002756:	f023 0303 	bic.w	r3, r3, #3
 800275a:	f043 0201 	orr.w	r2, r3, #1
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002762:	e018      	b.n	8002796 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002768:	f023 0312 	bic.w	r3, r3, #18
 800276c:	f043 0210 	orr.w	r2, r3, #16
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002778:	f043 0201 	orr.w	r2, r3, #1
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002780:	2301      	movs	r3, #1
 8002782:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002784:	e007      	b.n	8002796 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800278a:	f043 0210 	orr.w	r2, r3, #16
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002796:	7dfb      	ldrb	r3, [r7, #23]
}
 8002798:	4618      	mov	r0, r3
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	ffe1f7fd 	.word	0xffe1f7fd
 80027a4:	ff1f0efe 	.word	0xff1f0efe

080027a8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b084      	sub	sp, #16
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027b0:	2300      	movs	r3, #0
 80027b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d101      	bne.n	80027c2 <HAL_ADC_Start+0x1a>
 80027be:	2302      	movs	r3, #2
 80027c0:	e098      	b.n	80028f4 <HAL_ADC_Start+0x14c>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 fad0 	bl	8002d70 <ADC_Enable>
 80027d0:	4603      	mov	r3, r0
 80027d2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80027d4:	7bfb      	ldrb	r3, [r7, #15]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	f040 8087 	bne.w	80028ea <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80027e4:	f023 0301 	bic.w	r3, r3, #1
 80027e8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	4a41      	ldr	r2, [pc, #260]	@ (80028fc <HAL_ADC_Start+0x154>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d105      	bne.n	8002806 <HAL_ADC_Start+0x5e>
 80027fa:	4b41      	ldr	r3, [pc, #260]	@ (8002900 <HAL_ADC_Start+0x158>)
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d115      	bne.n	8002832 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800280a:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800281c:	2b00      	cmp	r3, #0
 800281e:	d026      	beq.n	800286e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002824:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002828:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002830:	e01d      	b.n	800286e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002836:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a2f      	ldr	r2, [pc, #188]	@ (8002900 <HAL_ADC_Start+0x158>)
 8002844:	4293      	cmp	r3, r2
 8002846:	d004      	beq.n	8002852 <HAL_ADC_Start+0xaa>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	4a2b      	ldr	r2, [pc, #172]	@ (80028fc <HAL_ADC_Start+0x154>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d10d      	bne.n	800286e <HAL_ADC_Start+0xc6>
 8002852:	4b2b      	ldr	r3, [pc, #172]	@ (8002900 <HAL_ADC_Start+0x158>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800285a:	2b00      	cmp	r3, #0
 800285c:	d007      	beq.n	800286e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002862:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002866:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002872:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d006      	beq.n	8002888 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800287e:	f023 0206 	bic.w	r2, r3, #6
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002886:	e002      	b.n	800288e <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2200      	movs	r2, #0
 800288c:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f06f 0202 	mvn.w	r2, #2
 800289e:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	689b      	ldr	r3, [r3, #8]
 80028a6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80028aa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80028ae:	d113      	bne.n	80028d8 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028b4:	4a11      	ldr	r2, [pc, #68]	@ (80028fc <HAL_ADC_Start+0x154>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d105      	bne.n	80028c6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80028ba:	4b11      	ldr	r3, [pc, #68]	@ (8002900 <HAL_ADC_Start+0x158>)
 80028bc:	685b      	ldr	r3, [r3, #4]
 80028be:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d108      	bne.n	80028d8 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689a      	ldr	r2, [r3, #8]
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80028d4:	609a      	str	r2, [r3, #8]
 80028d6:	e00c      	b.n	80028f2 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689a      	ldr	r2, [r3, #8]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	e003      	b.n	80028f2 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2200      	movs	r2, #0
 80028ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}
 80028fc:	40012800 	.word	0x40012800
 8002900:	40012400 	.word	0x40012400

08002904 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b084      	sub	sp, #16
 8002908:	af00      	add	r7, sp, #0
 800290a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800290c:	2300      	movs	r3, #0
 800290e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002916:	2b01      	cmp	r3, #1
 8002918:	d101      	bne.n	800291e <HAL_ADC_Stop+0x1a>
 800291a:	2302      	movs	r3, #2
 800291c:	e01a      	b.n	8002954 <HAL_ADC_Stop+0x50>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fa7c 	bl	8002e24 <ADC_ConversionStop_Disable>
 800292c:	4603      	mov	r3, r0
 800292e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800293e:	f023 0301 	bic.w	r3, r3, #1
 8002942:	f043 0201 	orr.w	r2, r3, #1
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002952:	7bfb      	ldrb	r3, [r7, #15]
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b087      	sub	sp, #28
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002966:	2300      	movs	r3, #0
 8002968:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800296a:	2300      	movs	r3, #0
 800296c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800296e:	2300      	movs	r3, #0
 8002970:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002972:	f7ff fe05 	bl	8002580 <HAL_GetTick>
 8002976:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002982:	2b00      	cmp	r3, #0
 8002984:	d00b      	beq.n	800299e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800298a:	f043 0220 	orr.w	r2, r3, #32
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
 800299c:	e0d3      	b.n	8002b46 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685b      	ldr	r3, [r3, #4]
 80029a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d131      	bne.n	8002a10 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029b2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d12a      	bne.n	8002a10 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029ba:	e021      	b.n	8002a00 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029c2:	d01d      	beq.n	8002a00 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d007      	beq.n	80029da <HAL_ADC_PollForConversion+0x7e>
 80029ca:	f7ff fdd9 	bl	8002580 <HAL_GetTick>
 80029ce:	4602      	mov	r2, r0
 80029d0:	697b      	ldr	r3, [r7, #20]
 80029d2:	1ad3      	subs	r3, r2, r3
 80029d4:	683a      	ldr	r2, [r7, #0]
 80029d6:	429a      	cmp	r2, r3
 80029d8:	d212      	bcs.n	8002a00 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f003 0302 	and.w	r3, r3, #2
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d10b      	bne.n	8002a00 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029ec:	f043 0204 	orr.w	r2, r3, #4
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80029fc:	2303      	movs	r3, #3
 80029fe:	e0a2      	b.n	8002b46 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f003 0302 	and.w	r3, r3, #2
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d0d6      	beq.n	80029bc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002a0e:	e070      	b.n	8002af2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002a10:	4b4f      	ldr	r3, [pc, #316]	@ (8002b50 <HAL_ADC_PollForConversion+0x1f4>)
 8002a12:	681c      	ldr	r4, [r3, #0]
 8002a14:	2002      	movs	r0, #2
 8002a16:	f002 fad1 	bl	8004fbc <HAL_RCCEx_GetPeriphCLKFreq>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	6919      	ldr	r1, [r3, #16]
 8002a26:	4b4b      	ldr	r3, [pc, #300]	@ (8002b54 <HAL_ADC_PollForConversion+0x1f8>)
 8002a28:	400b      	ands	r3, r1
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d118      	bne.n	8002a60 <HAL_ADC_PollForConversion+0x104>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68d9      	ldr	r1, [r3, #12]
 8002a34:	4b48      	ldr	r3, [pc, #288]	@ (8002b58 <HAL_ADC_PollForConversion+0x1fc>)
 8002a36:	400b      	ands	r3, r1
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d111      	bne.n	8002a60 <HAL_ADC_PollForConversion+0x104>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	6919      	ldr	r1, [r3, #16]
 8002a42:	4b46      	ldr	r3, [pc, #280]	@ (8002b5c <HAL_ADC_PollForConversion+0x200>)
 8002a44:	400b      	ands	r3, r1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d108      	bne.n	8002a5c <HAL_ADC_PollForConversion+0x100>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	68d9      	ldr	r1, [r3, #12]
 8002a50:	4b43      	ldr	r3, [pc, #268]	@ (8002b60 <HAL_ADC_PollForConversion+0x204>)
 8002a52:	400b      	ands	r3, r1
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d101      	bne.n	8002a5c <HAL_ADC_PollForConversion+0x100>
 8002a58:	2314      	movs	r3, #20
 8002a5a:	e020      	b.n	8002a9e <HAL_ADC_PollForConversion+0x142>
 8002a5c:	2329      	movs	r3, #41	@ 0x29
 8002a5e:	e01e      	b.n	8002a9e <HAL_ADC_PollForConversion+0x142>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	6919      	ldr	r1, [r3, #16]
 8002a66:	4b3d      	ldr	r3, [pc, #244]	@ (8002b5c <HAL_ADC_PollForConversion+0x200>)
 8002a68:	400b      	ands	r3, r1
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d106      	bne.n	8002a7c <HAL_ADC_PollForConversion+0x120>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	68d9      	ldr	r1, [r3, #12]
 8002a74:	4b3a      	ldr	r3, [pc, #232]	@ (8002b60 <HAL_ADC_PollForConversion+0x204>)
 8002a76:	400b      	ands	r3, r1
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d00d      	beq.n	8002a98 <HAL_ADC_PollForConversion+0x13c>
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	6919      	ldr	r1, [r3, #16]
 8002a82:	4b38      	ldr	r3, [pc, #224]	@ (8002b64 <HAL_ADC_PollForConversion+0x208>)
 8002a84:	400b      	ands	r3, r1
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d108      	bne.n	8002a9c <HAL_ADC_PollForConversion+0x140>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	68d9      	ldr	r1, [r3, #12]
 8002a90:	4b34      	ldr	r3, [pc, #208]	@ (8002b64 <HAL_ADC_PollForConversion+0x208>)
 8002a92:	400b      	ands	r3, r1
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_ADC_PollForConversion+0x140>
 8002a98:	2354      	movs	r3, #84	@ 0x54
 8002a9a:	e000      	b.n	8002a9e <HAL_ADC_PollForConversion+0x142>
 8002a9c:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002a9e:	fb02 f303 	mul.w	r3, r2, r3
 8002aa2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aa4:	e021      	b.n	8002aea <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002aa6:	683b      	ldr	r3, [r7, #0]
 8002aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aac:	d01a      	beq.n	8002ae4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d007      	beq.n	8002ac4 <HAL_ADC_PollForConversion+0x168>
 8002ab4:	f7ff fd64 	bl	8002580 <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	683a      	ldr	r2, [r7, #0]
 8002ac0:	429a      	cmp	r2, r3
 8002ac2:	d20f      	bcs.n	8002ae4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d90b      	bls.n	8002ae4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ad0:	f043 0204 	orr.w	r2, r3, #4
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2200      	movs	r2, #0
 8002adc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002ae0:	2303      	movs	r3, #3
 8002ae2:	e030      	b.n	8002b46 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	429a      	cmp	r2, r3
 8002af0:	d8d9      	bhi.n	8002aa6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f06f 0212 	mvn.w	r2, #18
 8002afa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b00:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b12:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b16:	d115      	bne.n	8002b44 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d111      	bne.n	8002b44 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b30:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d105      	bne.n	8002b44 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b3c:	f043 0201 	orr.w	r2, r3, #1
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	371c      	adds	r7, #28
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd90      	pop	{r4, r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	20000008 	.word	0x20000008
 8002b54:	24924924 	.word	0x24924924
 8002b58:	00924924 	.word	0x00924924
 8002b5c:	12492492 	.word	0x12492492
 8002b60:	00492492 	.word	0x00492492
 8002b64:	00249249 	.word	0x00249249

08002b68 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	370c      	adds	r7, #12
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bc80      	pop	{r7}
 8002b7e:	4770      	bx	lr

08002b80 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002b80:	b480      	push	{r7}
 8002b82:	b085      	sub	sp, #20
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b98:	2b01      	cmp	r3, #1
 8002b9a:	d101      	bne.n	8002ba0 <HAL_ADC_ConfigChannel+0x20>
 8002b9c:	2302      	movs	r3, #2
 8002b9e:	e0dc      	b.n	8002d5a <HAL_ADC_ConfigChannel+0x1da>
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	2b06      	cmp	r3, #6
 8002bae:	d81c      	bhi.n	8002bea <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	685a      	ldr	r2, [r3, #4]
 8002bba:	4613      	mov	r3, r2
 8002bbc:	009b      	lsls	r3, r3, #2
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3b05      	subs	r3, #5
 8002bc2:	221f      	movs	r2, #31
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	4019      	ands	r1, r3
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	6818      	ldr	r0, [r3, #0]
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	685a      	ldr	r2, [r3, #4]
 8002bd4:	4613      	mov	r3, r2
 8002bd6:	009b      	lsls	r3, r3, #2
 8002bd8:	4413      	add	r3, r2
 8002bda:	3b05      	subs	r3, #5
 8002bdc:	fa00 f203 	lsl.w	r2, r0, r3
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	430a      	orrs	r2, r1
 8002be6:	635a      	str	r2, [r3, #52]	@ 0x34
 8002be8:	e03c      	b.n	8002c64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002bea:	683b      	ldr	r3, [r7, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	2b0c      	cmp	r3, #12
 8002bf0:	d81c      	bhi.n	8002c2c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002bf8:	683b      	ldr	r3, [r7, #0]
 8002bfa:	685a      	ldr	r2, [r3, #4]
 8002bfc:	4613      	mov	r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	4413      	add	r3, r2
 8002c02:	3b23      	subs	r3, #35	@ 0x23
 8002c04:	221f      	movs	r2, #31
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	4019      	ands	r1, r3
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	6818      	ldr	r0, [r3, #0]
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685a      	ldr	r2, [r3, #4]
 8002c16:	4613      	mov	r3, r2
 8002c18:	009b      	lsls	r3, r3, #2
 8002c1a:	4413      	add	r3, r2
 8002c1c:	3b23      	subs	r3, #35	@ 0x23
 8002c1e:	fa00 f203 	lsl.w	r2, r0, r3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	430a      	orrs	r2, r1
 8002c28:	631a      	str	r2, [r3, #48]	@ 0x30
 8002c2a:	e01b      	b.n	8002c64 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685a      	ldr	r2, [r3, #4]
 8002c36:	4613      	mov	r3, r2
 8002c38:	009b      	lsls	r3, r3, #2
 8002c3a:	4413      	add	r3, r2
 8002c3c:	3b41      	subs	r3, #65	@ 0x41
 8002c3e:	221f      	movs	r2, #31
 8002c40:	fa02 f303 	lsl.w	r3, r2, r3
 8002c44:	43db      	mvns	r3, r3
 8002c46:	4019      	ands	r1, r3
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	6818      	ldr	r0, [r3, #0]
 8002c4c:	683b      	ldr	r3, [r7, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	4613      	mov	r3, r2
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	4413      	add	r3, r2
 8002c56:	3b41      	subs	r3, #65	@ 0x41
 8002c58:	fa00 f203 	lsl.w	r2, r0, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002c64:	683b      	ldr	r3, [r7, #0]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2b09      	cmp	r3, #9
 8002c6a:	d91c      	bls.n	8002ca6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68d9      	ldr	r1, [r3, #12]
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	681a      	ldr	r2, [r3, #0]
 8002c76:	4613      	mov	r3, r2
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	4413      	add	r3, r2
 8002c7c:	3b1e      	subs	r3, #30
 8002c7e:	2207      	movs	r2, #7
 8002c80:	fa02 f303 	lsl.w	r3, r2, r3
 8002c84:	43db      	mvns	r3, r3
 8002c86:	4019      	ands	r1, r3
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	6898      	ldr	r0, [r3, #8]
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	4613      	mov	r3, r2
 8002c92:	005b      	lsls	r3, r3, #1
 8002c94:	4413      	add	r3, r2
 8002c96:	3b1e      	subs	r3, #30
 8002c98:	fa00 f203 	lsl.w	r2, r0, r3
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	60da      	str	r2, [r3, #12]
 8002ca4:	e019      	b.n	8002cda <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	6919      	ldr	r1, [r3, #16]
 8002cac:	683b      	ldr	r3, [r7, #0]
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	005b      	lsls	r3, r3, #1
 8002cb4:	4413      	add	r3, r2
 8002cb6:	2207      	movs	r2, #7
 8002cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	4019      	ands	r1, r3
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	6898      	ldr	r0, [r3, #8]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	4613      	mov	r3, r2
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	4413      	add	r3, r2
 8002cce:	fa00 f203 	lsl.w	r2, r0, r3
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	430a      	orrs	r2, r1
 8002cd8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	2b10      	cmp	r3, #16
 8002ce0:	d003      	beq.n	8002cea <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ce6:	2b11      	cmp	r3, #17
 8002ce8:	d132      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4a1d      	ldr	r2, [pc, #116]	@ (8002d64 <HAL_ADC_ConfigChannel+0x1e4>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d125      	bne.n	8002d40 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d126      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002d10:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2b10      	cmp	r3, #16
 8002d18:	d11a      	bne.n	8002d50 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002d1a:	4b13      	ldr	r3, [pc, #76]	@ (8002d68 <HAL_ADC_ConfigChannel+0x1e8>)
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	4a13      	ldr	r2, [pc, #76]	@ (8002d6c <HAL_ADC_ConfigChannel+0x1ec>)
 8002d20:	fba2 2303 	umull	r2, r3, r2, r3
 8002d24:	0c9a      	lsrs	r2, r3, #18
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	005b      	lsls	r3, r3, #1
 8002d2e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d30:	e002      	b.n	8002d38 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002d32:	68bb      	ldr	r3, [r7, #8]
 8002d34:	3b01      	subs	r3, #1
 8002d36:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002d38:	68bb      	ldr	r3, [r7, #8]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f9      	bne.n	8002d32 <HAL_ADC_ConfigChannel+0x1b2>
 8002d3e:	e007      	b.n	8002d50 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d44:	f043 0220 	orr.w	r2, r3, #32
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2200      	movs	r2, #0
 8002d54:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002d58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3714      	adds	r7, #20
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bc80      	pop	{r7}
 8002d62:	4770      	bx	lr
 8002d64:	40012400 	.word	0x40012400
 8002d68:	20000008 	.word	0x20000008
 8002d6c:	431bde83 	.word	0x431bde83

08002d70 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d78:	2300      	movs	r3, #0
 8002d7a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	689b      	ldr	r3, [r3, #8]
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d040      	beq.n	8002e10 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	689a      	ldr	r2, [r3, #8]
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f042 0201 	orr.w	r2, r2, #1
 8002d9c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d9e:	4b1f      	ldr	r3, [pc, #124]	@ (8002e1c <ADC_Enable+0xac>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e20 <ADC_Enable+0xb0>)
 8002da4:	fba2 2303 	umull	r2, r3, r2, r3
 8002da8:	0c9b      	lsrs	r3, r3, #18
 8002daa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002dac:	e002      	b.n	8002db4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002dae:	68bb      	ldr	r3, [r7, #8]
 8002db0:	3b01      	subs	r3, #1
 8002db2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002db4:	68bb      	ldr	r3, [r7, #8]
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d1f9      	bne.n	8002dae <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dba:	f7ff fbe1 	bl	8002580 <HAL_GetTick>
 8002dbe:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002dc0:	e01f      	b.n	8002e02 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002dc2:	f7ff fbdd 	bl	8002580 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d918      	bls.n	8002e02 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	689b      	ldr	r3, [r3, #8]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b01      	cmp	r3, #1
 8002ddc:	d011      	beq.n	8002e02 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de2:	f043 0210 	orr.w	r2, r3, #16
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dee:	f043 0201 	orr.w	r2, r3, #1
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002dfe:	2301      	movs	r3, #1
 8002e00:	e007      	b.n	8002e12 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	f003 0301 	and.w	r3, r3, #1
 8002e0c:	2b01      	cmp	r3, #1
 8002e0e:	d1d8      	bne.n	8002dc2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	20000008 	.word	0x20000008
 8002e20:	431bde83 	.word	0x431bde83

08002e24 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	f003 0301 	and.w	r3, r3, #1
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	d12e      	bne.n	8002e9c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	689a      	ldr	r2, [r3, #8]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	f022 0201 	bic.w	r2, r2, #1
 8002e4c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e4e:	f7ff fb97 	bl	8002580 <HAL_GetTick>
 8002e52:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e54:	e01b      	b.n	8002e8e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e56:	f7ff fb93 	bl	8002580 <HAL_GetTick>
 8002e5a:	4602      	mov	r2, r0
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	1ad3      	subs	r3, r2, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d914      	bls.n	8002e8e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b01      	cmp	r3, #1
 8002e70:	d10d      	bne.n	8002e8e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e76:	f043 0210 	orr.w	r2, r3, #16
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e82:	f043 0201 	orr.w	r2, r3, #1
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e007      	b.n	8002e9e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	689b      	ldr	r3, [r3, #8]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b01      	cmp	r3, #1
 8002e9a:	d0dc      	beq.n	8002e56 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002e9c:	2300      	movs	r3, #0
}
 8002e9e:	4618      	mov	r0, r3
 8002ea0:	3710      	adds	r7, #16
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
	...

08002ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea8:	b480      	push	{r7}
 8002eaa:	b085      	sub	sp, #20
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002eb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ebe:	68ba      	ldr	r2, [r7, #8]
 8002ec0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ed0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002ed4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002eda:	4a04      	ldr	r2, [pc, #16]	@ (8002eec <__NVIC_SetPriorityGrouping+0x44>)
 8002edc:	68bb      	ldr	r3, [r7, #8]
 8002ede:	60d3      	str	r3, [r2, #12]
}
 8002ee0:	bf00      	nop
 8002ee2:	3714      	adds	r7, #20
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr
 8002eea:	bf00      	nop
 8002eec:	e000ed00 	.word	0xe000ed00

08002ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ef4:	4b04      	ldr	r3, [pc, #16]	@ (8002f08 <__NVIC_GetPriorityGrouping+0x18>)
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	0a1b      	lsrs	r3, r3, #8
 8002efa:	f003 0307 	and.w	r3, r3, #7
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	bc80      	pop	{r7}
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000ed00 	.word	0xe000ed00

08002f0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	db0b      	blt.n	8002f36 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	f003 021f 	and.w	r2, r3, #31
 8002f24:	4906      	ldr	r1, [pc, #24]	@ (8002f40 <__NVIC_EnableIRQ+0x34>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	095b      	lsrs	r3, r3, #5
 8002f2c:	2001      	movs	r0, #1
 8002f2e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f36:	bf00      	nop
 8002f38:	370c      	adds	r7, #12
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr
 8002f40:	e000e100 	.word	0xe000e100

08002f44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	6039      	str	r1, [r7, #0]
 8002f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	db0a      	blt.n	8002f6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	b2da      	uxtb	r2, r3
 8002f5c:	490c      	ldr	r1, [pc, #48]	@ (8002f90 <__NVIC_SetPriority+0x4c>)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	0112      	lsls	r2, r2, #4
 8002f64:	b2d2      	uxtb	r2, r2
 8002f66:	440b      	add	r3, r1
 8002f68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f6c:	e00a      	b.n	8002f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	4908      	ldr	r1, [pc, #32]	@ (8002f94 <__NVIC_SetPriority+0x50>)
 8002f74:	79fb      	ldrb	r3, [r7, #7]
 8002f76:	f003 030f 	and.w	r3, r3, #15
 8002f7a:	3b04      	subs	r3, #4
 8002f7c:	0112      	lsls	r2, r2, #4
 8002f7e:	b2d2      	uxtb	r2, r2
 8002f80:	440b      	add	r3, r1
 8002f82:	761a      	strb	r2, [r3, #24]
}
 8002f84:	bf00      	nop
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000e100 	.word	0xe000e100
 8002f94:	e000ed00 	.word	0xe000ed00

08002f98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b089      	sub	sp, #36	@ 0x24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	60f8      	str	r0, [r7, #12]
 8002fa0:	60b9      	str	r1, [r7, #8]
 8002fa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f003 0307 	and.w	r3, r3, #7
 8002faa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002fac:	69fb      	ldr	r3, [r7, #28]
 8002fae:	f1c3 0307 	rsb	r3, r3, #7
 8002fb2:	2b04      	cmp	r3, #4
 8002fb4:	bf28      	it	cs
 8002fb6:	2304      	movcs	r3, #4
 8002fb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	3304      	adds	r3, #4
 8002fbe:	2b06      	cmp	r3, #6
 8002fc0:	d902      	bls.n	8002fc8 <NVIC_EncodePriority+0x30>
 8002fc2:	69fb      	ldr	r3, [r7, #28]
 8002fc4:	3b03      	subs	r3, #3
 8002fc6:	e000      	b.n	8002fca <NVIC_EncodePriority+0x32>
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fcc:	f04f 32ff 	mov.w	r2, #4294967295
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fd6:	43da      	mvns	r2, r3
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	401a      	ands	r2, r3
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fe0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fe4:	697b      	ldr	r3, [r7, #20]
 8002fe6:	fa01 f303 	lsl.w	r3, r1, r3
 8002fea:	43d9      	mvns	r1, r3
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ff0:	4313      	orrs	r3, r2
         );
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	3724      	adds	r7, #36	@ 0x24
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	bc80      	pop	{r7}
 8002ffa:	4770      	bx	lr

08002ffc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	3b01      	subs	r3, #1
 8003008:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800300c:	d301      	bcc.n	8003012 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800300e:	2301      	movs	r3, #1
 8003010:	e00f      	b.n	8003032 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003012:	4a0a      	ldr	r2, [pc, #40]	@ (800303c <SysTick_Config+0x40>)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	3b01      	subs	r3, #1
 8003018:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800301a:	210f      	movs	r1, #15
 800301c:	f04f 30ff 	mov.w	r0, #4294967295
 8003020:	f7ff ff90 	bl	8002f44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003024:	4b05      	ldr	r3, [pc, #20]	@ (800303c <SysTick_Config+0x40>)
 8003026:	2200      	movs	r2, #0
 8003028:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800302a:	4b04      	ldr	r3, [pc, #16]	@ (800303c <SysTick_Config+0x40>)
 800302c:	2207      	movs	r2, #7
 800302e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	e000e010 	.word	0xe000e010

08003040 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff ff2d 	bl	8002ea8 <__NVIC_SetPriorityGrouping>
}
 800304e:	bf00      	nop
 8003050:	3708      	adds	r7, #8
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}

08003056 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003056:	b580      	push	{r7, lr}
 8003058:	b086      	sub	sp, #24
 800305a:	af00      	add	r7, sp, #0
 800305c:	4603      	mov	r3, r0
 800305e:	60b9      	str	r1, [r7, #8]
 8003060:	607a      	str	r2, [r7, #4]
 8003062:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003064:	2300      	movs	r3, #0
 8003066:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003068:	f7ff ff42 	bl	8002ef0 <__NVIC_GetPriorityGrouping>
 800306c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800306e:	687a      	ldr	r2, [r7, #4]
 8003070:	68b9      	ldr	r1, [r7, #8]
 8003072:	6978      	ldr	r0, [r7, #20]
 8003074:	f7ff ff90 	bl	8002f98 <NVIC_EncodePriority>
 8003078:	4602      	mov	r2, r0
 800307a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800307e:	4611      	mov	r1, r2
 8003080:	4618      	mov	r0, r3
 8003082:	f7ff ff5f 	bl	8002f44 <__NVIC_SetPriority>
}
 8003086:	bf00      	nop
 8003088:	3718      	adds	r7, #24
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}

0800308e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800308e:	b580      	push	{r7, lr}
 8003090:	b082      	sub	sp, #8
 8003092:	af00      	add	r7, sp, #0
 8003094:	4603      	mov	r3, r0
 8003096:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003098:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800309c:	4618      	mov	r0, r3
 800309e:	f7ff ff35 	bl	8002f0c <__NVIC_EnableIRQ>
}
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b082      	sub	sp, #8
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030b2:	6878      	ldr	r0, [r7, #4]
 80030b4:	f7ff ffa2 	bl	8002ffc <SysTick_Config>
 80030b8:	4603      	mov	r3, r0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030c2:	b480      	push	{r7}
 80030c4:	b085      	sub	sp, #20
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80030ca:	2300      	movs	r3, #0
 80030cc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80030d4:	b2db      	uxtb	r3, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d008      	beq.n	80030ec <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2204      	movs	r2, #4
 80030de:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2200      	movs	r2, #0
 80030e4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	e020      	b.n	800312e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f022 020e 	bic.w	r2, r2, #14
 80030fa:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003114:	2101      	movs	r1, #1
 8003116:	fa01 f202 	lsl.w	r2, r1, r2
 800311a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2201      	movs	r2, #1
 8003120:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800312c:	7bfb      	ldrb	r3, [r7, #15]
}
 800312e:	4618      	mov	r0, r3
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr

08003138 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003140:	2300      	movs	r3, #0
 8003142:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800314a:	b2db      	uxtb	r3, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d005      	beq.n	800315c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	2204      	movs	r2, #4
 8003154:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	73fb      	strb	r3, [r7, #15]
 800315a:	e051      	b.n	8003200 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	681a      	ldr	r2, [r3, #0]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f022 020e 	bic.w	r2, r2, #14
 800316a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f022 0201 	bic.w	r2, r2, #1
 800317a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a22      	ldr	r2, [pc, #136]	@ (800320c <HAL_DMA_Abort_IT+0xd4>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d029      	beq.n	80031da <HAL_DMA_Abort_IT+0xa2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a21      	ldr	r2, [pc, #132]	@ (8003210 <HAL_DMA_Abort_IT+0xd8>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d022      	beq.n	80031d6 <HAL_DMA_Abort_IT+0x9e>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	4a1f      	ldr	r2, [pc, #124]	@ (8003214 <HAL_DMA_Abort_IT+0xdc>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d01a      	beq.n	80031d0 <HAL_DMA_Abort_IT+0x98>
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a1e      	ldr	r2, [pc, #120]	@ (8003218 <HAL_DMA_Abort_IT+0xe0>)
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d012      	beq.n	80031ca <HAL_DMA_Abort_IT+0x92>
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a1c      	ldr	r2, [pc, #112]	@ (800321c <HAL_DMA_Abort_IT+0xe4>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d00a      	beq.n	80031c4 <HAL_DMA_Abort_IT+0x8c>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003220 <HAL_DMA_Abort_IT+0xe8>)
 80031b4:	4293      	cmp	r3, r2
 80031b6:	d102      	bne.n	80031be <HAL_DMA_Abort_IT+0x86>
 80031b8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80031bc:	e00e      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80031c2:	e00b      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031c4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80031c8:	e008      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80031ce:	e005      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031d4:	e002      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031d6:	2310      	movs	r3, #16
 80031d8:	e000      	b.n	80031dc <HAL_DMA_Abort_IT+0xa4>
 80031da:	2301      	movs	r3, #1
 80031dc:	4a11      	ldr	r2, [pc, #68]	@ (8003224 <HAL_DMA_Abort_IT+0xec>)
 80031de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d003      	beq.n	8003200 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80031fc:	6878      	ldr	r0, [r7, #4]
 80031fe:	4798      	blx	r3
    } 
  }
  return status;
 8003200:	7bfb      	ldrb	r3, [r7, #15]
}
 8003202:	4618      	mov	r0, r3
 8003204:	3710      	adds	r7, #16
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40020008 	.word	0x40020008
 8003210:	4002001c 	.word	0x4002001c
 8003214:	40020030 	.word	0x40020030
 8003218:	40020044 	.word	0x40020044
 800321c:	40020058 	.word	0x40020058
 8003220:	4002006c 	.word	0x4002006c
 8003224:	40020000 	.word	0x40020000

08003228 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003228:	b480      	push	{r7}
 800322a:	b08b      	sub	sp, #44	@ 0x2c
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003232:	2300      	movs	r3, #0
 8003234:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003236:	2300      	movs	r3, #0
 8003238:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800323a:	e169      	b.n	8003510 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800323c:	2201      	movs	r2, #1
 800323e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003240:	fa02 f303 	lsl.w	r3, r2, r3
 8003244:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003246:	683b      	ldr	r3, [r7, #0]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	69fa      	ldr	r2, [r7, #28]
 800324c:	4013      	ands	r3, r2
 800324e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003250:	69ba      	ldr	r2, [r7, #24]
 8003252:	69fb      	ldr	r3, [r7, #28]
 8003254:	429a      	cmp	r2, r3
 8003256:	f040 8158 	bne.w	800350a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	4a9a      	ldr	r2, [pc, #616]	@ (80034c8 <HAL_GPIO_Init+0x2a0>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d05e      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
 8003264:	4a98      	ldr	r2, [pc, #608]	@ (80034c8 <HAL_GPIO_Init+0x2a0>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d875      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 800326a:	4a98      	ldr	r2, [pc, #608]	@ (80034cc <HAL_GPIO_Init+0x2a4>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d058      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
 8003270:	4a96      	ldr	r2, [pc, #600]	@ (80034cc <HAL_GPIO_Init+0x2a4>)
 8003272:	4293      	cmp	r3, r2
 8003274:	d86f      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 8003276:	4a96      	ldr	r2, [pc, #600]	@ (80034d0 <HAL_GPIO_Init+0x2a8>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d052      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
 800327c:	4a94      	ldr	r2, [pc, #592]	@ (80034d0 <HAL_GPIO_Init+0x2a8>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d869      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 8003282:	4a94      	ldr	r2, [pc, #592]	@ (80034d4 <HAL_GPIO_Init+0x2ac>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d04c      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
 8003288:	4a92      	ldr	r2, [pc, #584]	@ (80034d4 <HAL_GPIO_Init+0x2ac>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d863      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 800328e:	4a92      	ldr	r2, [pc, #584]	@ (80034d8 <HAL_GPIO_Init+0x2b0>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d046      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
 8003294:	4a90      	ldr	r2, [pc, #576]	@ (80034d8 <HAL_GPIO_Init+0x2b0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d85d      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 800329a:	2b12      	cmp	r3, #18
 800329c:	d82a      	bhi.n	80032f4 <HAL_GPIO_Init+0xcc>
 800329e:	2b12      	cmp	r3, #18
 80032a0:	d859      	bhi.n	8003356 <HAL_GPIO_Init+0x12e>
 80032a2:	a201      	add	r2, pc, #4	@ (adr r2, 80032a8 <HAL_GPIO_Init+0x80>)
 80032a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032a8:	08003323 	.word	0x08003323
 80032ac:	080032fd 	.word	0x080032fd
 80032b0:	0800330f 	.word	0x0800330f
 80032b4:	08003351 	.word	0x08003351
 80032b8:	08003357 	.word	0x08003357
 80032bc:	08003357 	.word	0x08003357
 80032c0:	08003357 	.word	0x08003357
 80032c4:	08003357 	.word	0x08003357
 80032c8:	08003357 	.word	0x08003357
 80032cc:	08003357 	.word	0x08003357
 80032d0:	08003357 	.word	0x08003357
 80032d4:	08003357 	.word	0x08003357
 80032d8:	08003357 	.word	0x08003357
 80032dc:	08003357 	.word	0x08003357
 80032e0:	08003357 	.word	0x08003357
 80032e4:	08003357 	.word	0x08003357
 80032e8:	08003357 	.word	0x08003357
 80032ec:	08003305 	.word	0x08003305
 80032f0:	08003319 	.word	0x08003319
 80032f4:	4a79      	ldr	r2, [pc, #484]	@ (80034dc <HAL_GPIO_Init+0x2b4>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d013      	beq.n	8003322 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80032fa:	e02c      	b.n	8003356 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	68db      	ldr	r3, [r3, #12]
 8003300:	623b      	str	r3, [r7, #32]
          break;
 8003302:	e029      	b.n	8003358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	68db      	ldr	r3, [r3, #12]
 8003308:	3304      	adds	r3, #4
 800330a:	623b      	str	r3, [r7, #32]
          break;
 800330c:	e024      	b.n	8003358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	68db      	ldr	r3, [r3, #12]
 8003312:	3308      	adds	r3, #8
 8003314:	623b      	str	r3, [r7, #32]
          break;
 8003316:	e01f      	b.n	8003358 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	330c      	adds	r3, #12
 800331e:	623b      	str	r3, [r7, #32]
          break;
 8003320:	e01a      	b.n	8003358 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d102      	bne.n	8003330 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800332a:	2304      	movs	r3, #4
 800332c:	623b      	str	r3, [r7, #32]
          break;
 800332e:	e013      	b.n	8003358 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689b      	ldr	r3, [r3, #8]
 8003334:	2b01      	cmp	r3, #1
 8003336:	d105      	bne.n	8003344 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003338:	2308      	movs	r3, #8
 800333a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	69fa      	ldr	r2, [r7, #28]
 8003340:	611a      	str	r2, [r3, #16]
          break;
 8003342:	e009      	b.n	8003358 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003344:	2308      	movs	r3, #8
 8003346:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	69fa      	ldr	r2, [r7, #28]
 800334c:	615a      	str	r2, [r3, #20]
          break;
 800334e:	e003      	b.n	8003358 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003350:	2300      	movs	r3, #0
 8003352:	623b      	str	r3, [r7, #32]
          break;
 8003354:	e000      	b.n	8003358 <HAL_GPIO_Init+0x130>
          break;
 8003356:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003358:	69bb      	ldr	r3, [r7, #24]
 800335a:	2bff      	cmp	r3, #255	@ 0xff
 800335c:	d801      	bhi.n	8003362 <HAL_GPIO_Init+0x13a>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	e001      	b.n	8003366 <HAL_GPIO_Init+0x13e>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	3304      	adds	r3, #4
 8003366:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003368:	69bb      	ldr	r3, [r7, #24]
 800336a:	2bff      	cmp	r3, #255	@ 0xff
 800336c:	d802      	bhi.n	8003374 <HAL_GPIO_Init+0x14c>
 800336e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	e002      	b.n	800337a <HAL_GPIO_Init+0x152>
 8003374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003376:	3b08      	subs	r3, #8
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	210f      	movs	r1, #15
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	401a      	ands	r2, r3
 800338c:	6a39      	ldr	r1, [r7, #32]
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	fa01 f303 	lsl.w	r3, r1, r3
 8003394:	431a      	orrs	r2, r3
 8003396:	697b      	ldr	r3, [r7, #20]
 8003398:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	f000 80b1 	beq.w	800350a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80033a8:	4b4d      	ldr	r3, [pc, #308]	@ (80034e0 <HAL_GPIO_Init+0x2b8>)
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	4a4c      	ldr	r2, [pc, #304]	@ (80034e0 <HAL_GPIO_Init+0x2b8>)
 80033ae:	f043 0301 	orr.w	r3, r3, #1
 80033b2:	6193      	str	r3, [r2, #24]
 80033b4:	4b4a      	ldr	r3, [pc, #296]	@ (80034e0 <HAL_GPIO_Init+0x2b8>)
 80033b6:	699b      	ldr	r3, [r3, #24]
 80033b8:	f003 0301 	and.w	r3, r3, #1
 80033bc:	60bb      	str	r3, [r7, #8]
 80033be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80033c0:	4a48      	ldr	r2, [pc, #288]	@ (80034e4 <HAL_GPIO_Init+0x2bc>)
 80033c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c4:	089b      	lsrs	r3, r3, #2
 80033c6:	3302      	adds	r3, #2
 80033c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	f003 0303 	and.w	r3, r3, #3
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	220f      	movs	r2, #15
 80033d8:	fa02 f303 	lsl.w	r3, r2, r3
 80033dc:	43db      	mvns	r3, r3
 80033de:	68fa      	ldr	r2, [r7, #12]
 80033e0:	4013      	ands	r3, r2
 80033e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	4a40      	ldr	r2, [pc, #256]	@ (80034e8 <HAL_GPIO_Init+0x2c0>)
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d013      	beq.n	8003414 <HAL_GPIO_Init+0x1ec>
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	4a3f      	ldr	r2, [pc, #252]	@ (80034ec <HAL_GPIO_Init+0x2c4>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d00d      	beq.n	8003410 <HAL_GPIO_Init+0x1e8>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	4a3e      	ldr	r2, [pc, #248]	@ (80034f0 <HAL_GPIO_Init+0x2c8>)
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d007      	beq.n	800340c <HAL_GPIO_Init+0x1e4>
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	4a3d      	ldr	r2, [pc, #244]	@ (80034f4 <HAL_GPIO_Init+0x2cc>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d101      	bne.n	8003408 <HAL_GPIO_Init+0x1e0>
 8003404:	2303      	movs	r3, #3
 8003406:	e006      	b.n	8003416 <HAL_GPIO_Init+0x1ee>
 8003408:	2304      	movs	r3, #4
 800340a:	e004      	b.n	8003416 <HAL_GPIO_Init+0x1ee>
 800340c:	2302      	movs	r3, #2
 800340e:	e002      	b.n	8003416 <HAL_GPIO_Init+0x1ee>
 8003410:	2301      	movs	r3, #1
 8003412:	e000      	b.n	8003416 <HAL_GPIO_Init+0x1ee>
 8003414:	2300      	movs	r3, #0
 8003416:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003418:	f002 0203 	and.w	r2, r2, #3
 800341c:	0092      	lsls	r2, r2, #2
 800341e:	4093      	lsls	r3, r2
 8003420:	68fa      	ldr	r2, [r7, #12]
 8003422:	4313      	orrs	r3, r2
 8003424:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003426:	492f      	ldr	r1, [pc, #188]	@ (80034e4 <HAL_GPIO_Init+0x2bc>)
 8003428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800342a:	089b      	lsrs	r3, r3, #2
 800342c:	3302      	adds	r3, #2
 800342e:	68fa      	ldr	r2, [r7, #12]
 8003430:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003434:	683b      	ldr	r3, [r7, #0]
 8003436:	685b      	ldr	r3, [r3, #4]
 8003438:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800343c:	2b00      	cmp	r3, #0
 800343e:	d006      	beq.n	800344e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003440:	4b2d      	ldr	r3, [pc, #180]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	492c      	ldr	r1, [pc, #176]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	4313      	orrs	r3, r2
 800344a:	608b      	str	r3, [r1, #8]
 800344c:	e006      	b.n	800345c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800344e:	4b2a      	ldr	r3, [pc, #168]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003450:	689a      	ldr	r2, [r3, #8]
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	43db      	mvns	r3, r3
 8003456:	4928      	ldr	r1, [pc, #160]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003458:	4013      	ands	r3, r2
 800345a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d006      	beq.n	8003476 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003468:	4b23      	ldr	r3, [pc, #140]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 800346a:	68da      	ldr	r2, [r3, #12]
 800346c:	4922      	ldr	r1, [pc, #136]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	4313      	orrs	r3, r2
 8003472:	60cb      	str	r3, [r1, #12]
 8003474:	e006      	b.n	8003484 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003476:	4b20      	ldr	r3, [pc, #128]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	69bb      	ldr	r3, [r7, #24]
 800347c:	43db      	mvns	r3, r3
 800347e:	491e      	ldr	r1, [pc, #120]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003480:	4013      	ands	r3, r2
 8003482:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800348c:	2b00      	cmp	r3, #0
 800348e:	d006      	beq.n	800349e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003490:	4b19      	ldr	r3, [pc, #100]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003492:	685a      	ldr	r2, [r3, #4]
 8003494:	4918      	ldr	r1, [pc, #96]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 8003496:	69bb      	ldr	r3, [r7, #24]
 8003498:	4313      	orrs	r3, r2
 800349a:	604b      	str	r3, [r1, #4]
 800349c:	e006      	b.n	80034ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800349e:	4b16      	ldr	r3, [pc, #88]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 80034a0:	685a      	ldr	r2, [r3, #4]
 80034a2:	69bb      	ldr	r3, [r7, #24]
 80034a4:	43db      	mvns	r3, r3
 80034a6:	4914      	ldr	r1, [pc, #80]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 80034a8:	4013      	ands	r3, r2
 80034aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d021      	beq.n	80034fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80034b8:	4b0f      	ldr	r3, [pc, #60]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 80034ba:	681a      	ldr	r2, [r3, #0]
 80034bc:	490e      	ldr	r1, [pc, #56]	@ (80034f8 <HAL_GPIO_Init+0x2d0>)
 80034be:	69bb      	ldr	r3, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]
 80034c4:	e021      	b.n	800350a <HAL_GPIO_Init+0x2e2>
 80034c6:	bf00      	nop
 80034c8:	10320000 	.word	0x10320000
 80034cc:	10310000 	.word	0x10310000
 80034d0:	10220000 	.word	0x10220000
 80034d4:	10210000 	.word	0x10210000
 80034d8:	10120000 	.word	0x10120000
 80034dc:	10110000 	.word	0x10110000
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40010000 	.word	0x40010000
 80034e8:	40010800 	.word	0x40010800
 80034ec:	40010c00 	.word	0x40010c00
 80034f0:	40011000 	.word	0x40011000
 80034f4:	40011400 	.word	0x40011400
 80034f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80034fc:	4b0b      	ldr	r3, [pc, #44]	@ (800352c <HAL_GPIO_Init+0x304>)
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	69bb      	ldr	r3, [r7, #24]
 8003502:	43db      	mvns	r3, r3
 8003504:	4909      	ldr	r1, [pc, #36]	@ (800352c <HAL_GPIO_Init+0x304>)
 8003506:	4013      	ands	r3, r2
 8003508:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	3301      	adds	r3, #1
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681a      	ldr	r2, [r3, #0]
 8003514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003516:	fa22 f303 	lsr.w	r3, r2, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	f47f ae8e 	bne.w	800323c <HAL_GPIO_Init+0x14>
  }
}
 8003520:	bf00      	nop
 8003522:	bf00      	nop
 8003524:	372c      	adds	r7, #44	@ 0x2c
 8003526:	46bd      	mov	sp, r7
 8003528:	bc80      	pop	{r7}
 800352a:	4770      	bx	lr
 800352c:	40010400 	.word	0x40010400

08003530 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003530:	b480      	push	{r7}
 8003532:	b085      	sub	sp, #20
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
 8003538:	460b      	mov	r3, r1
 800353a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	689a      	ldr	r2, [r3, #8]
 8003540:	887b      	ldrh	r3, [r7, #2]
 8003542:	4013      	ands	r3, r2
 8003544:	2b00      	cmp	r3, #0
 8003546:	d002      	beq.n	800354e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003548:	2301      	movs	r3, #1
 800354a:	73fb      	strb	r3, [r7, #15]
 800354c:	e001      	b.n	8003552 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800354e:	2300      	movs	r3, #0
 8003550:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003552:	7bfb      	ldrb	r3, [r7, #15]
}
 8003554:	4618      	mov	r0, r3
 8003556:	3714      	adds	r7, #20
 8003558:	46bd      	mov	sp, r7
 800355a:	bc80      	pop	{r7}
 800355c:	4770      	bx	lr

0800355e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800355e:	b480      	push	{r7}
 8003560:	b083      	sub	sp, #12
 8003562:	af00      	add	r7, sp, #0
 8003564:	6078      	str	r0, [r7, #4]
 8003566:	460b      	mov	r3, r1
 8003568:	807b      	strh	r3, [r7, #2]
 800356a:	4613      	mov	r3, r2
 800356c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800356e:	787b      	ldrb	r3, [r7, #1]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d003      	beq.n	800357c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003574:	887a      	ldrh	r2, [r7, #2]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800357a:	e003      	b.n	8003584 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800357c:	887b      	ldrh	r3, [r7, #2]
 800357e:	041a      	lsls	r2, r3, #16
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	611a      	str	r2, [r3, #16]
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr
	...

08003590 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	2b00      	cmp	r3, #0
 800359c:	d101      	bne.n	80035a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
 80035a0:	e12b      	b.n	80037fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035a8:	b2db      	uxtb	r3, r3
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d106      	bne.n	80035bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7fe f8e2 	bl	8001780 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2224      	movs	r2, #36	@ 0x24
 80035c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	681a      	ldr	r2, [r3, #0]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	f022 0201 	bic.w	r2, r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80035e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80035f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80035f4:	f001 fbe6 	bl	8004dc4 <HAL_RCC_GetPCLK1Freq>
 80035f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4a81      	ldr	r2, [pc, #516]	@ (8003804 <HAL_I2C_Init+0x274>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d807      	bhi.n	8003614 <HAL_I2C_Init+0x84>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	4a80      	ldr	r2, [pc, #512]	@ (8003808 <HAL_I2C_Init+0x278>)
 8003608:	4293      	cmp	r3, r2
 800360a:	bf94      	ite	ls
 800360c:	2301      	movls	r3, #1
 800360e:	2300      	movhi	r3, #0
 8003610:	b2db      	uxtb	r3, r3
 8003612:	e006      	b.n	8003622 <HAL_I2C_Init+0x92>
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	4a7d      	ldr	r2, [pc, #500]	@ (800380c <HAL_I2C_Init+0x27c>)
 8003618:	4293      	cmp	r3, r2
 800361a:	bf94      	ite	ls
 800361c:	2301      	movls	r3, #1
 800361e:	2300      	movhi	r3, #0
 8003620:	b2db      	uxtb	r3, r3
 8003622:	2b00      	cmp	r3, #0
 8003624:	d001      	beq.n	800362a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003626:	2301      	movs	r3, #1
 8003628:	e0e7      	b.n	80037fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	4a78      	ldr	r2, [pc, #480]	@ (8003810 <HAL_I2C_Init+0x280>)
 800362e:	fba2 2303 	umull	r2, r3, r2, r3
 8003632:	0c9b      	lsrs	r3, r3, #18
 8003634:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	685b      	ldr	r3, [r3, #4]
 800363c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	430a      	orrs	r2, r1
 8003648:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6a1b      	ldr	r3, [r3, #32]
 8003650:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	685b      	ldr	r3, [r3, #4]
 8003658:	4a6a      	ldr	r2, [pc, #424]	@ (8003804 <HAL_I2C_Init+0x274>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d802      	bhi.n	8003664 <HAL_I2C_Init+0xd4>
 800365e:	68bb      	ldr	r3, [r7, #8]
 8003660:	3301      	adds	r3, #1
 8003662:	e009      	b.n	8003678 <HAL_I2C_Init+0xe8>
 8003664:	68bb      	ldr	r3, [r7, #8]
 8003666:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800366a:	fb02 f303 	mul.w	r3, r2, r3
 800366e:	4a69      	ldr	r2, [pc, #420]	@ (8003814 <HAL_I2C_Init+0x284>)
 8003670:	fba2 2303 	umull	r2, r3, r2, r3
 8003674:	099b      	lsrs	r3, r3, #6
 8003676:	3301      	adds	r3, #1
 8003678:	687a      	ldr	r2, [r7, #4]
 800367a:	6812      	ldr	r2, [r2, #0]
 800367c:	430b      	orrs	r3, r1
 800367e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	69db      	ldr	r3, [r3, #28]
 8003686:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800368a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	495c      	ldr	r1, [pc, #368]	@ (8003804 <HAL_I2C_Init+0x274>)
 8003694:	428b      	cmp	r3, r1
 8003696:	d819      	bhi.n	80036cc <HAL_I2C_Init+0x13c>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	1e59      	subs	r1, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	685b      	ldr	r3, [r3, #4]
 80036a0:	005b      	lsls	r3, r3, #1
 80036a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a6:	1c59      	adds	r1, r3, #1
 80036a8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036ac:	400b      	ands	r3, r1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00a      	beq.n	80036c8 <HAL_I2C_Init+0x138>
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	1e59      	subs	r1, r3, #1
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80036c0:	3301      	adds	r3, #1
 80036c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036c6:	e051      	b.n	800376c <HAL_I2C_Init+0x1dc>
 80036c8:	2304      	movs	r3, #4
 80036ca:	e04f      	b.n	800376c <HAL_I2C_Init+0x1dc>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	689b      	ldr	r3, [r3, #8]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d111      	bne.n	80036f8 <HAL_I2C_Init+0x168>
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	1e58      	subs	r0, r3, #1
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6859      	ldr	r1, [r3, #4]
 80036dc:	460b      	mov	r3, r1
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	440b      	add	r3, r1
 80036e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80036e6:	3301      	adds	r3, #1
 80036e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	bf0c      	ite	eq
 80036f0:	2301      	moveq	r3, #1
 80036f2:	2300      	movne	r3, #0
 80036f4:	b2db      	uxtb	r3, r3
 80036f6:	e012      	b.n	800371e <HAL_I2C_Init+0x18e>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	1e58      	subs	r0, r3, #1
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6859      	ldr	r1, [r3, #4]
 8003700:	460b      	mov	r3, r1
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	440b      	add	r3, r1
 8003706:	0099      	lsls	r1, r3, #2
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b00      	cmp	r3, #0
 8003720:	d001      	beq.n	8003726 <HAL_I2C_Init+0x196>
 8003722:	2301      	movs	r3, #1
 8003724:	e022      	b.n	800376c <HAL_I2C_Init+0x1dc>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d10e      	bne.n	800374c <HAL_I2C_Init+0x1bc>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	1e58      	subs	r0, r3, #1
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6859      	ldr	r1, [r3, #4]
 8003736:	460b      	mov	r3, r1
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	440b      	add	r3, r1
 800373c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003740:	3301      	adds	r3, #1
 8003742:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003746:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800374a:	e00f      	b.n	800376c <HAL_I2C_Init+0x1dc>
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	1e58      	subs	r0, r3, #1
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6859      	ldr	r1, [r3, #4]
 8003754:	460b      	mov	r3, r1
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	440b      	add	r3, r1
 800375a:	0099      	lsls	r1, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003762:	3301      	adds	r3, #1
 8003764:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003768:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800376c:	6879      	ldr	r1, [r7, #4]
 800376e:	6809      	ldr	r1, [r1, #0]
 8003770:	4313      	orrs	r3, r2
 8003772:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	69da      	ldr	r2, [r3, #28]
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6a1b      	ldr	r3, [r3, #32]
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	430a      	orrs	r2, r1
 800378e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800379a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800379e:	687a      	ldr	r2, [r7, #4]
 80037a0:	6911      	ldr	r1, [r2, #16]
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	68d2      	ldr	r2, [r2, #12]
 80037a6:	4311      	orrs	r1, r2
 80037a8:	687a      	ldr	r2, [r7, #4]
 80037aa:	6812      	ldr	r2, [r2, #0]
 80037ac:	430b      	orrs	r3, r1
 80037ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	68db      	ldr	r3, [r3, #12]
 80037b6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	695a      	ldr	r2, [r3, #20]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	699b      	ldr	r3, [r3, #24]
 80037c2:	431a      	orrs	r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2220      	movs	r2, #32
 80037e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	000186a0 	.word	0x000186a0
 8003808:	001e847f 	.word	0x001e847f
 800380c:	003d08ff 	.word	0x003d08ff
 8003810:	431bde83 	.word	0x431bde83
 8003814:	10624dd3 	.word	0x10624dd3

08003818 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	b088      	sub	sp, #32
 800381c:	af02      	add	r7, sp, #8
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	607a      	str	r2, [r7, #4]
 8003822:	461a      	mov	r2, r3
 8003824:	460b      	mov	r3, r1
 8003826:	817b      	strh	r3, [r7, #10]
 8003828:	4613      	mov	r3, r2
 800382a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800382c:	f7fe fea8 	bl	8002580 <HAL_GetTick>
 8003830:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003838:	b2db      	uxtb	r3, r3
 800383a:	2b20      	cmp	r3, #32
 800383c:	f040 80e0 	bne.w	8003a00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	2319      	movs	r3, #25
 8003846:	2201      	movs	r2, #1
 8003848:	4970      	ldr	r1, [pc, #448]	@ (8003a0c <HAL_I2C_Master_Transmit+0x1f4>)
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 fc9e 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	2b00      	cmp	r3, #0
 8003854:	d001      	beq.n	800385a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003856:	2302      	movs	r3, #2
 8003858:	e0d3      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003860:	2b01      	cmp	r3, #1
 8003862:	d101      	bne.n	8003868 <HAL_I2C_Master_Transmit+0x50>
 8003864:	2302      	movs	r3, #2
 8003866:	e0cc      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2201      	movs	r2, #1
 800386c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b01      	cmp	r3, #1
 800387c:	d007      	beq.n	800388e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f042 0201 	orr.w	r2, r2, #1
 800388c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800389c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2221      	movs	r2, #33	@ 0x21
 80038a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2210      	movs	r2, #16
 80038aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	2200      	movs	r2, #0
 80038b2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	687a      	ldr	r2, [r7, #4]
 80038b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	893a      	ldrh	r2, [r7, #8]
 80038be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038c4:	b29a      	uxth	r2, r3
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	4a50      	ldr	r2, [pc, #320]	@ (8003a10 <HAL_I2C_Master_Transmit+0x1f8>)
 80038ce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80038d0:	8979      	ldrh	r1, [r7, #10]
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	6a3a      	ldr	r2, [r7, #32]
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 fb08 	bl	8003eec <I2C_MasterRequestWrite>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e08d      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038e6:	2300      	movs	r3, #0
 80038e8:	613b      	str	r3, [r7, #16]
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	695b      	ldr	r3, [r3, #20]
 80038f0:	613b      	str	r3, [r7, #16]
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	613b      	str	r3, [r7, #16]
 80038fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80038fc:	e066      	b.n	80039cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038fe:	697a      	ldr	r2, [r7, #20]
 8003900:	6a39      	ldr	r1, [r7, #32]
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fd5c 	bl	80043c0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003908:	4603      	mov	r3, r0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d00d      	beq.n	800392a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	2b04      	cmp	r3, #4
 8003914:	d107      	bne.n	8003926 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003924:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e06b      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392e:	781a      	ldrb	r2, [r3, #0]
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800393a:	1c5a      	adds	r2, r3, #1
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003944:	b29b      	uxth	r3, r3
 8003946:	3b01      	subs	r3, #1
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003952:	3b01      	subs	r3, #1
 8003954:	b29a      	uxth	r2, r3
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	695b      	ldr	r3, [r3, #20]
 8003960:	f003 0304 	and.w	r3, r3, #4
 8003964:	2b04      	cmp	r3, #4
 8003966:	d11b      	bne.n	80039a0 <HAL_I2C_Master_Transmit+0x188>
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396c:	2b00      	cmp	r3, #0
 800396e:	d017      	beq.n	80039a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003974:	781a      	ldrb	r2, [r3, #0]
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003980:	1c5a      	adds	r2, r3, #1
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800398a:	b29b      	uxth	r3, r3
 800398c:	3b01      	subs	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	3b01      	subs	r3, #1
 800399a:	b29a      	uxth	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	6a39      	ldr	r1, [r7, #32]
 80039a4:	68f8      	ldr	r0, [r7, #12]
 80039a6:	f000 fd53 	bl	8004450 <I2C_WaitOnBTFFlagUntilTimeout>
 80039aa:	4603      	mov	r3, r0
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00d      	beq.n	80039cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b4:	2b04      	cmp	r3, #4
 80039b6:	d107      	bne.n	80039c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	681a      	ldr	r2, [r3, #0]
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	e01a      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d194      	bne.n	80038fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3718      	adds	r7, #24
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	00100002 	.word	0x00100002
 8003a10:	ffff0000 	.word	0xffff0000

08003a14 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b08c      	sub	sp, #48	@ 0x30
 8003a18:	af02      	add	r7, sp, #8
 8003a1a:	60f8      	str	r0, [r7, #12]
 8003a1c:	607a      	str	r2, [r7, #4]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	460b      	mov	r3, r1
 8003a22:	817b      	strh	r3, [r7, #10]
 8003a24:	4613      	mov	r3, r2
 8003a26:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7fe fda8 	bl	8002580 <HAL_GetTick>
 8003a30:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2b20      	cmp	r3, #32
 8003a3c:	f040 824b 	bne.w	8003ed6 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a42:	9300      	str	r3, [sp, #0]
 8003a44:	2319      	movs	r3, #25
 8003a46:	2201      	movs	r2, #1
 8003a48:	497f      	ldr	r1, [pc, #508]	@ (8003c48 <HAL_I2C_Master_Receive+0x234>)
 8003a4a:	68f8      	ldr	r0, [r7, #12]
 8003a4c:	f000 fb9e 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d001      	beq.n	8003a5a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8003a56:	2302      	movs	r3, #2
 8003a58:	e23e      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a60:	2b01      	cmp	r3, #1
 8003a62:	d101      	bne.n	8003a68 <HAL_I2C_Master_Receive+0x54>
 8003a64:	2302      	movs	r3, #2
 8003a66:	e237      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0301 	and.w	r3, r3, #1
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d007      	beq.n	8003a8e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f042 0201 	orr.w	r2, r2, #1
 8003a8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003a9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2222      	movs	r2, #34	@ 0x22
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2210      	movs	r2, #16
 8003aaa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	893a      	ldrh	r2, [r7, #8]
 8003abe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac4:	b29a      	uxth	r2, r3
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	4a5f      	ldr	r2, [pc, #380]	@ (8003c4c <HAL_I2C_Master_Receive+0x238>)
 8003ace:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003ad0:	8979      	ldrh	r1, [r7, #10]
 8003ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ad6:	68f8      	ldr	r0, [r7, #12]
 8003ad8:	f000 fa8a 	bl	8003ff0 <I2C_MasterRequestRead>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d001      	beq.n	8003ae6 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e1f8      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d113      	bne.n	8003b16 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aee:	2300      	movs	r3, #0
 8003af0:	61fb      	str	r3, [r7, #28]
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	695b      	ldr	r3, [r3, #20]
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b12:	601a      	str	r2, [r3, #0]
 8003b14:	e1cc      	b.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b1a:	2b01      	cmp	r3, #1
 8003b1c:	d11e      	bne.n	8003b5c <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b2c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b2e:	b672      	cpsid	i
}
 8003b30:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b32:	2300      	movs	r3, #0
 8003b34:	61bb      	str	r3, [r7, #24]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	695b      	ldr	r3, [r3, #20]
 8003b3c:	61bb      	str	r3, [r7, #24]
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	699b      	ldr	r3, [r3, #24]
 8003b44:	61bb      	str	r3, [r7, #24]
 8003b46:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b56:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b58:	b662      	cpsie	i
}
 8003b5a:	e035      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b60:	2b02      	cmp	r3, #2
 8003b62:	d11e      	bne.n	8003ba2 <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b72:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003b74:	b672      	cpsid	i
}
 8003b76:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	617b      	str	r3, [r7, #20]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	617b      	str	r3, [r7, #20]
 8003b8c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	681a      	ldr	r2, [r3, #0]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b9c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003b9e:	b662      	cpsie	i
}
 8003ba0:	e012      	b.n	8003bc8 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681a      	ldr	r2, [r3, #0]
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003bb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	695b      	ldr	r3, [r3, #20]
 8003bbc:	613b      	str	r3, [r7, #16]
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	699b      	ldr	r3, [r3, #24]
 8003bc4:	613b      	str	r3, [r7, #16]
 8003bc6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003bc8:	e172      	b.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bce:	2b03      	cmp	r3, #3
 8003bd0:	f200 811f 	bhi.w	8003e12 <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	d123      	bne.n	8003c24 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003bde:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f000 fc7d 	bl	80044e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003be6:	4603      	mov	r3, r0
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d001      	beq.n	8003bf0 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e173      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	691a      	ldr	r2, [r3, #16]
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bfa:	b2d2      	uxtb	r2, r2
 8003bfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c02:	1c5a      	adds	r2, r3, #1
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c0c:	3b01      	subs	r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c18:	b29b      	uxth	r3, r3
 8003c1a:	3b01      	subs	r3, #1
 8003c1c:	b29a      	uxth	r2, r3
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003c22:	e145      	b.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c28:	2b02      	cmp	r3, #2
 8003c2a:	d152      	bne.n	8003cd2 <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c32:	2200      	movs	r2, #0
 8003c34:	4906      	ldr	r1, [pc, #24]	@ (8003c50 <HAL_I2C_Master_Receive+0x23c>)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 faa8 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d008      	beq.n	8003c54 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e148      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
 8003c46:	bf00      	nop
 8003c48:	00100002 	.word	0x00100002
 8003c4c:	ffff0000 	.word	0xffff0000
 8003c50:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003c54:	b672      	cpsid	i
}
 8003c56:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003c66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	691a      	ldr	r2, [r3, #16]
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c72:	b2d2      	uxtb	r2, r2
 8003c74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7a:	1c5a      	adds	r2, r3, #1
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c84:	3b01      	subs	r3, #1
 8003c86:	b29a      	uxth	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c90:	b29b      	uxth	r3, r3
 8003c92:	3b01      	subs	r3, #1
 8003c94:	b29a      	uxth	r2, r3
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003c9a:	b662      	cpsie	i
}
 8003c9c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ca8:	b2d2      	uxtb	r2, r2
 8003caa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cb0:	1c5a      	adds	r2, r3, #1
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003cba:	3b01      	subs	r3, #1
 8003cbc:	b29a      	uxth	r2, r3
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc6:	b29b      	uxth	r3, r3
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b29a      	uxth	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003cd0:	e0ee      	b.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cd8:	2200      	movs	r2, #0
 8003cda:	4981      	ldr	r1, [pc, #516]	@ (8003ee0 <HAL_I2C_Master_Receive+0x4cc>)
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 fa55 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e0f5      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003cfa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003cfc:	b672      	cpsid	i
}
 8003cfe:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	691a      	ldr	r2, [r3, #16]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d0a:	b2d2      	uxtb	r2, r2
 8003d0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	1c5a      	adds	r2, r3, #1
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1c:	3b01      	subs	r3, #1
 8003d1e:	b29a      	uxth	r2, r3
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003d32:	4b6c      	ldr	r3, [pc, #432]	@ (8003ee4 <HAL_I2C_Master_Receive+0x4d0>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	08db      	lsrs	r3, r3, #3
 8003d38:	4a6b      	ldr	r2, [pc, #428]	@ (8003ee8 <HAL_I2C_Master_Receive+0x4d4>)
 8003d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d3e:	0a1a      	lsrs	r2, r3, #8
 8003d40:	4613      	mov	r3, r2
 8003d42:	009b      	lsls	r3, r3, #2
 8003d44:	4413      	add	r3, r2
 8003d46:	00da      	lsls	r2, r3, #3
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8003d52:	6a3b      	ldr	r3, [r7, #32]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d118      	bne.n	8003d8a <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2220      	movs	r2, #32
 8003d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d72:	f043 0220 	orr.w	r2, r3, #32
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003d7a:	b662      	cpsie	i
}
 8003d7c:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003d86:	2301      	movs	r3, #1
 8003d88:	e0a6      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	695b      	ldr	r3, [r3, #20]
 8003d90:	f003 0304 	and.w	r3, r3, #4
 8003d94:	2b04      	cmp	r3, #4
 8003d96:	d1d9      	bne.n	8003d4c <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003da6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	691a      	ldr	r2, [r3, #16]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dba:	1c5a      	adds	r2, r3, #1
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dc4:	3b01      	subs	r3, #1
 8003dc6:	b29a      	uxth	r2, r3
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	3b01      	subs	r3, #1
 8003dd4:	b29a      	uxth	r2, r3
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003dda:	b662      	cpsie	i
}
 8003ddc:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003de8:	b2d2      	uxtb	r2, r2
 8003dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	1c5a      	adds	r2, r3, #1
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dfa:	3b01      	subs	r3, #1
 8003dfc:	b29a      	uxth	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e06:	b29b      	uxth	r3, r3
 8003e08:	3b01      	subs	r3, #1
 8003e0a:	b29a      	uxth	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e10:	e04e      	b.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003e12:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e14:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003e16:	68f8      	ldr	r0, [r7, #12]
 8003e18:	f000 fb62 	bl	80044e0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003e1c:	4603      	mov	r3, r0
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d001      	beq.n	8003e26 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	e058      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	691a      	ldr	r2, [r3, #16]
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e30:	b2d2      	uxtb	r2, r2
 8003e32:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e38:	1c5a      	adds	r2, r3, #1
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e42:	3b01      	subs	r3, #1
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e4e:	b29b      	uxth	r3, r3
 8003e50:	3b01      	subs	r3, #1
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695b      	ldr	r3, [r3, #20]
 8003e5e:	f003 0304 	and.w	r3, r3, #4
 8003e62:	2b04      	cmp	r3, #4
 8003e64:	d124      	bne.n	8003eb0 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e6a:	2b03      	cmp	r3, #3
 8003e6c:	d107      	bne.n	8003e7e <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681a      	ldr	r2, [r3, #0]
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003e7c:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	691a      	ldr	r2, [r3, #16]
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e88:	b2d2      	uxtb	r2, r2
 8003e8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e90:	1c5a      	adds	r2, r3, #1
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e9a:	3b01      	subs	r3, #1
 8003e9c:	b29a      	uxth	r2, r3
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ea6:	b29b      	uxth	r3, r3
 8003ea8:	3b01      	subs	r3, #1
 8003eaa:	b29a      	uxth	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	f47f ae88 	bne.w	8003bca <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2220      	movs	r2, #32
 8003ebe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	e000      	b.n	8003ed8 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003ed6:	2302      	movs	r3, #2
  }
}
 8003ed8:	4618      	mov	r0, r3
 8003eda:	3728      	adds	r7, #40	@ 0x28
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bd80      	pop	{r7, pc}
 8003ee0:	00010004 	.word	0x00010004
 8003ee4:	20000008 	.word	0x20000008
 8003ee8:	14f8b589 	.word	0x14f8b589

08003eec <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b088      	sub	sp, #32
 8003ef0:	af02      	add	r7, sp, #8
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	607a      	str	r2, [r7, #4]
 8003ef6:	603b      	str	r3, [r7, #0]
 8003ef8:	460b      	mov	r3, r1
 8003efa:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f00:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f02:	697b      	ldr	r3, [r7, #20]
 8003f04:	2b08      	cmp	r3, #8
 8003f06:	d006      	beq.n	8003f16 <I2C_MasterRequestWrite+0x2a>
 8003f08:	697b      	ldr	r3, [r7, #20]
 8003f0a:	2b01      	cmp	r3, #1
 8003f0c:	d003      	beq.n	8003f16 <I2C_MasterRequestWrite+0x2a>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f14:	d108      	bne.n	8003f28 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f24:	601a      	str	r2, [r3, #0]
 8003f26:	e00b      	b.n	8003f40 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f2c:	2b12      	cmp	r3, #18
 8003f2e:	d107      	bne.n	8003f40 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003f3e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f40:	683b      	ldr	r3, [r7, #0]
 8003f42:	9300      	str	r3, [sp, #0]
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2200      	movs	r2, #0
 8003f48:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 f91d 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8003f52:	4603      	mov	r3, r0
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d00d      	beq.n	8003f74 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f62:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f66:	d103      	bne.n	8003f70 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f6e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003f70:	2303      	movs	r3, #3
 8003f72:	e035      	b.n	8003fe0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003f7c:	d108      	bne.n	8003f90 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f7e:	897b      	ldrh	r3, [r7, #10]
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	461a      	mov	r2, r3
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003f8c:	611a      	str	r2, [r3, #16]
 8003f8e:	e01b      	b.n	8003fc8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003f90:	897b      	ldrh	r3, [r7, #10]
 8003f92:	11db      	asrs	r3, r3, #7
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	f003 0306 	and.w	r3, r3, #6
 8003f9a:	b2db      	uxtb	r3, r3
 8003f9c:	f063 030f 	orn	r3, r3, #15
 8003fa0:	b2da      	uxtb	r2, r3
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003fa8:	683b      	ldr	r3, [r7, #0]
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	490e      	ldr	r1, [pc, #56]	@ (8003fe8 <I2C_MasterRequestWrite+0xfc>)
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f000 f966 	bl	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d001      	beq.n	8003fbe <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003fba:	2301      	movs	r3, #1
 8003fbc:	e010      	b.n	8003fe0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003fbe:	897b      	ldrh	r3, [r7, #10]
 8003fc0:	b2da      	uxtb	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	4907      	ldr	r1, [pc, #28]	@ (8003fec <I2C_MasterRequestWrite+0x100>)
 8003fce:	68f8      	ldr	r0, [r7, #12]
 8003fd0:	f000 f956 	bl	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d001      	beq.n	8003fde <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	00010008 	.word	0x00010008
 8003fec:	00010002 	.word	0x00010002

08003ff0 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b088      	sub	sp, #32
 8003ff4:	af02      	add	r7, sp, #8
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	607a      	str	r2, [r7, #4]
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004004:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004014:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004016:	697b      	ldr	r3, [r7, #20]
 8004018:	2b08      	cmp	r3, #8
 800401a:	d006      	beq.n	800402a <I2C_MasterRequestRead+0x3a>
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	2b01      	cmp	r3, #1
 8004020:	d003      	beq.n	800402a <I2C_MasterRequestRead+0x3a>
 8004022:	697b      	ldr	r3, [r7, #20]
 8004024:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004028:	d108      	bne.n	800403c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004038:	601a      	str	r2, [r3, #0]
 800403a:	e00b      	b.n	8004054 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004040:	2b11      	cmp	r3, #17
 8004042:	d107      	bne.n	8004054 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004052:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004060:	68f8      	ldr	r0, [r7, #12]
 8004062:	f000 f893 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 8004066:	4603      	mov	r3, r0
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00d      	beq.n	8004088 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004076:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800407a:	d103      	bne.n	8004084 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004082:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004084:	2303      	movs	r3, #3
 8004086:	e079      	b.n	800417c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	691b      	ldr	r3, [r3, #16]
 800408c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004090:	d108      	bne.n	80040a4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004092:	897b      	ldrh	r3, [r7, #10]
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f043 0301 	orr.w	r3, r3, #1
 800409a:	b2da      	uxtb	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	611a      	str	r2, [r3, #16]
 80040a2:	e05f      	b.n	8004164 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80040a4:	897b      	ldrh	r3, [r7, #10]
 80040a6:	11db      	asrs	r3, r3, #7
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	f003 0306 	and.w	r3, r3, #6
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	f063 030f 	orn	r3, r3, #15
 80040b4:	b2da      	uxtb	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	4930      	ldr	r1, [pc, #192]	@ (8004184 <I2C_MasterRequestRead+0x194>)
 80040c2:	68f8      	ldr	r0, [r7, #12]
 80040c4:	f000 f8dc 	bl	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d001      	beq.n	80040d2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	e054      	b.n	800417c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80040d2:	897b      	ldrh	r3, [r7, #10]
 80040d4:	b2da      	uxtb	r2, r3
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	687a      	ldr	r2, [r7, #4]
 80040e0:	4929      	ldr	r1, [pc, #164]	@ (8004188 <I2C_MasterRequestRead+0x198>)
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f8cc 	bl	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d001      	beq.n	80040f2 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e044      	b.n	800417c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040f2:	2300      	movs	r3, #0
 80040f4:	613b      	str	r3, [r7, #16]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	695b      	ldr	r3, [r3, #20]
 80040fc:	613b      	str	r3, [r7, #16]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	613b      	str	r3, [r7, #16]
 8004106:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004116:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f000 f831 	bl	800418c <I2C_WaitOnFlagUntilTimeout>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00d      	beq.n	800414c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800413a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800413e:	d103      	bne.n	8004148 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004146:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004148:	2303      	movs	r3, #3
 800414a:	e017      	b.n	800417c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800414c:	897b      	ldrh	r3, [r7, #10]
 800414e:	11db      	asrs	r3, r3, #7
 8004150:	b2db      	uxtb	r3, r3
 8004152:	f003 0306 	and.w	r3, r3, #6
 8004156:	b2db      	uxtb	r3, r3
 8004158:	f063 030e 	orn	r3, r3, #14
 800415c:	b2da      	uxtb	r2, r3
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	687a      	ldr	r2, [r7, #4]
 8004168:	4907      	ldr	r1, [pc, #28]	@ (8004188 <I2C_MasterRequestRead+0x198>)
 800416a:	68f8      	ldr	r0, [r7, #12]
 800416c:	f000 f888 	bl	8004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004170:	4603      	mov	r3, r0
 8004172:	2b00      	cmp	r3, #0
 8004174:	d001      	beq.n	800417a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004176:	2301      	movs	r3, #1
 8004178:	e000      	b.n	800417c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3718      	adds	r7, #24
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}
 8004184:	00010008 	.word	0x00010008
 8004188:	00010002 	.word	0x00010002

0800418c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b084      	sub	sp, #16
 8004190:	af00      	add	r7, sp, #0
 8004192:	60f8      	str	r0, [r7, #12]
 8004194:	60b9      	str	r1, [r7, #8]
 8004196:	603b      	str	r3, [r7, #0]
 8004198:	4613      	mov	r3, r2
 800419a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800419c:	e048      	b.n	8004230 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041a4:	d044      	beq.n	8004230 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041a6:	f7fe f9eb 	bl	8002580 <HAL_GetTick>
 80041aa:	4602      	mov	r2, r0
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	1ad3      	subs	r3, r2, r3
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d302      	bcc.n	80041bc <I2C_WaitOnFlagUntilTimeout+0x30>
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d139      	bne.n	8004230 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	0c1b      	lsrs	r3, r3, #16
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d10d      	bne.n	80041e2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	695b      	ldr	r3, [r3, #20]
 80041cc:	43da      	mvns	r2, r3
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	4013      	ands	r3, r2
 80041d2:	b29b      	uxth	r3, r3
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	bf0c      	ite	eq
 80041d8:	2301      	moveq	r3, #1
 80041da:	2300      	movne	r3, #0
 80041dc:	b2db      	uxtb	r3, r3
 80041de:	461a      	mov	r2, r3
 80041e0:	e00c      	b.n	80041fc <I2C_WaitOnFlagUntilTimeout+0x70>
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699b      	ldr	r3, [r3, #24]
 80041e8:	43da      	mvns	r2, r3
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	4013      	ands	r3, r2
 80041ee:	b29b      	uxth	r3, r3
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	bf0c      	ite	eq
 80041f4:	2301      	moveq	r3, #1
 80041f6:	2300      	movne	r3, #0
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	461a      	mov	r2, r3
 80041fc:	79fb      	ldrb	r3, [r7, #7]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d116      	bne.n	8004230 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	2200      	movs	r2, #0
 8004206:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2220      	movs	r2, #32
 800420c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800421c:	f043 0220 	orr.w	r2, r3, #32
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	2200      	movs	r2, #0
 8004228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e023      	b.n	8004278 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004230:	68bb      	ldr	r3, [r7, #8]
 8004232:	0c1b      	lsrs	r3, r3, #16
 8004234:	b2db      	uxtb	r3, r3
 8004236:	2b01      	cmp	r3, #1
 8004238:	d10d      	bne.n	8004256 <I2C_WaitOnFlagUntilTimeout+0xca>
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	695b      	ldr	r3, [r3, #20]
 8004240:	43da      	mvns	r2, r3
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	4013      	ands	r3, r2
 8004246:	b29b      	uxth	r3, r3
 8004248:	2b00      	cmp	r3, #0
 800424a:	bf0c      	ite	eq
 800424c:	2301      	moveq	r3, #1
 800424e:	2300      	movne	r3, #0
 8004250:	b2db      	uxtb	r3, r3
 8004252:	461a      	mov	r2, r3
 8004254:	e00c      	b.n	8004270 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	699b      	ldr	r3, [r3, #24]
 800425c:	43da      	mvns	r2, r3
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	4013      	ands	r3, r2
 8004262:	b29b      	uxth	r3, r3
 8004264:	2b00      	cmp	r3, #0
 8004266:	bf0c      	ite	eq
 8004268:	2301      	moveq	r3, #1
 800426a:	2300      	movne	r3, #0
 800426c:	b2db      	uxtb	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	79fb      	ldrb	r3, [r7, #7]
 8004272:	429a      	cmp	r2, r3
 8004274:	d093      	beq.n	800419e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004276:	2300      	movs	r3, #0
}
 8004278:	4618      	mov	r0, r3
 800427a:	3710      	adds	r7, #16
 800427c:	46bd      	mov	sp, r7
 800427e:	bd80      	pop	{r7, pc}

08004280 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b084      	sub	sp, #16
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800428e:	e071      	b.n	8004374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	695b      	ldr	r3, [r3, #20]
 8004296:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800429a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800429e:	d123      	bne.n	80042e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ae:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80042b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	2200      	movs	r2, #0
 80042be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	2220      	movs	r2, #32
 80042c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	2200      	movs	r2, #0
 80042cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042d4:	f043 0204 	orr.w	r2, r3, #4
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e067      	b.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ee:	d041      	beq.n	8004374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042f0:	f7fe f946 	bl	8002580 <HAL_GetTick>
 80042f4:	4602      	mov	r2, r0
 80042f6:	683b      	ldr	r3, [r7, #0]
 80042f8:	1ad3      	subs	r3, r2, r3
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d302      	bcc.n	8004306 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d136      	bne.n	8004374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004306:	68bb      	ldr	r3, [r7, #8]
 8004308:	0c1b      	lsrs	r3, r3, #16
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b01      	cmp	r3, #1
 800430e:	d10c      	bne.n	800432a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	695b      	ldr	r3, [r3, #20]
 8004316:	43da      	mvns	r2, r3
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4013      	ands	r3, r2
 800431c:	b29b      	uxth	r3, r3
 800431e:	2b00      	cmp	r3, #0
 8004320:	bf14      	ite	ne
 8004322:	2301      	movne	r3, #1
 8004324:	2300      	moveq	r3, #0
 8004326:	b2db      	uxtb	r3, r3
 8004328:	e00b      	b.n	8004342 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	699b      	ldr	r3, [r3, #24]
 8004330:	43da      	mvns	r2, r3
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	4013      	ands	r3, r2
 8004336:	b29b      	uxth	r3, r3
 8004338:	2b00      	cmp	r3, #0
 800433a:	bf14      	ite	ne
 800433c:	2301      	movne	r3, #1
 800433e:	2300      	moveq	r3, #0
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b00      	cmp	r3, #0
 8004344:	d016      	beq.n	8004374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2220      	movs	r2, #32
 8004350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	2200      	movs	r2, #0
 8004358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004360:	f043 0220 	orr.w	r2, r3, #32
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	2200      	movs	r2, #0
 800436c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004370:	2301      	movs	r3, #1
 8004372:	e021      	b.n	80043b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004374:	68bb      	ldr	r3, [r7, #8]
 8004376:	0c1b      	lsrs	r3, r3, #16
 8004378:	b2db      	uxtb	r3, r3
 800437a:	2b01      	cmp	r3, #1
 800437c:	d10c      	bne.n	8004398 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	695b      	ldr	r3, [r3, #20]
 8004384:	43da      	mvns	r2, r3
 8004386:	68bb      	ldr	r3, [r7, #8]
 8004388:	4013      	ands	r3, r2
 800438a:	b29b      	uxth	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	bf14      	ite	ne
 8004390:	2301      	movne	r3, #1
 8004392:	2300      	moveq	r3, #0
 8004394:	b2db      	uxtb	r3, r3
 8004396:	e00b      	b.n	80043b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	43da      	mvns	r2, r3
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	4013      	ands	r3, r2
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	bf14      	ite	ne
 80043aa:	2301      	movne	r3, #1
 80043ac:	2300      	moveq	r3, #0
 80043ae:	b2db      	uxtb	r3, r3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	f47f af6d 	bne.w	8004290 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043b6:	2300      	movs	r3, #0
}
 80043b8:	4618      	mov	r0, r3
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}

080043c0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b084      	sub	sp, #16
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	60b9      	str	r1, [r7, #8]
 80043ca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043cc:	e034      	b.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 f8e3 	bl	800459a <I2C_IsAcknowledgeFailed>
 80043d4:	4603      	mov	r3, r0
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d001      	beq.n	80043de <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e034      	b.n	8004448 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043e4:	d028      	beq.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043e6:	f7fe f8cb 	bl	8002580 <HAL_GetTick>
 80043ea:	4602      	mov	r2, r0
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	1ad3      	subs	r3, r2, r3
 80043f0:	68ba      	ldr	r2, [r7, #8]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d302      	bcc.n	80043fc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d11d      	bne.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	695b      	ldr	r3, [r3, #20]
 8004402:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004406:	2b80      	cmp	r3, #128	@ 0x80
 8004408:	d016      	beq.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004424:	f043 0220 	orr.w	r2, r3, #32
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e007      	b.n	8004448 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004442:	2b80      	cmp	r3, #128	@ 0x80
 8004444:	d1c3      	bne.n	80043ce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800445c:	e034      	b.n	80044c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f89b 	bl	800459a <I2C_IsAcknowledgeFailed>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e034      	b.n	80044d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004474:	d028      	beq.n	80044c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004476:	f7fe f883 	bl	8002580 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	68ba      	ldr	r2, [r7, #8]
 8004482:	429a      	cmp	r2, r3
 8004484:	d302      	bcc.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d11d      	bne.n	80044c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f003 0304 	and.w	r3, r3, #4
 8004496:	2b04      	cmp	r3, #4
 8004498:	d016      	beq.n	80044c8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	2220      	movs	r2, #32
 80044a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2200      	movs	r2, #0
 80044ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044b4:	f043 0220 	orr.w	r2, r3, #32
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80044c4:	2301      	movs	r3, #1
 80044c6:	e007      	b.n	80044d8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	695b      	ldr	r3, [r3, #20]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b04      	cmp	r3, #4
 80044d4:	d1c3      	bne.n	800445e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3710      	adds	r7, #16
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}

080044e0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044ec:	e049      	b.n	8004582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	695b      	ldr	r3, [r3, #20]
 80044f4:	f003 0310 	and.w	r3, r3, #16
 80044f8:	2b10      	cmp	r3, #16
 80044fa:	d119      	bne.n	8004530 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0210 	mvn.w	r2, #16
 8004504:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e030      	b.n	8004592 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004530:	f7fe f826 	bl	8002580 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	68ba      	ldr	r2, [r7, #8]
 800453c:	429a      	cmp	r2, r3
 800453e:	d302      	bcc.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d11d      	bne.n	8004582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004550:	2b40      	cmp	r3, #64	@ 0x40
 8004552:	d016      	beq.n	8004582 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2200      	movs	r2, #0
 8004558:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	2220      	movs	r2, #32
 800455e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800456e:	f043 0220 	orr.w	r2, r3, #32
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e007      	b.n	8004592 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458c:	2b40      	cmp	r3, #64	@ 0x40
 800458e:	d1ae      	bne.n	80044ee <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004590:	2300      	movs	r3, #0
}
 8004592:	4618      	mov	r0, r3
 8004594:	3710      	adds	r7, #16
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}

0800459a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800459a:	b480      	push	{r7}
 800459c:	b083      	sub	sp, #12
 800459e:	af00      	add	r7, sp, #0
 80045a0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	695b      	ldr	r3, [r3, #20]
 80045a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045b0:	d11b      	bne.n	80045ea <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045ba:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2200      	movs	r2, #0
 80045c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2220      	movs	r2, #32
 80045c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	2200      	movs	r2, #0
 80045ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d6:	f043 0204 	orr.w	r2, r3, #4
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2200      	movs	r2, #0
 80045e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e000      	b.n	80045ec <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr
	...

080045f8 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b083      	sub	sp, #12
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	460b      	mov	r3, r1
 8004602:	70fb      	strb	r3, [r7, #3]
  UNUSED(Regulator);

  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004604:	4b09      	ldr	r3, [pc, #36]	@ (800462c <HAL_PWR_EnterSLEEPMode+0x34>)
 8004606:	691b      	ldr	r3, [r3, #16]
 8004608:	4a08      	ldr	r2, [pc, #32]	@ (800462c <HAL_PWR_EnterSLEEPMode+0x34>)
 800460a:	f023 0304 	bic.w	r3, r3, #4
 800460e:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004610:	78fb      	ldrb	r3, [r7, #3]
 8004612:	2b01      	cmp	r3, #1
 8004614:	d101      	bne.n	800461a <HAL_PWR_EnterSLEEPMode+0x22>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004616:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8004618:	e002      	b.n	8004620 <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 800461a:	bf40      	sev
    __WFE();
 800461c:	bf20      	wfe
    __WFE();
 800461e:	bf20      	wfe
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	bc80      	pop	{r7}
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	e000ed00 	.word	0xe000ed00

08004630 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004630:	b580      	push	{r7, lr}
 8004632:	b086      	sub	sp, #24
 8004634:	af00      	add	r7, sp, #0
 8004636:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d101      	bne.n	8004642 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e272      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0301 	and.w	r3, r3, #1
 800464a:	2b00      	cmp	r3, #0
 800464c:	f000 8087 	beq.w	800475e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004650:	4b92      	ldr	r3, [pc, #584]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 030c 	and.w	r3, r3, #12
 8004658:	2b04      	cmp	r3, #4
 800465a:	d00c      	beq.n	8004676 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800465c:	4b8f      	ldr	r3, [pc, #572]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 800465e:	685b      	ldr	r3, [r3, #4]
 8004660:	f003 030c 	and.w	r3, r3, #12
 8004664:	2b08      	cmp	r3, #8
 8004666:	d112      	bne.n	800468e <HAL_RCC_OscConfig+0x5e>
 8004668:	4b8c      	ldr	r3, [pc, #560]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 800466a:	685b      	ldr	r3, [r3, #4]
 800466c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004670:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004674:	d10b      	bne.n	800468e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004676:	4b89      	ldr	r3, [pc, #548]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800467e:	2b00      	cmp	r3, #0
 8004680:	d06c      	beq.n	800475c <HAL_RCC_OscConfig+0x12c>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d168      	bne.n	800475c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800468a:	2301      	movs	r3, #1
 800468c:	e24c      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004696:	d106      	bne.n	80046a6 <HAL_RCC_OscConfig+0x76>
 8004698:	4b80      	ldr	r3, [pc, #512]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a7f      	ldr	r2, [pc, #508]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 800469e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046a2:	6013      	str	r3, [r2, #0]
 80046a4:	e02e      	b.n	8004704 <HAL_RCC_OscConfig+0xd4>
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10c      	bne.n	80046c8 <HAL_RCC_OscConfig+0x98>
 80046ae:	4b7b      	ldr	r3, [pc, #492]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a7a      	ldr	r2, [pc, #488]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046b8:	6013      	str	r3, [r2, #0]
 80046ba:	4b78      	ldr	r3, [pc, #480]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	4a77      	ldr	r2, [pc, #476]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80046c4:	6013      	str	r3, [r2, #0]
 80046c6:	e01d      	b.n	8004704 <HAL_RCC_OscConfig+0xd4>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80046d0:	d10c      	bne.n	80046ec <HAL_RCC_OscConfig+0xbc>
 80046d2:	4b72      	ldr	r3, [pc, #456]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a71      	ldr	r2, [pc, #452]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80046dc:	6013      	str	r3, [r2, #0]
 80046de:	4b6f      	ldr	r3, [pc, #444]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4a6e      	ldr	r2, [pc, #440]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80046e8:	6013      	str	r3, [r2, #0]
 80046ea:	e00b      	b.n	8004704 <HAL_RCC_OscConfig+0xd4>
 80046ec:	4b6b      	ldr	r3, [pc, #428]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	4a6a      	ldr	r2, [pc, #424]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	4b68      	ldr	r3, [pc, #416]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a67      	ldr	r2, [pc, #412]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80046fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004702:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d013      	beq.n	8004734 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800470c:	f7fd ff38 	bl	8002580 <HAL_GetTick>
 8004710:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004712:	e008      	b.n	8004726 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004714:	f7fd ff34 	bl	8002580 <HAL_GetTick>
 8004718:	4602      	mov	r2, r0
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	2b64      	cmp	r3, #100	@ 0x64
 8004720:	d901      	bls.n	8004726 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e200      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004726:	4b5d      	ldr	r3, [pc, #372]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0f0      	beq.n	8004714 <HAL_RCC_OscConfig+0xe4>
 8004732:	e014      	b.n	800475e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004734:	f7fd ff24 	bl	8002580 <HAL_GetTick>
 8004738:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800473a:	e008      	b.n	800474e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800473c:	f7fd ff20 	bl	8002580 <HAL_GetTick>
 8004740:	4602      	mov	r2, r0
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	1ad3      	subs	r3, r2, r3
 8004746:	2b64      	cmp	r3, #100	@ 0x64
 8004748:	d901      	bls.n	800474e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e1ec      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800474e:	4b53      	ldr	r3, [pc, #332]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1f0      	bne.n	800473c <HAL_RCC_OscConfig+0x10c>
 800475a:	e000      	b.n	800475e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800475c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d063      	beq.n	8004832 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800476a:	4b4c      	ldr	r3, [pc, #304]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	f003 030c 	and.w	r3, r3, #12
 8004772:	2b00      	cmp	r3, #0
 8004774:	d00b      	beq.n	800478e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004776:	4b49      	ldr	r3, [pc, #292]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f003 030c 	and.w	r3, r3, #12
 800477e:	2b08      	cmp	r3, #8
 8004780:	d11c      	bne.n	80047bc <HAL_RCC_OscConfig+0x18c>
 8004782:	4b46      	ldr	r3, [pc, #280]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800478a:	2b00      	cmp	r3, #0
 800478c:	d116      	bne.n	80047bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800478e:	4b43      	ldr	r3, [pc, #268]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <HAL_RCC_OscConfig+0x176>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691b      	ldr	r3, [r3, #16]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	d001      	beq.n	80047a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80047a2:	2301      	movs	r3, #1
 80047a4:	e1c0      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047a6:	4b3d      	ldr	r3, [pc, #244]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	695b      	ldr	r3, [r3, #20]
 80047b2:	00db      	lsls	r3, r3, #3
 80047b4:	4939      	ldr	r1, [pc, #228]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80047b6:	4313      	orrs	r3, r2
 80047b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80047ba:	e03a      	b.n	8004832 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	691b      	ldr	r3, [r3, #16]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d020      	beq.n	8004806 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80047c4:	4b36      	ldr	r3, [pc, #216]	@ (80048a0 <HAL_RCC_OscConfig+0x270>)
 80047c6:	2201      	movs	r2, #1
 80047c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ca:	f7fd fed9 	bl	8002580 <HAL_GetTick>
 80047ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047d0:	e008      	b.n	80047e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80047d2:	f7fd fed5 	bl	8002580 <HAL_GetTick>
 80047d6:	4602      	mov	r2, r0
 80047d8:	693b      	ldr	r3, [r7, #16]
 80047da:	1ad3      	subs	r3, r2, r3
 80047dc:	2b02      	cmp	r3, #2
 80047de:	d901      	bls.n	80047e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80047e0:	2303      	movs	r3, #3
 80047e2:	e1a1      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047e4:	4b2d      	ldr	r3, [pc, #180]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0302 	and.w	r3, r3, #2
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d0f0      	beq.n	80047d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047f0:	4b2a      	ldr	r3, [pc, #168]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	695b      	ldr	r3, [r3, #20]
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	4927      	ldr	r1, [pc, #156]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004800:	4313      	orrs	r3, r2
 8004802:	600b      	str	r3, [r1, #0]
 8004804:	e015      	b.n	8004832 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004806:	4b26      	ldr	r3, [pc, #152]	@ (80048a0 <HAL_RCC_OscConfig+0x270>)
 8004808:	2200      	movs	r2, #0
 800480a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800480c:	f7fd feb8 	bl	8002580 <HAL_GetTick>
 8004810:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004812:	e008      	b.n	8004826 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004814:	f7fd feb4 	bl	8002580 <HAL_GetTick>
 8004818:	4602      	mov	r2, r0
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	1ad3      	subs	r3, r2, r3
 800481e:	2b02      	cmp	r3, #2
 8004820:	d901      	bls.n	8004826 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004822:	2303      	movs	r3, #3
 8004824:	e180      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004826:	4b1d      	ldr	r3, [pc, #116]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f003 0302 	and.w	r3, r3, #2
 800482e:	2b00      	cmp	r3, #0
 8004830:	d1f0      	bne.n	8004814 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0308 	and.w	r3, r3, #8
 800483a:	2b00      	cmp	r3, #0
 800483c:	d03a      	beq.n	80048b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d019      	beq.n	800487a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004846:	4b17      	ldr	r3, [pc, #92]	@ (80048a4 <HAL_RCC_OscConfig+0x274>)
 8004848:	2201      	movs	r2, #1
 800484a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484c:	f7fd fe98 	bl	8002580 <HAL_GetTick>
 8004850:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004852:	e008      	b.n	8004866 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004854:	f7fd fe94 	bl	8002580 <HAL_GetTick>
 8004858:	4602      	mov	r2, r0
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	2b02      	cmp	r3, #2
 8004860:	d901      	bls.n	8004866 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004862:	2303      	movs	r3, #3
 8004864:	e160      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004866:	4b0d      	ldr	r3, [pc, #52]	@ (800489c <HAL_RCC_OscConfig+0x26c>)
 8004868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800486a:	f003 0302 	and.w	r3, r3, #2
 800486e:	2b00      	cmp	r3, #0
 8004870:	d0f0      	beq.n	8004854 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004872:	2001      	movs	r0, #1
 8004874:	f000 face 	bl	8004e14 <RCC_Delay>
 8004878:	e01c      	b.n	80048b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800487a:	4b0a      	ldr	r3, [pc, #40]	@ (80048a4 <HAL_RCC_OscConfig+0x274>)
 800487c:	2200      	movs	r2, #0
 800487e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004880:	f7fd fe7e 	bl	8002580 <HAL_GetTick>
 8004884:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004886:	e00f      	b.n	80048a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004888:	f7fd fe7a 	bl	8002580 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	693b      	ldr	r3, [r7, #16]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	2b02      	cmp	r3, #2
 8004894:	d908      	bls.n	80048a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004896:	2303      	movs	r3, #3
 8004898:	e146      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
 800489a:	bf00      	nop
 800489c:	40021000 	.word	0x40021000
 80048a0:	42420000 	.word	0x42420000
 80048a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80048a8:	4b92      	ldr	r3, [pc, #584]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80048aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048ac:	f003 0302 	and.w	r3, r3, #2
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1e9      	bne.n	8004888 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f003 0304 	and.w	r3, r3, #4
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80a6 	beq.w	8004a0e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048c2:	2300      	movs	r3, #0
 80048c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80048c6:	4b8b      	ldr	r3, [pc, #556]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80048c8:	69db      	ldr	r3, [r3, #28]
 80048ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d10d      	bne.n	80048ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048d2:	4b88      	ldr	r3, [pc, #544]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80048d4:	69db      	ldr	r3, [r3, #28]
 80048d6:	4a87      	ldr	r2, [pc, #540]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80048d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048dc:	61d3      	str	r3, [r2, #28]
 80048de:	4b85      	ldr	r3, [pc, #532]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e6:	60bb      	str	r3, [r7, #8]
 80048e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048ea:	2301      	movs	r3, #1
 80048ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ee:	4b82      	ldr	r3, [pc, #520]	@ (8004af8 <HAL_RCC_OscConfig+0x4c8>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d118      	bne.n	800492c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048fa:	4b7f      	ldr	r3, [pc, #508]	@ (8004af8 <HAL_RCC_OscConfig+0x4c8>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4a7e      	ldr	r2, [pc, #504]	@ (8004af8 <HAL_RCC_OscConfig+0x4c8>)
 8004900:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004904:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004906:	f7fd fe3b 	bl	8002580 <HAL_GetTick>
 800490a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800490c:	e008      	b.n	8004920 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800490e:	f7fd fe37 	bl	8002580 <HAL_GetTick>
 8004912:	4602      	mov	r2, r0
 8004914:	693b      	ldr	r3, [r7, #16]
 8004916:	1ad3      	subs	r3, r2, r3
 8004918:	2b64      	cmp	r3, #100	@ 0x64
 800491a:	d901      	bls.n	8004920 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e103      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004920:	4b75      	ldr	r3, [pc, #468]	@ (8004af8 <HAL_RCC_OscConfig+0x4c8>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0f0      	beq.n	800490e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	2b01      	cmp	r3, #1
 8004932:	d106      	bne.n	8004942 <HAL_RCC_OscConfig+0x312>
 8004934:	4b6f      	ldr	r3, [pc, #444]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004936:	6a1b      	ldr	r3, [r3, #32]
 8004938:	4a6e      	ldr	r2, [pc, #440]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800493a:	f043 0301 	orr.w	r3, r3, #1
 800493e:	6213      	str	r3, [r2, #32]
 8004940:	e02d      	b.n	800499e <HAL_RCC_OscConfig+0x36e>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	68db      	ldr	r3, [r3, #12]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10c      	bne.n	8004964 <HAL_RCC_OscConfig+0x334>
 800494a:	4b6a      	ldr	r3, [pc, #424]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800494c:	6a1b      	ldr	r3, [r3, #32]
 800494e:	4a69      	ldr	r2, [pc, #420]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004950:	f023 0301 	bic.w	r3, r3, #1
 8004954:	6213      	str	r3, [r2, #32]
 8004956:	4b67      	ldr	r3, [pc, #412]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004958:	6a1b      	ldr	r3, [r3, #32]
 800495a:	4a66      	ldr	r2, [pc, #408]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800495c:	f023 0304 	bic.w	r3, r3, #4
 8004960:	6213      	str	r3, [r2, #32]
 8004962:	e01c      	b.n	800499e <HAL_RCC_OscConfig+0x36e>
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	2b05      	cmp	r3, #5
 800496a:	d10c      	bne.n	8004986 <HAL_RCC_OscConfig+0x356>
 800496c:	4b61      	ldr	r3, [pc, #388]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800496e:	6a1b      	ldr	r3, [r3, #32]
 8004970:	4a60      	ldr	r2, [pc, #384]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004972:	f043 0304 	orr.w	r3, r3, #4
 8004976:	6213      	str	r3, [r2, #32]
 8004978:	4b5e      	ldr	r3, [pc, #376]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	4a5d      	ldr	r2, [pc, #372]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800497e:	f043 0301 	orr.w	r3, r3, #1
 8004982:	6213      	str	r3, [r2, #32]
 8004984:	e00b      	b.n	800499e <HAL_RCC_OscConfig+0x36e>
 8004986:	4b5b      	ldr	r3, [pc, #364]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004988:	6a1b      	ldr	r3, [r3, #32]
 800498a:	4a5a      	ldr	r2, [pc, #360]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 800498c:	f023 0301 	bic.w	r3, r3, #1
 8004990:	6213      	str	r3, [r2, #32]
 8004992:	4b58      	ldr	r3, [pc, #352]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004994:	6a1b      	ldr	r3, [r3, #32]
 8004996:	4a57      	ldr	r2, [pc, #348]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004998:	f023 0304 	bic.w	r3, r3, #4
 800499c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d015      	beq.n	80049d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049a6:	f7fd fdeb 	bl	8002580 <HAL_GetTick>
 80049aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049ac:	e00a      	b.n	80049c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ae:	f7fd fde7 	bl	8002580 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049bc:	4293      	cmp	r3, r2
 80049be:	d901      	bls.n	80049c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	e0b1      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049c4:	4b4b      	ldr	r3, [pc, #300]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80049c6:	6a1b      	ldr	r3, [r3, #32]
 80049c8:	f003 0302 	and.w	r3, r3, #2
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d0ee      	beq.n	80049ae <HAL_RCC_OscConfig+0x37e>
 80049d0:	e014      	b.n	80049fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049d2:	f7fd fdd5 	bl	8002580 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049d8:	e00a      	b.n	80049f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049da:	f7fd fdd1 	bl	8002580 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d901      	bls.n	80049f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80049ec:	2303      	movs	r3, #3
 80049ee:	e09b      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80049f0:	4b40      	ldr	r3, [pc, #256]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1ee      	bne.n	80049da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80049fc:	7dfb      	ldrb	r3, [r7, #23]
 80049fe:	2b01      	cmp	r3, #1
 8004a00:	d105      	bne.n	8004a0e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a02:	4b3c      	ldr	r3, [pc, #240]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	4a3b      	ldr	r2, [pc, #236]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a0c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	69db      	ldr	r3, [r3, #28]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f000 8087 	beq.w	8004b26 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a18:	4b36      	ldr	r3, [pc, #216]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f003 030c 	and.w	r3, r3, #12
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d061      	beq.n	8004ae8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	69db      	ldr	r3, [r3, #28]
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d146      	bne.n	8004aba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a2c:	4b33      	ldr	r3, [pc, #204]	@ (8004afc <HAL_RCC_OscConfig+0x4cc>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a32:	f7fd fda5 	bl	8002580 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a3a:	f7fd fda1 	bl	8002580 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e06d      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a4c:	4b29      	ldr	r3, [pc, #164]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f0      	bne.n	8004a3a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6a1b      	ldr	r3, [r3, #32]
 8004a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a60:	d108      	bne.n	8004a74 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004a62:	4b24      	ldr	r3, [pc, #144]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a64:	685b      	ldr	r3, [r3, #4]
 8004a66:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	689b      	ldr	r3, [r3, #8]
 8004a6e:	4921      	ldr	r1, [pc, #132]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a70:	4313      	orrs	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a74:	4b1f      	ldr	r3, [pc, #124]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a76:	685b      	ldr	r3, [r3, #4]
 8004a78:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6a19      	ldr	r1, [r3, #32]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a84:	430b      	orrs	r3, r1
 8004a86:	491b      	ldr	r1, [pc, #108]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8004afc <HAL_RCC_OscConfig+0x4cc>)
 8004a8e:	2201      	movs	r2, #1
 8004a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a92:	f7fd fd75 	bl	8002580 <HAL_GetTick>
 8004a96:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a98:	e008      	b.n	8004aac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a9a:	f7fd fd71 	bl	8002580 <HAL_GetTick>
 8004a9e:	4602      	mov	r2, r0
 8004aa0:	693b      	ldr	r3, [r7, #16]
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	2b02      	cmp	r3, #2
 8004aa6:	d901      	bls.n	8004aac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004aa8:	2303      	movs	r3, #3
 8004aaa:	e03d      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004aac:	4b11      	ldr	r3, [pc, #68]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d0f0      	beq.n	8004a9a <HAL_RCC_OscConfig+0x46a>
 8004ab8:	e035      	b.n	8004b26 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004aba:	4b10      	ldr	r3, [pc, #64]	@ (8004afc <HAL_RCC_OscConfig+0x4cc>)
 8004abc:	2200      	movs	r2, #0
 8004abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ac0:	f7fd fd5e 	bl	8002580 <HAL_GetTick>
 8004ac4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ac8:	f7fd fd5a 	bl	8002580 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d901      	bls.n	8004ada <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e026      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ada:	4b06      	ldr	r3, [pc, #24]	@ (8004af4 <HAL_RCC_OscConfig+0x4c4>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d1f0      	bne.n	8004ac8 <HAL_RCC_OscConfig+0x498>
 8004ae6:	e01e      	b.n	8004b26 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	69db      	ldr	r3, [r3, #28]
 8004aec:	2b01      	cmp	r3, #1
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e019      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
 8004af4:	40021000 	.word	0x40021000
 8004af8:	40007000 	.word	0x40007000
 8004afc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004b00:	4b0b      	ldr	r3, [pc, #44]	@ (8004b30 <HAL_RCC_OscConfig+0x500>)
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	429a      	cmp	r2, r3
 8004b12:	d106      	bne.n	8004b22 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b1e:	429a      	cmp	r2, r3
 8004b20:	d001      	beq.n	8004b26 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004b22:	2301      	movs	r3, #1
 8004b24:	e000      	b.n	8004b28 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004b26:	2300      	movs	r3, #0
}
 8004b28:	4618      	mov	r0, r3
 8004b2a:	3718      	adds	r7, #24
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	bd80      	pop	{r7, pc}
 8004b30:	40021000 	.word	0x40021000

08004b34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d101      	bne.n	8004b48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b44:	2301      	movs	r3, #1
 8004b46:	e0d0      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004b48:	4b6a      	ldr	r3, [pc, #424]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	f003 0307 	and.w	r3, r3, #7
 8004b50:	683a      	ldr	r2, [r7, #0]
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d910      	bls.n	8004b78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b56:	4b67      	ldr	r3, [pc, #412]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f023 0207 	bic.w	r2, r3, #7
 8004b5e:	4965      	ldr	r1, [pc, #404]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	4313      	orrs	r3, r2
 8004b64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b66:	4b63      	ldr	r3, [pc, #396]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f003 0307 	and.w	r3, r3, #7
 8004b6e:	683a      	ldr	r2, [r7, #0]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e0b8      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0302 	and.w	r3, r3, #2
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d020      	beq.n	8004bc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f003 0304 	and.w	r3, r3, #4
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d005      	beq.n	8004b9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b90:	4b59      	ldr	r3, [pc, #356]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b92:	685b      	ldr	r3, [r3, #4]
 8004b94:	4a58      	ldr	r2, [pc, #352]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004b96:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004b9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 0308 	and.w	r3, r3, #8
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d005      	beq.n	8004bb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ba8:	4b53      	ldr	r3, [pc, #332]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004baa:	685b      	ldr	r3, [r3, #4]
 8004bac:	4a52      	ldr	r2, [pc, #328]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004bb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bb4:	4b50      	ldr	r3, [pc, #320]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	689b      	ldr	r3, [r3, #8]
 8004bc0:	494d      	ldr	r1, [pc, #308]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d040      	beq.n	8004c54 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	2b01      	cmp	r3, #1
 8004bd8:	d107      	bne.n	8004bea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bda:	4b47      	ldr	r3, [pc, #284]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d115      	bne.n	8004c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e07f      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	2b02      	cmp	r3, #2
 8004bf0:	d107      	bne.n	8004c02 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bf2:	4b41      	ldr	r3, [pc, #260]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d109      	bne.n	8004c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e073      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c02:	4b3d      	ldr	r3, [pc, #244]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f003 0302 	and.w	r3, r3, #2
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e06b      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c12:	4b39      	ldr	r3, [pc, #228]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c14:	685b      	ldr	r3, [r3, #4]
 8004c16:	f023 0203 	bic.w	r2, r3, #3
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	4936      	ldr	r1, [pc, #216]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c20:	4313      	orrs	r3, r2
 8004c22:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c24:	f7fd fcac 	bl	8002580 <HAL_GetTick>
 8004c28:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c2a:	e00a      	b.n	8004c42 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c2c:	f7fd fca8 	bl	8002580 <HAL_GetTick>
 8004c30:	4602      	mov	r2, r0
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	1ad3      	subs	r3, r2, r3
 8004c36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c3a:	4293      	cmp	r3, r2
 8004c3c:	d901      	bls.n	8004c42 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c3e:	2303      	movs	r3, #3
 8004c40:	e053      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c42:	4b2d      	ldr	r3, [pc, #180]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c44:	685b      	ldr	r3, [r3, #4]
 8004c46:	f003 020c 	and.w	r2, r3, #12
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	685b      	ldr	r3, [r3, #4]
 8004c4e:	009b      	lsls	r3, r3, #2
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d1eb      	bne.n	8004c2c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c54:	4b27      	ldr	r3, [pc, #156]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0307 	and.w	r3, r3, #7
 8004c5c:	683a      	ldr	r2, [r7, #0]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d210      	bcs.n	8004c84 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c62:	4b24      	ldr	r3, [pc, #144]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f023 0207 	bic.w	r2, r3, #7
 8004c6a:	4922      	ldr	r1, [pc, #136]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c6c:	683b      	ldr	r3, [r7, #0]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c72:	4b20      	ldr	r3, [pc, #128]	@ (8004cf4 <HAL_RCC_ClockConfig+0x1c0>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0307 	and.w	r3, r3, #7
 8004c7a:	683a      	ldr	r2, [r7, #0]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d001      	beq.n	8004c84 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004c80:	2301      	movs	r3, #1
 8004c82:	e032      	b.n	8004cea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0304 	and.w	r3, r3, #4
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d008      	beq.n	8004ca2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c90:	4b19      	ldr	r3, [pc, #100]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	68db      	ldr	r3, [r3, #12]
 8004c9c:	4916      	ldr	r1, [pc, #88]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f003 0308 	and.w	r3, r3, #8
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d009      	beq.n	8004cc2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cae:	4b12      	ldr	r3, [pc, #72]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	691b      	ldr	r3, [r3, #16]
 8004cba:	00db      	lsls	r3, r3, #3
 8004cbc:	490e      	ldr	r1, [pc, #56]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cbe:	4313      	orrs	r3, r2
 8004cc0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004cc2:	f000 f821 	bl	8004d08 <HAL_RCC_GetSysClockFreq>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cca:	685b      	ldr	r3, [r3, #4]
 8004ccc:	091b      	lsrs	r3, r3, #4
 8004cce:	f003 030f 	and.w	r3, r3, #15
 8004cd2:	490a      	ldr	r1, [pc, #40]	@ (8004cfc <HAL_RCC_ClockConfig+0x1c8>)
 8004cd4:	5ccb      	ldrb	r3, [r1, r3]
 8004cd6:	fa22 f303 	lsr.w	r3, r2, r3
 8004cda:	4a09      	ldr	r2, [pc, #36]	@ (8004d00 <HAL_RCC_ClockConfig+0x1cc>)
 8004cdc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004cde:	4b09      	ldr	r3, [pc, #36]	@ (8004d04 <HAL_RCC_ClockConfig+0x1d0>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f7fd fc0a 	bl	80024fc <HAL_InitTick>

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3710      	adds	r7, #16
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
 8004cf2:	bf00      	nop
 8004cf4:	40022000 	.word	0x40022000
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	08009d24 	.word	0x08009d24
 8004d00:	20000008 	.word	0x20000008
 8004d04:	2000000c 	.word	0x2000000c

08004d08 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b087      	sub	sp, #28
 8004d0c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	60fb      	str	r3, [r7, #12]
 8004d12:	2300      	movs	r3, #0
 8004d14:	60bb      	str	r3, [r7, #8]
 8004d16:	2300      	movs	r3, #0
 8004d18:	617b      	str	r3, [r7, #20]
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004d1e:	2300      	movs	r3, #0
 8004d20:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004d22:	4b1e      	ldr	r3, [pc, #120]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0x94>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	f003 030c 	and.w	r3, r3, #12
 8004d2e:	2b04      	cmp	r3, #4
 8004d30:	d002      	beq.n	8004d38 <HAL_RCC_GetSysClockFreq+0x30>
 8004d32:	2b08      	cmp	r3, #8
 8004d34:	d003      	beq.n	8004d3e <HAL_RCC_GetSysClockFreq+0x36>
 8004d36:	e027      	b.n	8004d88 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d38:	4b19      	ldr	r3, [pc, #100]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d3a:	613b      	str	r3, [r7, #16]
      break;
 8004d3c:	e027      	b.n	8004d8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	0c9b      	lsrs	r3, r3, #18
 8004d42:	f003 030f 	and.w	r3, r3, #15
 8004d46:	4a17      	ldr	r2, [pc, #92]	@ (8004da4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004d48:	5cd3      	ldrb	r3, [r2, r3]
 8004d4a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d010      	beq.n	8004d78 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d56:	4b11      	ldr	r3, [pc, #68]	@ (8004d9c <HAL_RCC_GetSysClockFreq+0x94>)
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	0c5b      	lsrs	r3, r3, #17
 8004d5c:	f003 0301 	and.w	r3, r3, #1
 8004d60:	4a11      	ldr	r2, [pc, #68]	@ (8004da8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004d62:	5cd3      	ldrb	r3, [r2, r3]
 8004d64:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	4a0d      	ldr	r2, [pc, #52]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d6a:	fb03 f202 	mul.w	r2, r3, r2
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d74:	617b      	str	r3, [r7, #20]
 8004d76:	e004      	b.n	8004d82 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	4a0c      	ldr	r2, [pc, #48]	@ (8004dac <HAL_RCC_GetSysClockFreq+0xa4>)
 8004d7c:	fb02 f303 	mul.w	r3, r2, r3
 8004d80:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	613b      	str	r3, [r7, #16]
      break;
 8004d86:	e002      	b.n	8004d8e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d88:	4b05      	ldr	r3, [pc, #20]	@ (8004da0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004d8a:	613b      	str	r3, [r7, #16]
      break;
 8004d8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d8e:	693b      	ldr	r3, [r7, #16]
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	371c      	adds	r7, #28
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bc80      	pop	{r7}
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40021000 	.word	0x40021000
 8004da0:	007a1200 	.word	0x007a1200
 8004da4:	08009d3c 	.word	0x08009d3c
 8004da8:	08009d4c 	.word	0x08009d4c
 8004dac:	003d0900 	.word	0x003d0900

08004db0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004db4:	4b02      	ldr	r3, [pc, #8]	@ (8004dc0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004db6:	681b      	ldr	r3, [r3, #0]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bc80      	pop	{r7}
 8004dbe:	4770      	bx	lr
 8004dc0:	20000008 	.word	0x20000008

08004dc4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004dc8:	f7ff fff2 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004dcc:	4602      	mov	r2, r0
 8004dce:	4b05      	ldr	r3, [pc, #20]	@ (8004de4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	0a1b      	lsrs	r3, r3, #8
 8004dd4:	f003 0307 	and.w	r3, r3, #7
 8004dd8:	4903      	ldr	r1, [pc, #12]	@ (8004de8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004dda:	5ccb      	ldrb	r3, [r1, r3]
 8004ddc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	bd80      	pop	{r7, pc}
 8004de4:	40021000 	.word	0x40021000
 8004de8:	08009d34 	.word	0x08009d34

08004dec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004df0:	f7ff ffde 	bl	8004db0 <HAL_RCC_GetHCLKFreq>
 8004df4:	4602      	mov	r2, r0
 8004df6:	4b05      	ldr	r3, [pc, #20]	@ (8004e0c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	0adb      	lsrs	r3, r3, #11
 8004dfc:	f003 0307 	and.w	r3, r3, #7
 8004e00:	4903      	ldr	r1, [pc, #12]	@ (8004e10 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004e02:	5ccb      	ldrb	r3, [r1, r3]
 8004e04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004e08:	4618      	mov	r0, r3
 8004e0a:	bd80      	pop	{r7, pc}
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	08009d34 	.word	0x08009d34

08004e14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004e1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e48 <RCC_Delay+0x34>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a0a      	ldr	r2, [pc, #40]	@ (8004e4c <RCC_Delay+0x38>)
 8004e22:	fba2 2303 	umull	r2, r3, r2, r3
 8004e26:	0a5b      	lsrs	r3, r3, #9
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	fb02 f303 	mul.w	r3, r2, r3
 8004e2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004e30:	bf00      	nop
  }
  while (Delay --);
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	1e5a      	subs	r2, r3, #1
 8004e36:	60fa      	str	r2, [r7, #12]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d1f9      	bne.n	8004e30 <RCC_Delay+0x1c>
}
 8004e3c:	bf00      	nop
 8004e3e:	bf00      	nop
 8004e40:	3714      	adds	r7, #20
 8004e42:	46bd      	mov	sp, r7
 8004e44:	bc80      	pop	{r7}
 8004e46:	4770      	bx	lr
 8004e48:	20000008 	.word	0x20000008
 8004e4c:	10624dd3 	.word	0x10624dd3

08004e50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004e58:	2300      	movs	r3, #0
 8004e5a:	613b      	str	r3, [r7, #16]
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f003 0301 	and.w	r3, r3, #1
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d07d      	beq.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e70:	4b4f      	ldr	r3, [pc, #316]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e72:	69db      	ldr	r3, [r3, #28]
 8004e74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d10d      	bne.n	8004e98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e7c:	4b4c      	ldr	r3, [pc, #304]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e7e:	69db      	ldr	r3, [r3, #28]
 8004e80:	4a4b      	ldr	r2, [pc, #300]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e86:	61d3      	str	r3, [r2, #28]
 8004e88:	4b49      	ldr	r3, [pc, #292]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e90:	60bb      	str	r3, [r7, #8]
 8004e92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e94:	2301      	movs	r3, #1
 8004e96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e98:	4b46      	ldr	r3, [pc, #280]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d118      	bne.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ea4:	4b43      	ldr	r3, [pc, #268]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	4a42      	ldr	r2, [pc, #264]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004eaa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eb0:	f7fd fb66 	bl	8002580 <HAL_GetTick>
 8004eb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb6:	e008      	b.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb8:	f7fd fb62 	bl	8002580 <HAL_GetTick>
 8004ebc:	4602      	mov	r2, r0
 8004ebe:	693b      	ldr	r3, [r7, #16]
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	2b64      	cmp	r3, #100	@ 0x64
 8004ec4:	d901      	bls.n	8004eca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e06d      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eca:	4b3a      	ldr	r3, [pc, #232]	@ (8004fb4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d0f0      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ed6:	4b36      	ldr	r3, [pc, #216]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ed8:	6a1b      	ldr	r3, [r3, #32]
 8004eda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ede:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d02e      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eee:	68fa      	ldr	r2, [r7, #12]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d027      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ef4:	4b2e      	ldr	r3, [pc, #184]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004ef6:	6a1b      	ldr	r3, [r3, #32]
 8004ef8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004efc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004efe:	4b2e      	ldr	r3, [pc, #184]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004f04:	4b2c      	ldr	r3, [pc, #176]	@ (8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004f0a:	4a29      	ldr	r2, [pc, #164]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f003 0301 	and.w	r3, r3, #1
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d014      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f1a:	f7fd fb31 	bl	8002580 <HAL_GetTick>
 8004f1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f20:	e00a      	b.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f22:	f7fd fb2d 	bl	8002580 <HAL_GetTick>
 8004f26:	4602      	mov	r2, r0
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	1ad3      	subs	r3, r2, r3
 8004f2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f30:	4293      	cmp	r3, r2
 8004f32:	d901      	bls.n	8004f38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004f34:	2303      	movs	r3, #3
 8004f36:	e036      	b.n	8004fa6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f38:	4b1d      	ldr	r3, [pc, #116]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d0ee      	beq.n	8004f22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f44:	4b1a      	ldr	r3, [pc, #104]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f46:	6a1b      	ldr	r3, [r3, #32]
 8004f48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	4917      	ldr	r1, [pc, #92]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f52:	4313      	orrs	r3, r2
 8004f54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f56:	7dfb      	ldrb	r3, [r7, #23]
 8004f58:	2b01      	cmp	r3, #1
 8004f5a:	d105      	bne.n	8004f68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f5c:	4b14      	ldr	r3, [pc, #80]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f5e:	69db      	ldr	r3, [r3, #28]
 8004f60:	4a13      	ldr	r2, [pc, #76]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f003 0302 	and.w	r3, r3, #2
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d008      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004f74:	4b0e      	ldr	r3, [pc, #56]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	490b      	ldr	r1, [pc, #44]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0310 	and.w	r3, r3, #16
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d008      	beq.n	8004fa4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f92:	4b07      	ldr	r3, [pc, #28]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004f94:	685b      	ldr	r3, [r3, #4]
 8004f96:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	68db      	ldr	r3, [r3, #12]
 8004f9e:	4904      	ldr	r1, [pc, #16]	@ (8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	3718      	adds	r7, #24
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bd80      	pop	{r7, pc}
 8004fae:	bf00      	nop
 8004fb0:	40021000 	.word	0x40021000
 8004fb4:	40007000 	.word	0x40007000
 8004fb8:	42420440 	.word	0x42420440

08004fbc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	b088      	sub	sp, #32
 8004fc0:	af00      	add	r7, sp, #0
 8004fc2:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004fc4:	2300      	movs	r3, #0
 8004fc6:	617b      	str	r3, [r7, #20]
 8004fc8:	2300      	movs	r3, #0
 8004fca:	61fb      	str	r3, [r7, #28]
 8004fcc:	2300      	movs	r3, #0
 8004fce:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	60fb      	str	r3, [r7, #12]
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2b10      	cmp	r3, #16
 8004fdc:	d00a      	beq.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	2b10      	cmp	r3, #16
 8004fe2:	f200 808a 	bhi.w	80050fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d045      	beq.n	8005078 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d075      	beq.n	80050de <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004ff2:	e082      	b.n	80050fa <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004ff4:	4b46      	ldr	r3, [pc, #280]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004ffa:	4b45      	ldr	r3, [pc, #276]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d07b      	beq.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	0c9b      	lsrs	r3, r3, #18
 800500a:	f003 030f 	and.w	r3, r3, #15
 800500e:	4a41      	ldr	r2, [pc, #260]	@ (8005114 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8005010:	5cd3      	ldrb	r3, [r2, r3]
 8005012:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800501a:	2b00      	cmp	r3, #0
 800501c:	d015      	beq.n	800504a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800501e:	4b3c      	ldr	r3, [pc, #240]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005020:	685b      	ldr	r3, [r3, #4]
 8005022:	0c5b      	lsrs	r3, r3, #17
 8005024:	f003 0301 	and.w	r3, r3, #1
 8005028:	4a3b      	ldr	r2, [pc, #236]	@ (8005118 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800502a:	5cd3      	ldrb	r3, [r2, r3]
 800502c:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005034:	2b00      	cmp	r3, #0
 8005036:	d00d      	beq.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005038:	4a38      	ldr	r2, [pc, #224]	@ (800511c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	fb02 f303 	mul.w	r3, r2, r3
 8005046:	61fb      	str	r3, [r7, #28]
 8005048:	e004      	b.n	8005054 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	4a34      	ldr	r2, [pc, #208]	@ (8005120 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800504e:	fb02 f303 	mul.w	r3, r2, r3
 8005052:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005054:	4b2e      	ldr	r3, [pc, #184]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8005056:	685b      	ldr	r3, [r3, #4]
 8005058:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800505c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005060:	d102      	bne.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	61bb      	str	r3, [r7, #24]
      break;
 8005066:	e04a      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8005068:	69fb      	ldr	r3, [r7, #28]
 800506a:	005b      	lsls	r3, r3, #1
 800506c:	4a2d      	ldr	r2, [pc, #180]	@ (8005124 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800506e:	fba2 2303 	umull	r2, r3, r2, r3
 8005072:	085b      	lsrs	r3, r3, #1
 8005074:	61bb      	str	r3, [r7, #24]
      break;
 8005076:	e042      	b.n	80050fe <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8005078:	4b25      	ldr	r3, [pc, #148]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800507a:	6a1b      	ldr	r3, [r3, #32]
 800507c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005084:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005088:	d108      	bne.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f003 0302 	and.w	r3, r3, #2
 8005090:	2b00      	cmp	r3, #0
 8005092:	d003      	beq.n	800509c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8005094:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005098:	61bb      	str	r3, [r7, #24]
 800509a:	e01f      	b.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050a2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80050a6:	d109      	bne.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80050a8:	4b19      	ldr	r3, [pc, #100]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ac:	f003 0302 	and.w	r3, r3, #2
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80050b4:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80050b8:	61bb      	str	r3, [r7, #24]
 80050ba:	e00f      	b.n	80050dc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80050c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050c6:	d11c      	bne.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80050c8:	4b11      	ldr	r3, [pc, #68]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d016      	beq.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80050d4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80050d8:	61bb      	str	r3, [r7, #24]
      break;
 80050da:	e012      	b.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80050dc:	e011      	b.n	8005102 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80050de:	f7ff fe85 	bl	8004dec <HAL_RCC_GetPCLK2Freq>
 80050e2:	4602      	mov	r2, r0
 80050e4:	4b0a      	ldr	r3, [pc, #40]	@ (8005110 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	0b9b      	lsrs	r3, r3, #14
 80050ea:	f003 0303 	and.w	r3, r3, #3
 80050ee:	3301      	adds	r3, #1
 80050f0:	005b      	lsls	r3, r3, #1
 80050f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80050f6:	61bb      	str	r3, [r7, #24]
      break;
 80050f8:	e004      	b.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80050fa:	bf00      	nop
 80050fc:	e002      	b.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80050fe:	bf00      	nop
 8005100:	e000      	b.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8005102:	bf00      	nop
    }
  }
  return (frequency);
 8005104:	69bb      	ldr	r3, [r7, #24]
}
 8005106:	4618      	mov	r0, r3
 8005108:	3720      	adds	r7, #32
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	40021000 	.word	0x40021000
 8005114:	08009d50 	.word	0x08009d50
 8005118:	08009d60 	.word	0x08009d60
 800511c:	007a1200 	.word	0x007a1200
 8005120:	003d0900 	.word	0x003d0900
 8005124:	aaaaaaab 	.word	0xaaaaaaab

08005128 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b082      	sub	sp, #8
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2b00      	cmp	r3, #0
 8005134:	d101      	bne.n	800513a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005136:	2301      	movs	r3, #1
 8005138:	e041      	b.n	80051be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005140:	b2db      	uxtb	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d106      	bne.n	8005154 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800514e:	6878      	ldr	r0, [r7, #4]
 8005150:	f7fd f8e2 	bl	8002318 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2202      	movs	r2, #2
 8005158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681a      	ldr	r2, [r3, #0]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	3304      	adds	r3, #4
 8005164:	4619      	mov	r1, r3
 8005166:	4610      	mov	r0, r2
 8005168:	f000 fa5c 	bl	8005624 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2201      	movs	r2, #1
 8005170:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	2201      	movs	r2, #1
 8005178:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051bc:	2300      	movs	r3, #0
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3708      	adds	r7, #8
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
	...

080051c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b085      	sub	sp, #20
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051d6:	b2db      	uxtb	r3, r3
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d001      	beq.n	80051e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e03a      	b.n	8005256 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2202      	movs	r2, #2
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f042 0201 	orr.w	r2, r2, #1
 80051f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a18      	ldr	r2, [pc, #96]	@ (8005260 <HAL_TIM_Base_Start_IT+0x98>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d00e      	beq.n	8005220 <HAL_TIM_Base_Start_IT+0x58>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800520a:	d009      	beq.n	8005220 <HAL_TIM_Base_Start_IT+0x58>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a14      	ldr	r2, [pc, #80]	@ (8005264 <HAL_TIM_Base_Start_IT+0x9c>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d004      	beq.n	8005220 <HAL_TIM_Base_Start_IT+0x58>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a13      	ldr	r2, [pc, #76]	@ (8005268 <HAL_TIM_Base_Start_IT+0xa0>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d111      	bne.n	8005244 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2b06      	cmp	r3, #6
 8005230:	d010      	beq.n	8005254 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0201 	orr.w	r2, r2, #1
 8005240:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005242:	e007      	b.n	8005254 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f042 0201 	orr.w	r2, r2, #1
 8005252:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005254:	2300      	movs	r3, #0
}
 8005256:	4618      	mov	r0, r3
 8005258:	3714      	adds	r7, #20
 800525a:	46bd      	mov	sp, r7
 800525c:	bc80      	pop	{r7}
 800525e:	4770      	bx	lr
 8005260:	40012c00 	.word	0x40012c00
 8005264:	40000400 	.word	0x40000400
 8005268:	40000800 	.word	0x40000800

0800526c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	691b      	ldr	r3, [r3, #16]
 8005282:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	f003 0302 	and.w	r3, r3, #2
 800528a:	2b00      	cmp	r3, #0
 800528c:	d020      	beq.n	80052d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	f003 0302 	and.w	r3, r3, #2
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f06f 0202 	mvn.w	r2, #2
 80052a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	f003 0303 	and.w	r3, r3, #3
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d003      	beq.n	80052be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f998 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 80052bc:	e005      	b.n	80052ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052be:	6878      	ldr	r0, [r7, #4]
 80052c0:	f000 f98b 	bl	80055da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f000 f99a 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d020      	beq.n	800531c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	f003 0304 	and.w	r3, r3, #4
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d01b      	beq.n	800531c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f06f 0204 	mvn.w	r2, #4
 80052ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2202      	movs	r2, #2
 80052f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	699b      	ldr	r3, [r3, #24]
 80052fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d003      	beq.n	800530a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f000 f972 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 8005308:	e005      	b.n	8005316 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 f965 	bl	80055da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f974 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2200      	movs	r2, #0
 800531a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b00      	cmp	r3, #0
 8005324:	d020      	beq.n	8005368 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	f003 0308 	and.w	r3, r3, #8
 800532c:	2b00      	cmp	r3, #0
 800532e:	d01b      	beq.n	8005368 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f06f 0208 	mvn.w	r2, #8
 8005338:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	2204      	movs	r2, #4
 800533e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69db      	ldr	r3, [r3, #28]
 8005346:	f003 0303 	and.w	r3, r3, #3
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f94c 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 8005354:	e005      	b.n	8005362 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005356:	6878      	ldr	r0, [r7, #4]
 8005358:	f000 f93f 	bl	80055da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800535c:	6878      	ldr	r0, [r7, #4]
 800535e:	f000 f94e 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	2200      	movs	r2, #0
 8005366:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	f003 0310 	and.w	r3, r3, #16
 800536e:	2b00      	cmp	r3, #0
 8005370:	d020      	beq.n	80053b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	f003 0310 	and.w	r3, r3, #16
 8005378:	2b00      	cmp	r3, #0
 800537a:	d01b      	beq.n	80053b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f06f 0210 	mvn.w	r2, #16
 8005384:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2208      	movs	r2, #8
 800538a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	69db      	ldr	r3, [r3, #28]
 8005392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005396:	2b00      	cmp	r3, #0
 8005398:	d003      	beq.n	80053a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800539a:	6878      	ldr	r0, [r7, #4]
 800539c:	f000 f926 	bl	80055ec <HAL_TIM_IC_CaptureCallback>
 80053a0:	e005      	b.n	80053ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f919 	bl	80055da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80053a8:	6878      	ldr	r0, [r7, #4]
 80053aa:	f000 f928 	bl	80055fe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053b4:	68bb      	ldr	r3, [r7, #8]
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00c      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d007      	beq.n	80053d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f06f 0201 	mvn.w	r2, #1
 80053d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7fc fc5c 	bl	8001c90 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d00c      	beq.n	80053fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d007      	beq.n	80053fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053f6:	6878      	ldr	r0, [r7, #4]
 80053f8:	f000 fa7f 	bl	80058fa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005402:	2b00      	cmp	r3, #0
 8005404:	d00c      	beq.n	8005420 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005418:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f8f8 	bl	8005610 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	f003 0320 	and.w	r3, r3, #32
 8005426:	2b00      	cmp	r3, #0
 8005428:	d00c      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f003 0320 	and.w	r3, r3, #32
 8005430:	2b00      	cmp	r3, #0
 8005432:	d007      	beq.n	8005444 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f06f 0220 	mvn.w	r2, #32
 800543c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 fa52 	bl	80058e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005444:	bf00      	nop
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
 8005454:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005456:	2300      	movs	r3, #0
 8005458:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005460:	2b01      	cmp	r3, #1
 8005462:	d101      	bne.n	8005468 <HAL_TIM_ConfigClockSource+0x1c>
 8005464:	2302      	movs	r3, #2
 8005466:	e0b4      	b.n	80055d2 <HAL_TIM_ConfigClockSource+0x186>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2201      	movs	r2, #1
 800546c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2202      	movs	r2, #2
 8005474:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005486:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800548e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	68ba      	ldr	r2, [r7, #8]
 8005496:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054a0:	d03e      	beq.n	8005520 <HAL_TIM_ConfigClockSource+0xd4>
 80054a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054a6:	f200 8087 	bhi.w	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054aa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054ae:	f000 8086 	beq.w	80055be <HAL_TIM_ConfigClockSource+0x172>
 80054b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054b6:	d87f      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054b8:	2b70      	cmp	r3, #112	@ 0x70
 80054ba:	d01a      	beq.n	80054f2 <HAL_TIM_ConfigClockSource+0xa6>
 80054bc:	2b70      	cmp	r3, #112	@ 0x70
 80054be:	d87b      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054c0:	2b60      	cmp	r3, #96	@ 0x60
 80054c2:	d050      	beq.n	8005566 <HAL_TIM_ConfigClockSource+0x11a>
 80054c4:	2b60      	cmp	r3, #96	@ 0x60
 80054c6:	d877      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054c8:	2b50      	cmp	r3, #80	@ 0x50
 80054ca:	d03c      	beq.n	8005546 <HAL_TIM_ConfigClockSource+0xfa>
 80054cc:	2b50      	cmp	r3, #80	@ 0x50
 80054ce:	d873      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054d0:	2b40      	cmp	r3, #64	@ 0x40
 80054d2:	d058      	beq.n	8005586 <HAL_TIM_ConfigClockSource+0x13a>
 80054d4:	2b40      	cmp	r3, #64	@ 0x40
 80054d6:	d86f      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054d8:	2b30      	cmp	r3, #48	@ 0x30
 80054da:	d064      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0x15a>
 80054dc:	2b30      	cmp	r3, #48	@ 0x30
 80054de:	d86b      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054e0:	2b20      	cmp	r3, #32
 80054e2:	d060      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0x15a>
 80054e4:	2b20      	cmp	r3, #32
 80054e6:	d867      	bhi.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d05c      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0x15a>
 80054ec:	2b10      	cmp	r3, #16
 80054ee:	d05a      	beq.n	80055a6 <HAL_TIM_ConfigClockSource+0x15a>
 80054f0:	e062      	b.n	80055b8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005502:	f000 f974 	bl	80057ee <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	689b      	ldr	r3, [r3, #8]
 800550c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005514:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	68ba      	ldr	r2, [r7, #8]
 800551c:	609a      	str	r2, [r3, #8]
      break;
 800551e:	e04f      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005530:	f000 f95d 	bl	80057ee <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	689a      	ldr	r2, [r3, #8]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005542:	609a      	str	r2, [r3, #8]
      break;
 8005544:	e03c      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005552:	461a      	mov	r2, r3
 8005554:	f000 f8d4 	bl	8005700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2150      	movs	r1, #80	@ 0x50
 800555e:	4618      	mov	r0, r3
 8005560:	f000 f92b 	bl	80057ba <TIM_ITRx_SetConfig>
      break;
 8005564:	e02c      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005572:	461a      	mov	r2, r3
 8005574:	f000 f8f2 	bl	800575c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	2160      	movs	r1, #96	@ 0x60
 800557e:	4618      	mov	r0, r3
 8005580:	f000 f91b 	bl	80057ba <TIM_ITRx_SetConfig>
      break;
 8005584:	e01c      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800558a:	683b      	ldr	r3, [r7, #0]
 800558c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005592:	461a      	mov	r2, r3
 8005594:	f000 f8b4 	bl	8005700 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	2140      	movs	r1, #64	@ 0x40
 800559e:	4618      	mov	r0, r3
 80055a0:	f000 f90b 	bl	80057ba <TIM_ITRx_SetConfig>
      break;
 80055a4:	e00c      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4619      	mov	r1, r3
 80055b0:	4610      	mov	r0, r2
 80055b2:	f000 f902 	bl	80057ba <TIM_ITRx_SetConfig>
      break;
 80055b6:	e003      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	73fb      	strb	r3, [r7, #15]
      break;
 80055bc:	e000      	b.n	80055c0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80055be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80055d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}

080055da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bc80      	pop	{r7}
 80055ea:	4770      	bx	lr

080055ec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055ec:	b480      	push	{r7}
 80055ee:	b083      	sub	sp, #12
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055f4:	bf00      	nop
 80055f6:	370c      	adds	r7, #12
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bc80      	pop	{r7}
 80055fc:	4770      	bx	lr

080055fe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055fe:	b480      	push	{r7}
 8005600:	b083      	sub	sp, #12
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005606:	bf00      	nop
 8005608:	370c      	adds	r7, #12
 800560a:	46bd      	mov	sp, r7
 800560c:	bc80      	pop	{r7}
 800560e:	4770      	bx	lr

08005610 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005610:	b480      	push	{r7}
 8005612:	b083      	sub	sp, #12
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005618:	bf00      	nop
 800561a:	370c      	adds	r7, #12
 800561c:	46bd      	mov	sp, r7
 800561e:	bc80      	pop	{r7}
 8005620:	4770      	bx	lr
	...

08005624 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005624:	b480      	push	{r7}
 8005626:	b085      	sub	sp, #20
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a2f      	ldr	r2, [pc, #188]	@ (80056f4 <TIM_Base_SetConfig+0xd0>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d00b      	beq.n	8005654 <TIM_Base_SetConfig+0x30>
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005642:	d007      	beq.n	8005654 <TIM_Base_SetConfig+0x30>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a2c      	ldr	r2, [pc, #176]	@ (80056f8 <TIM_Base_SetConfig+0xd4>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d003      	beq.n	8005654 <TIM_Base_SetConfig+0x30>
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	4a2b      	ldr	r2, [pc, #172]	@ (80056fc <TIM_Base_SetConfig+0xd8>)
 8005650:	4293      	cmp	r3, r2
 8005652:	d108      	bne.n	8005666 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800565a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	68fa      	ldr	r2, [r7, #12]
 8005662:	4313      	orrs	r3, r2
 8005664:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a22      	ldr	r2, [pc, #136]	@ (80056f4 <TIM_Base_SetConfig+0xd0>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d00b      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005674:	d007      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a1f      	ldr	r2, [pc, #124]	@ (80056f8 <TIM_Base_SetConfig+0xd4>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d003      	beq.n	8005686 <TIM_Base_SetConfig+0x62>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a1e      	ldr	r2, [pc, #120]	@ (80056fc <TIM_Base_SetConfig+0xd8>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d108      	bne.n	8005698 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800568c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	68fa      	ldr	r2, [r7, #12]
 8005694:	4313      	orrs	r3, r2
 8005696:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	695b      	ldr	r3, [r3, #20]
 80056a2:	4313      	orrs	r3, r2
 80056a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	689a      	ldr	r2, [r3, #8]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	681a      	ldr	r2, [r3, #0]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	4a0d      	ldr	r2, [pc, #52]	@ (80056f4 <TIM_Base_SetConfig+0xd0>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d103      	bne.n	80056cc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	691a      	ldr	r2, [r3, #16]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2201      	movs	r2, #1
 80056d0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	691b      	ldr	r3, [r3, #16]
 80056d6:	f003 0301 	and.w	r3, r3, #1
 80056da:	2b00      	cmp	r3, #0
 80056dc:	d005      	beq.n	80056ea <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	691b      	ldr	r3, [r3, #16]
 80056e2:	f023 0201 	bic.w	r2, r3, #1
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	611a      	str	r2, [r3, #16]
  }
}
 80056ea:	bf00      	nop
 80056ec:	3714      	adds	r7, #20
 80056ee:	46bd      	mov	sp, r7
 80056f0:	bc80      	pop	{r7}
 80056f2:	4770      	bx	lr
 80056f4:	40012c00 	.word	0x40012c00
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800

08005700 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6a1b      	ldr	r3, [r3, #32]
 8005710:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6a1b      	ldr	r3, [r3, #32]
 8005716:	f023 0201 	bic.w	r2, r3, #1
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800572a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	011b      	lsls	r3, r3, #4
 8005730:	693a      	ldr	r2, [r7, #16]
 8005732:	4313      	orrs	r3, r2
 8005734:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	f023 030a 	bic.w	r3, r3, #10
 800573c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	4313      	orrs	r3, r2
 8005744:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	693a      	ldr	r2, [r7, #16]
 800574a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	697a      	ldr	r2, [r7, #20]
 8005750:	621a      	str	r2, [r3, #32]
}
 8005752:	bf00      	nop
 8005754:	371c      	adds	r7, #28
 8005756:	46bd      	mov	sp, r7
 8005758:	bc80      	pop	{r7}
 800575a:	4770      	bx	lr

0800575c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	6a1b      	ldr	r3, [r3, #32]
 800576c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	6a1b      	ldr	r3, [r3, #32]
 8005772:	f023 0210 	bic.w	r2, r3, #16
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	699b      	ldr	r3, [r3, #24]
 800577e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005780:	693b      	ldr	r3, [r7, #16]
 8005782:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005786:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	031b      	lsls	r3, r3, #12
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005792:	697b      	ldr	r3, [r7, #20]
 8005794:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005798:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800579a:	68bb      	ldr	r3, [r7, #8]
 800579c:	011b      	lsls	r3, r3, #4
 800579e:	697a      	ldr	r2, [r7, #20]
 80057a0:	4313      	orrs	r3, r2
 80057a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	693a      	ldr	r2, [r7, #16]
 80057a8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	621a      	str	r2, [r3, #32]
}
 80057b0:	bf00      	nop
 80057b2:	371c      	adds	r7, #28
 80057b4:	46bd      	mov	sp, r7
 80057b6:	bc80      	pop	{r7}
 80057b8:	4770      	bx	lr

080057ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b085      	sub	sp, #20
 80057be:	af00      	add	r7, sp, #0
 80057c0:	6078      	str	r0, [r7, #4]
 80057c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057d2:	683a      	ldr	r2, [r7, #0]
 80057d4:	68fb      	ldr	r3, [r7, #12]
 80057d6:	4313      	orrs	r3, r2
 80057d8:	f043 0307 	orr.w	r3, r3, #7
 80057dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	68fa      	ldr	r2, [r7, #12]
 80057e2:	609a      	str	r2, [r3, #8]
}
 80057e4:	bf00      	nop
 80057e6:	3714      	adds	r7, #20
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bc80      	pop	{r7}
 80057ec:	4770      	bx	lr

080057ee <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b087      	sub	sp, #28
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	60f8      	str	r0, [r7, #12]
 80057f6:	60b9      	str	r1, [r7, #8]
 80057f8:	607a      	str	r2, [r7, #4]
 80057fa:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	689b      	ldr	r3, [r3, #8]
 8005800:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005808:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	021a      	lsls	r2, r3, #8
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	431a      	orrs	r2, r3
 8005812:	68bb      	ldr	r3, [r7, #8]
 8005814:	4313      	orrs	r3, r2
 8005816:	697a      	ldr	r2, [r7, #20]
 8005818:	4313      	orrs	r3, r2
 800581a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	697a      	ldr	r2, [r7, #20]
 8005820:	609a      	str	r2, [r3, #8]
}
 8005822:	bf00      	nop
 8005824:	371c      	adds	r7, #28
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr

0800582c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800583c:	2b01      	cmp	r3, #1
 800583e:	d101      	bne.n	8005844 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005840:	2302      	movs	r3, #2
 8005842:	e046      	b.n	80058d2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2201      	movs	r2, #1
 8005848:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	2202      	movs	r2, #2
 8005850:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800586a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	68fa      	ldr	r2, [r7, #12]
 8005872:	4313      	orrs	r3, r2
 8005874:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	68fa      	ldr	r2, [r7, #12]
 800587c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a16      	ldr	r2, [pc, #88]	@ (80058dc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d00e      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005890:	d009      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	4a12      	ldr	r2, [pc, #72]	@ (80058e0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005898:	4293      	cmp	r3, r2
 800589a:	d004      	beq.n	80058a6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	4a10      	ldr	r2, [pc, #64]	@ (80058e4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d10c      	bne.n	80058c0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80058ac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	68ba      	ldr	r2, [r7, #8]
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2201      	movs	r2, #1
 80058c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80058d0:	2300      	movs	r3, #0
}
 80058d2:	4618      	mov	r0, r3
 80058d4:	3714      	adds	r7, #20
 80058d6:	46bd      	mov	sp, r7
 80058d8:	bc80      	pop	{r7}
 80058da:	4770      	bx	lr
 80058dc:	40012c00 	.word	0x40012c00
 80058e0:	40000400 	.word	0x40000400
 80058e4:	40000800 	.word	0x40000800

080058e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058e8:	b480      	push	{r7}
 80058ea:	b083      	sub	sp, #12
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058f0:	bf00      	nop
 80058f2:	370c      	adds	r7, #12
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bc80      	pop	{r7}
 80058f8:	4770      	bx	lr

080058fa <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058fa:	b480      	push	{r7}
 80058fc:	b083      	sub	sp, #12
 80058fe:	af00      	add	r7, sp, #0
 8005900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005902:	bf00      	nop
 8005904:	370c      	adds	r7, #12
 8005906:	46bd      	mov	sp, r7
 8005908:	bc80      	pop	{r7}
 800590a:	4770      	bx	lr

0800590c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b082      	sub	sp, #8
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d101      	bne.n	800591e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800591a:	2301      	movs	r3, #1
 800591c:	e042      	b.n	80059a4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d106      	bne.n	8005938 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005932:	6878      	ldr	r0, [r7, #4]
 8005934:	f7fc fd52 	bl	80023dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2224      	movs	r2, #36	@ 0x24
 800593c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68da      	ldr	r2, [r3, #12]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800594e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005950:	6878      	ldr	r0, [r7, #4]
 8005952:	f000 fdb7 	bl	80064c4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	691a      	ldr	r2, [r3, #16]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005964:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	695a      	ldr	r2, [r3, #20]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005974:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	68da      	ldr	r2, [r3, #12]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005984:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	2200      	movs	r2, #0
 800598a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2220      	movs	r2, #32
 8005990:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2200      	movs	r2, #0
 80059a0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3708      	adds	r7, #8
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b08a      	sub	sp, #40	@ 0x28
 80059b0:	af02      	add	r7, sp, #8
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	4613      	mov	r3, r2
 80059ba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80059bc:	2300      	movs	r3, #0
 80059be:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	2b20      	cmp	r3, #32
 80059ca:	d175      	bne.n	8005ab8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80059cc:	68bb      	ldr	r3, [r7, #8]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_UART_Transmit+0x2c>
 80059d2:	88fb      	ldrh	r3, [r7, #6]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d101      	bne.n	80059dc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80059d8:	2301      	movs	r3, #1
 80059da:	e06e      	b.n	8005aba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2200      	movs	r2, #0
 80059e0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	2221      	movs	r2, #33	@ 0x21
 80059e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80059ea:	f7fc fdc9 	bl	8002580 <HAL_GetTick>
 80059ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	88fa      	ldrh	r2, [r7, #6]
 80059f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	88fa      	ldrh	r2, [r7, #6]
 80059fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	689b      	ldr	r3, [r3, #8]
 8005a00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a04:	d108      	bne.n	8005a18 <HAL_UART_Transmit+0x6c>
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	691b      	ldr	r3, [r3, #16]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d104      	bne.n	8005a18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a0e:	2300      	movs	r3, #0
 8005a10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a12:	68bb      	ldr	r3, [r7, #8]
 8005a14:	61bb      	str	r3, [r7, #24]
 8005a16:	e003      	b.n	8005a20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005a20:	e02e      	b.n	8005a80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a22:	683b      	ldr	r3, [r7, #0]
 8005a24:	9300      	str	r3, [sp, #0]
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	2200      	movs	r2, #0
 8005a2a:	2180      	movs	r1, #128	@ 0x80
 8005a2c:	68f8      	ldr	r0, [r7, #12]
 8005a2e:	f000 fb1c 	bl	800606a <UART_WaitOnFlagUntilTimeout>
 8005a32:	4603      	mov	r3, r0
 8005a34:	2b00      	cmp	r3, #0
 8005a36:	d005      	beq.n	8005a44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2220      	movs	r2, #32
 8005a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005a40:	2303      	movs	r3, #3
 8005a42:	e03a      	b.n	8005aba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10b      	bne.n	8005a62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	881b      	ldrh	r3, [r3, #0]
 8005a4e:	461a      	mov	r2, r3
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	3302      	adds	r3, #2
 8005a5e:	61bb      	str	r3, [r7, #24]
 8005a60:	e007      	b.n	8005a72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	781a      	ldrb	r2, [r3, #0]
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	3301      	adds	r3, #1
 8005a70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a76:	b29b      	uxth	r3, r3
 8005a78:	3b01      	subs	r3, #1
 8005a7a:	b29a      	uxth	r2, r3
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1cb      	bne.n	8005a22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	9300      	str	r3, [sp, #0]
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2200      	movs	r2, #0
 8005a92:	2140      	movs	r1, #64	@ 0x40
 8005a94:	68f8      	ldr	r0, [r7, #12]
 8005a96:	f000 fae8 	bl	800606a <UART_WaitOnFlagUntilTimeout>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d005      	beq.n	8005aac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2220      	movs	r2, #32
 8005aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e006      	b.n	8005aba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	2220      	movs	r2, #32
 8005ab0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	e000      	b.n	8005aba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005ab8:	2302      	movs	r3, #2
  }
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3720      	adds	r7, #32
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	60f8      	str	r0, [r7, #12]
 8005aca:	60b9      	str	r1, [r7, #8]
 8005acc:	4613      	mov	r3, r2
 8005ace:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005ad6:	b2db      	uxtb	r3, r3
 8005ad8:	2b20      	cmp	r3, #32
 8005ada:	d112      	bne.n	8005b02 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d002      	beq.n	8005ae8 <HAL_UART_Receive_IT+0x26>
 8005ae2:	88fb      	ldrh	r3, [r7, #6]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d101      	bne.n	8005aec <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e00b      	b.n	8005b04 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	2200      	movs	r2, #0
 8005af0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005af2:	88fb      	ldrh	r3, [r7, #6]
 8005af4:	461a      	mov	r2, r3
 8005af6:	68b9      	ldr	r1, [r7, #8]
 8005af8:	68f8      	ldr	r0, [r7, #12]
 8005afa:	f000 fb0f 	bl	800611c <UART_Start_Receive_IT>
 8005afe:	4603      	mov	r3, r0
 8005b00:	e000      	b.n	8005b04 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8005b02:	2302      	movs	r3, #2
  }
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	3710      	adds	r7, #16
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}

08005b0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b0c:	b580      	push	{r7, lr}
 8005b0e:	b0ba      	sub	sp, #232	@ 0xe8
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8005b32:	2300      	movs	r3, #0
 8005b34:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b42:	f003 030f 	and.w	r3, r3, #15
 8005b46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005b4a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d10f      	bne.n	8005b72 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b56:	f003 0320 	and.w	r3, r3, #32
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d009      	beq.n	8005b72 <HAL_UART_IRQHandler+0x66>
 8005b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b62:	f003 0320 	and.w	r3, r3, #32
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d003      	beq.n	8005b72 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005b6a:	6878      	ldr	r0, [r7, #4]
 8005b6c:	f000 fbec 	bl	8006348 <UART_Receive_IT>
      return;
 8005b70:	e25b      	b.n	800602a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005b72:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	f000 80de 	beq.w	8005d38 <HAL_UART_IRQHandler+0x22c>
 8005b7c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005b80:	f003 0301 	and.w	r3, r3, #1
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d106      	bne.n	8005b96 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b8c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	f000 80d1 	beq.w	8005d38 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b9a:	f003 0301 	and.w	r3, r3, #1
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00b      	beq.n	8005bba <HAL_UART_IRQHandler+0xae>
 8005ba2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d005      	beq.n	8005bba <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bb2:	f043 0201 	orr.w	r2, r3, #1
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005bbe:	f003 0304 	and.w	r3, r3, #4
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d00b      	beq.n	8005bde <HAL_UART_IRQHandler+0xd2>
 8005bc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bca:	f003 0301 	and.w	r3, r3, #1
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d005      	beq.n	8005bde <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bd6:	f043 0202 	orr.w	r2, r3, #2
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005be2:	f003 0302 	and.w	r3, r3, #2
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d00b      	beq.n	8005c02 <HAL_UART_IRQHandler+0xf6>
 8005bea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005bee:	f003 0301 	and.w	r3, r3, #1
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d005      	beq.n	8005c02 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bfa:	f043 0204 	orr.w	r2, r3, #4
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c06:	f003 0308 	and.w	r3, r3, #8
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d011      	beq.n	8005c32 <HAL_UART_IRQHandler+0x126>
 8005c0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c12:	f003 0320 	and.w	r3, r3, #32
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d105      	bne.n	8005c26 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005c1e:	f003 0301 	and.w	r3, r3, #1
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d005      	beq.n	8005c32 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c2a:	f043 0208 	orr.w	r2, r3, #8
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	f000 81f2 	beq.w	8006020 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005c40:	f003 0320 	and.w	r3, r3, #32
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d008      	beq.n	8005c5a <HAL_UART_IRQHandler+0x14e>
 8005c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005c4c:	f003 0320 	and.w	r3, r3, #32
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d002      	beq.n	8005c5a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fb77 	bl	8006348 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	695b      	ldr	r3, [r3, #20]
 8005c60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	bf14      	ite	ne
 8005c68:	2301      	movne	r3, #1
 8005c6a:	2300      	moveq	r3, #0
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c76:	f003 0308 	and.w	r3, r3, #8
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d103      	bne.n	8005c86 <HAL_UART_IRQHandler+0x17a>
 8005c7e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d04f      	beq.n	8005d26 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fa81 	bl	800618e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	695b      	ldr	r3, [r3, #20]
 8005c92:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d041      	beq.n	8005d1e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3314      	adds	r3, #20
 8005ca0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005ca8:	e853 3f00 	ldrex	r3, [r3]
 8005cac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005cb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005cb4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005cb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	3314      	adds	r3, #20
 8005cc2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8005cc6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005cca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8005cd2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005cd6:	e841 2300 	strex	r3, r2, [r1]
 8005cda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005cde:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d1d9      	bne.n	8005c9a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d013      	beq.n	8005d16 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cf2:	4a7e      	ldr	r2, [pc, #504]	@ (8005eec <HAL_UART_IRQHandler+0x3e0>)
 8005cf4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005cfa:	4618      	mov	r0, r3
 8005cfc:	f7fd fa1c 	bl	8003138 <HAL_DMA_Abort_IT>
 8005d00:	4603      	mov	r3, r0
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d016      	beq.n	8005d34 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005d10:	4610      	mov	r0, r2
 8005d12:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d14:	e00e      	b.n	8005d34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d16:	6878      	ldr	r0, [r7, #4]
 8005d18:	f000 f993 	bl	8006042 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d1c:	e00a      	b.n	8005d34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d1e:	6878      	ldr	r0, [r7, #4]
 8005d20:	f000 f98f 	bl	8006042 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d24:	e006      	b.n	8005d34 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d26:	6878      	ldr	r0, [r7, #4]
 8005d28:	f000 f98b 	bl	8006042 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8005d32:	e175      	b.n	8006020 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d34:	bf00      	nop
    return;
 8005d36:	e173      	b.n	8006020 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	f040 814f 	bne.w	8005fe0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005d46:	f003 0310 	and.w	r3, r3, #16
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	f000 8148 	beq.w	8005fe0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005d54:	f003 0310 	and.w	r3, r3, #16
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	f000 8141 	beq.w	8005fe0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d5e:	2300      	movs	r3, #0
 8005d60:	60bb      	str	r3, [r7, #8]
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	60bb      	str	r3, [r7, #8]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	685b      	ldr	r3, [r3, #4]
 8005d70:	60bb      	str	r3, [r7, #8]
 8005d72:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	695b      	ldr	r3, [r3, #20]
 8005d7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 80b6 	beq.w	8005ef0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	685b      	ldr	r3, [r3, #4]
 8005d8c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005d90:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	f000 8145 	beq.w	8006024 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005d9e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005da2:	429a      	cmp	r2, r3
 8005da4:	f080 813e 	bcs.w	8006024 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005dae:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	2b20      	cmp	r3, #32
 8005db8:	f000 8088 	beq.w	8005ecc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	330c      	adds	r3, #12
 8005dc2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005dca:	e853 3f00 	ldrex	r3, [r3]
 8005dce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8005dd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005dd6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dda:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	330c      	adds	r3, #12
 8005de4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005de8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005dec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005df0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005df4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005df8:	e841 2300 	strex	r3, r2, [r1]
 8005dfc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005e00:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d1d9      	bne.n	8005dbc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3314      	adds	r3, #20
 8005e0e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e10:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e12:	e853 3f00 	ldrex	r3, [r3]
 8005e16:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005e18:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e1a:	f023 0301 	bic.w	r3, r3, #1
 8005e1e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	3314      	adds	r3, #20
 8005e28:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005e2c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005e30:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e32:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005e34:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005e38:	e841 2300 	strex	r3, r2, [r1]
 8005e3c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005e3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d1e1      	bne.n	8005e08 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	3314      	adds	r3, #20
 8005e4a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e4e:	e853 3f00 	ldrex	r3, [r3]
 8005e52:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005e54:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e5a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	3314      	adds	r3, #20
 8005e64:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005e68:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005e6a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005e6e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005e70:	e841 2300 	strex	r3, r2, [r1]
 8005e74:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005e76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d1e3      	bne.n	8005e44 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	2200      	movs	r2, #0
 8005e88:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	330c      	adds	r3, #12
 8005e90:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e94:	e853 3f00 	ldrex	r3, [r3]
 8005e98:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e9c:	f023 0310 	bic.w	r3, r3, #16
 8005ea0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	330c      	adds	r3, #12
 8005eaa:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005eae:	65ba      	str	r2, [r7, #88]	@ 0x58
 8005eb0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eb2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005eb4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005eb6:	e841 2300 	strex	r3, r2, [r1]
 8005eba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005ebc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d1e3      	bne.n	8005e8a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	f7fd f8fb 	bl	80030c2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	b29b      	uxth	r3, r3
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	6878      	ldr	r0, [r7, #4]
 8005ee4:	f000 f8b6 	bl	8006054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ee8:	e09c      	b.n	8006024 <HAL_UART_IRQHandler+0x518>
 8005eea:	bf00      	nop
 8005eec:	08006253 	.word	0x08006253
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	1ad3      	subs	r3, r2, r3
 8005efc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	f000 808e 	beq.w	8006028 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005f0c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	f000 8089 	beq.w	8006028 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	330c      	adds	r3, #12
 8005f1c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f20:	e853 3f00 	ldrex	r3, [r3]
 8005f24:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005f26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f28:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005f2c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	330c      	adds	r3, #12
 8005f36:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005f3a:	647a      	str	r2, [r7, #68]	@ 0x44
 8005f3c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005f40:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005f42:	e841 2300 	strex	r3, r2, [r1]
 8005f46:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005f48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d1e3      	bne.n	8005f16 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	3314      	adds	r3, #20
 8005f54:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f58:	e853 3f00 	ldrex	r3, [r3]
 8005f5c:	623b      	str	r3, [r7, #32]
   return(result);
 8005f5e:	6a3b      	ldr	r3, [r7, #32]
 8005f60:	f023 0301 	bic.w	r3, r3, #1
 8005f64:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	3314      	adds	r3, #20
 8005f6e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005f72:	633a      	str	r2, [r7, #48]	@ 0x30
 8005f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f76:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f78:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f7a:	e841 2300 	strex	r3, r2, [r1]
 8005f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1e3      	bne.n	8005f4e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2220      	movs	r2, #32
 8005f8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	330c      	adds	r3, #12
 8005f9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	e853 3f00 	ldrex	r3, [r3]
 8005fa2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	f023 0310 	bic.w	r3, r3, #16
 8005faa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	330c      	adds	r3, #12
 8005fb4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005fb8:	61fa      	str	r2, [r7, #28]
 8005fba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fbc:	69b9      	ldr	r1, [r7, #24]
 8005fbe:	69fa      	ldr	r2, [r7, #28]
 8005fc0:	e841 2300 	strex	r3, r2, [r1]
 8005fc4:	617b      	str	r3, [r7, #20]
   return(result);
 8005fc6:	697b      	ldr	r3, [r7, #20]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e3      	bne.n	8005f94 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2202      	movs	r2, #2
 8005fd0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005fd2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005fd6:	4619      	mov	r1, r3
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 f83b 	bl	8006054 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005fde:	e023      	b.n	8006028 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005fe0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005fe4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d009      	beq.n	8006000 <HAL_UART_IRQHandler+0x4f4>
 8005fec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d003      	beq.n	8006000 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f93e 	bl	800627a <UART_Transmit_IT>
    return;
 8005ffe:	e014      	b.n	800602a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006000:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006004:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00e      	beq.n	800602a <HAL_UART_IRQHandler+0x51e>
 800600c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006014:	2b00      	cmp	r3, #0
 8006016:	d008      	beq.n	800602a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 f97d 	bl	8006318 <UART_EndTransmit_IT>
    return;
 800601e:	e004      	b.n	800602a <HAL_UART_IRQHandler+0x51e>
    return;
 8006020:	bf00      	nop
 8006022:	e002      	b.n	800602a <HAL_UART_IRQHandler+0x51e>
      return;
 8006024:	bf00      	nop
 8006026:	e000      	b.n	800602a <HAL_UART_IRQHandler+0x51e>
      return;
 8006028:	bf00      	nop
  }
}
 800602a:	37e8      	adds	r7, #232	@ 0xe8
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}

08006030 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006038:	bf00      	nop
 800603a:	370c      	adds	r7, #12
 800603c:	46bd      	mov	sp, r7
 800603e:	bc80      	pop	{r7}
 8006040:	4770      	bx	lr

08006042 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006042:	b480      	push	{r7}
 8006044:	b083      	sub	sp, #12
 8006046:	af00      	add	r7, sp, #0
 8006048:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800604a:	bf00      	nop
 800604c:	370c      	adds	r7, #12
 800604e:	46bd      	mov	sp, r7
 8006050:	bc80      	pop	{r7}
 8006052:	4770      	bx	lr

08006054 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006054:	b480      	push	{r7}
 8006056:	b083      	sub	sp, #12
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
 800605c:	460b      	mov	r3, r1
 800605e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	bc80      	pop	{r7}
 8006068:	4770      	bx	lr

0800606a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800606a:	b580      	push	{r7, lr}
 800606c:	b086      	sub	sp, #24
 800606e:	af00      	add	r7, sp, #0
 8006070:	60f8      	str	r0, [r7, #12]
 8006072:	60b9      	str	r1, [r7, #8]
 8006074:	603b      	str	r3, [r7, #0]
 8006076:	4613      	mov	r3, r2
 8006078:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800607a:	e03b      	b.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800607c:	6a3b      	ldr	r3, [r7, #32]
 800607e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006082:	d037      	beq.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006084:	f7fc fa7c 	bl	8002580 <HAL_GetTick>
 8006088:	4602      	mov	r2, r0
 800608a:	683b      	ldr	r3, [r7, #0]
 800608c:	1ad3      	subs	r3, r2, r3
 800608e:	6a3a      	ldr	r2, [r7, #32]
 8006090:	429a      	cmp	r2, r3
 8006092:	d302      	bcc.n	800609a <UART_WaitOnFlagUntilTimeout+0x30>
 8006094:	6a3b      	ldr	r3, [r7, #32]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d101      	bne.n	800609e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e03a      	b.n	8006114 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f003 0304 	and.w	r3, r3, #4
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d023      	beq.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060ac:	68bb      	ldr	r3, [r7, #8]
 80060ae:	2b80      	cmp	r3, #128	@ 0x80
 80060b0:	d020      	beq.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	2b40      	cmp	r3, #64	@ 0x40
 80060b6:	d01d      	beq.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0308 	and.w	r3, r3, #8
 80060c2:	2b08      	cmp	r3, #8
 80060c4:	d116      	bne.n	80060f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80060c6:	2300      	movs	r3, #0
 80060c8:	617b      	str	r3, [r7, #20]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	617b      	str	r3, [r7, #20]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	617b      	str	r3, [r7, #20]
 80060da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80060dc:	68f8      	ldr	r0, [r7, #12]
 80060de:	f000 f856 	bl	800618e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	2208      	movs	r2, #8
 80060e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2200      	movs	r2, #0
 80060ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80060f0:	2301      	movs	r3, #1
 80060f2:	e00f      	b.n	8006114 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	681a      	ldr	r2, [r3, #0]
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4013      	ands	r3, r2
 80060fe:	68ba      	ldr	r2, [r7, #8]
 8006100:	429a      	cmp	r2, r3
 8006102:	bf0c      	ite	eq
 8006104:	2301      	moveq	r3, #1
 8006106:	2300      	movne	r3, #0
 8006108:	b2db      	uxtb	r3, r3
 800610a:	461a      	mov	r2, r3
 800610c:	79fb      	ldrb	r3, [r7, #7]
 800610e:	429a      	cmp	r2, r3
 8006110:	d0b4      	beq.n	800607c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006112:	2300      	movs	r3, #0
}
 8006114:	4618      	mov	r0, r3
 8006116:	3718      	adds	r7, #24
 8006118:	46bd      	mov	sp, r7
 800611a:	bd80      	pop	{r7, pc}

0800611c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800611c:	b480      	push	{r7}
 800611e:	b085      	sub	sp, #20
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	4613      	mov	r3, r2
 8006128:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	68ba      	ldr	r2, [r7, #8]
 800612e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	88fa      	ldrh	r2, [r7, #6]
 8006134:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	88fa      	ldrh	r2, [r7, #6]
 800613a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	2200      	movs	r2, #0
 8006140:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2222      	movs	r2, #34	@ 0x22
 8006146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d007      	beq.n	8006162 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	68da      	ldr	r2, [r3, #12]
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006160:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	695a      	ldr	r2, [r3, #20]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f042 0201 	orr.w	r2, r2, #1
 8006170:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68da      	ldr	r2, [r3, #12]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f042 0220 	orr.w	r2, r2, #32
 8006180:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006182:	2300      	movs	r3, #0
}
 8006184:	4618      	mov	r0, r3
 8006186:	3714      	adds	r7, #20
 8006188:	46bd      	mov	sp, r7
 800618a:	bc80      	pop	{r7}
 800618c:	4770      	bx	lr

0800618e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800618e:	b480      	push	{r7}
 8006190:	b095      	sub	sp, #84	@ 0x54
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	330c      	adds	r3, #12
 800619c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800619e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061a0:	e853 3f00 	ldrex	r3, [r3]
 80061a4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061a8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	330c      	adds	r3, #12
 80061b4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80061b6:	643a      	str	r2, [r7, #64]	@ 0x40
 80061b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ba:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061be:	e841 2300 	strex	r3, r2, [r1]
 80061c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80061c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d1e5      	bne.n	8006196 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3314      	adds	r3, #20
 80061d0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061d2:	6a3b      	ldr	r3, [r7, #32]
 80061d4:	e853 3f00 	ldrex	r3, [r3]
 80061d8:	61fb      	str	r3, [r7, #28]
   return(result);
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	f023 0301 	bic.w	r3, r3, #1
 80061e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	3314      	adds	r3, #20
 80061e8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80061ea:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80061ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80061f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061f2:	e841 2300 	strex	r3, r2, [r1]
 80061f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80061f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d1e5      	bne.n	80061ca <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006202:	2b01      	cmp	r3, #1
 8006204:	d119      	bne.n	800623a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	330c      	adds	r3, #12
 800620c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	e853 3f00 	ldrex	r3, [r3]
 8006214:	60bb      	str	r3, [r7, #8]
   return(result);
 8006216:	68bb      	ldr	r3, [r7, #8]
 8006218:	f023 0310 	bic.w	r3, r3, #16
 800621c:	647b      	str	r3, [r7, #68]	@ 0x44
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	330c      	adds	r3, #12
 8006224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006226:	61ba      	str	r2, [r7, #24]
 8006228:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622a:	6979      	ldr	r1, [r7, #20]
 800622c:	69ba      	ldr	r2, [r7, #24]
 800622e:	e841 2300 	strex	r3, r2, [r1]
 8006232:	613b      	str	r3, [r7, #16]
   return(result);
 8006234:	693b      	ldr	r3, [r7, #16]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d1e5      	bne.n	8006206 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2220      	movs	r2, #32
 800623e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	2200      	movs	r2, #0
 8006246:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006248:	bf00      	nop
 800624a:	3754      	adds	r7, #84	@ 0x54
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr

08006252 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006252:	b580      	push	{r7, lr}
 8006254:	b084      	sub	sp, #16
 8006256:	af00      	add	r7, sp, #0
 8006258:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800625e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	2200      	movs	r2, #0
 8006264:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	2200      	movs	r2, #0
 800626a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800626c:	68f8      	ldr	r0, [r7, #12]
 800626e:	f7ff fee8 	bl	8006042 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006272:	bf00      	nop
 8006274:	3710      	adds	r7, #16
 8006276:	46bd      	mov	sp, r7
 8006278:	bd80      	pop	{r7, pc}

0800627a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800627a:	b480      	push	{r7}
 800627c:	b085      	sub	sp, #20
 800627e:	af00      	add	r7, sp, #0
 8006280:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006288:	b2db      	uxtb	r3, r3
 800628a:	2b21      	cmp	r3, #33	@ 0x21
 800628c:	d13e      	bne.n	800630c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006296:	d114      	bne.n	80062c2 <UART_Transmit_IT+0x48>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	691b      	ldr	r3, [r3, #16]
 800629c:	2b00      	cmp	r3, #0
 800629e:	d110      	bne.n	80062c2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	6a1b      	ldr	r3, [r3, #32]
 80062a4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	881b      	ldrh	r3, [r3, #0]
 80062aa:	461a      	mov	r2, r3
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80062b4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	6a1b      	ldr	r3, [r3, #32]
 80062ba:	1c9a      	adds	r2, r3, #2
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	621a      	str	r2, [r3, #32]
 80062c0:	e008      	b.n	80062d4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6a1b      	ldr	r3, [r3, #32]
 80062c6:	1c59      	adds	r1, r3, #1
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	6211      	str	r1, [r2, #32]
 80062cc:	781a      	ldrb	r2, [r3, #0]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80062d8:	b29b      	uxth	r3, r3
 80062da:	3b01      	subs	r3, #1
 80062dc:	b29b      	uxth	r3, r3
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	4619      	mov	r1, r3
 80062e2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d10f      	bne.n	8006308 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68da      	ldr	r2, [r3, #12]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80062f6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	68da      	ldr	r2, [r3, #12]
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006306:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006308:	2300      	movs	r3, #0
 800630a:	e000      	b.n	800630e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800630c:	2302      	movs	r3, #2
  }
}
 800630e:	4618      	mov	r0, r3
 8006310:	3714      	adds	r7, #20
 8006312:	46bd      	mov	sp, r7
 8006314:	bc80      	pop	{r7}
 8006316:	4770      	bx	lr

08006318 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800632e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2220      	movs	r2, #32
 8006334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7ff fe79 	bl	8006030 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800633e:	2300      	movs	r3, #0
}
 8006340:	4618      	mov	r0, r3
 8006342:	3708      	adds	r7, #8
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}

08006348 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006348:	b580      	push	{r7, lr}
 800634a:	b08c      	sub	sp, #48	@ 0x30
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006356:	b2db      	uxtb	r3, r3
 8006358:	2b22      	cmp	r3, #34	@ 0x22
 800635a:	f040 80ae 	bne.w	80064ba <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	689b      	ldr	r3, [r3, #8]
 8006362:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006366:	d117      	bne.n	8006398 <UART_Receive_IT+0x50>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d113      	bne.n	8006398 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006370:	2300      	movs	r3, #0
 8006372:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006378:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	b29b      	uxth	r3, r3
 8006382:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006386:	b29a      	uxth	r2, r3
 8006388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800638a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006390:	1c9a      	adds	r2, r3, #2
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	629a      	str	r2, [r3, #40]	@ 0x28
 8006396:	e026      	b.n	80063e6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800639c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800639e:	2300      	movs	r3, #0
 80063a0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063aa:	d007      	beq.n	80063bc <UART_Receive_IT+0x74>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d10a      	bne.n	80063ca <UART_Receive_IT+0x82>
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	691b      	ldr	r3, [r3, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d106      	bne.n	80063ca <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	b2da      	uxtb	r2, r3
 80063c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063c6:	701a      	strb	r2, [r3, #0]
 80063c8:	e008      	b.n	80063dc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	b2db      	uxtb	r3, r3
 80063d2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80063d6:	b2da      	uxtb	r2, r3
 80063d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063da:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063e0:	1c5a      	adds	r2, r3, #1
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	3b01      	subs	r3, #1
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	687a      	ldr	r2, [r7, #4]
 80063f2:	4619      	mov	r1, r3
 80063f4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d15d      	bne.n	80064b6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	68da      	ldr	r2, [r3, #12]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 0220 	bic.w	r2, r2, #32
 8006408:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68da      	ldr	r2, [r3, #12]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006418:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	695a      	ldr	r2, [r3, #20]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f022 0201 	bic.w	r2, r2, #1
 8006428:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2220      	movs	r2, #32
 800642e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800643c:	2b01      	cmp	r3, #1
 800643e:	d135      	bne.n	80064ac <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	2200      	movs	r2, #0
 8006444:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	330c      	adds	r3, #12
 800644c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	e853 3f00 	ldrex	r3, [r3]
 8006454:	613b      	str	r3, [r7, #16]
   return(result);
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f023 0310 	bic.w	r3, r3, #16
 800645c:	627b      	str	r3, [r7, #36]	@ 0x24
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	330c      	adds	r3, #12
 8006464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006466:	623a      	str	r2, [r7, #32]
 8006468:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800646a:	69f9      	ldr	r1, [r7, #28]
 800646c:	6a3a      	ldr	r2, [r7, #32]
 800646e:	e841 2300 	strex	r3, r2, [r1]
 8006472:	61bb      	str	r3, [r7, #24]
   return(result);
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1e5      	bne.n	8006446 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0310 	and.w	r3, r3, #16
 8006484:	2b10      	cmp	r3, #16
 8006486:	d10a      	bne.n	800649e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006488:	2300      	movs	r3, #0
 800648a:	60fb      	str	r3, [r7, #12]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	60fb      	str	r3, [r7, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	60fb      	str	r3, [r7, #12]
 800649c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80064a2:	4619      	mov	r1, r3
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f7ff fdd5 	bl	8006054 <HAL_UARTEx_RxEventCallback>
 80064aa:	e002      	b.n	80064b2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7fb fa1b 	bl	80018e8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80064b2:	2300      	movs	r3, #0
 80064b4:	e002      	b.n	80064bc <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80064b6:	2300      	movs	r3, #0
 80064b8:	e000      	b.n	80064bc <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80064ba:	2302      	movs	r3, #2
  }
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3730      	adds	r7, #48	@ 0x30
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	691b      	ldr	r3, [r3, #16]
 80064d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68da      	ldr	r2, [r3, #12]
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	430a      	orrs	r2, r1
 80064e0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	689a      	ldr	r2, [r3, #8]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	431a      	orrs	r2, r3
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	695b      	ldr	r3, [r3, #20]
 80064f0:	4313      	orrs	r3, r2
 80064f2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80064fe:	f023 030c 	bic.w	r3, r3, #12
 8006502:	687a      	ldr	r2, [r7, #4]
 8006504:	6812      	ldr	r2, [r2, #0]
 8006506:	68b9      	ldr	r1, [r7, #8]
 8006508:	430b      	orrs	r3, r1
 800650a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	695b      	ldr	r3, [r3, #20]
 8006512:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	699a      	ldr	r2, [r3, #24]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	430a      	orrs	r2, r1
 8006520:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a2c      	ldr	r2, [pc, #176]	@ (80065d8 <UART_SetConfig+0x114>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d103      	bne.n	8006534 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800652c:	f7fe fc5e 	bl	8004dec <HAL_RCC_GetPCLK2Freq>
 8006530:	60f8      	str	r0, [r7, #12]
 8006532:	e002      	b.n	800653a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006534:	f7fe fc46 	bl	8004dc4 <HAL_RCC_GetPCLK1Freq>
 8006538:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	009a      	lsls	r2, r3, #2
 8006544:	441a      	add	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006550:	4a22      	ldr	r2, [pc, #136]	@ (80065dc <UART_SetConfig+0x118>)
 8006552:	fba2 2303 	umull	r2, r3, r2, r3
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	0119      	lsls	r1, r3, #4
 800655a:	68fa      	ldr	r2, [r7, #12]
 800655c:	4613      	mov	r3, r2
 800655e:	009b      	lsls	r3, r3, #2
 8006560:	4413      	add	r3, r2
 8006562:	009a      	lsls	r2, r3, #2
 8006564:	441a      	add	r2, r3
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	009b      	lsls	r3, r3, #2
 800656c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006570:	4b1a      	ldr	r3, [pc, #104]	@ (80065dc <UART_SetConfig+0x118>)
 8006572:	fba3 0302 	umull	r0, r3, r3, r2
 8006576:	095b      	lsrs	r3, r3, #5
 8006578:	2064      	movs	r0, #100	@ 0x64
 800657a:	fb00 f303 	mul.w	r3, r0, r3
 800657e:	1ad3      	subs	r3, r2, r3
 8006580:	011b      	lsls	r3, r3, #4
 8006582:	3332      	adds	r3, #50	@ 0x32
 8006584:	4a15      	ldr	r2, [pc, #84]	@ (80065dc <UART_SetConfig+0x118>)
 8006586:	fba2 2303 	umull	r2, r3, r2, r3
 800658a:	095b      	lsrs	r3, r3, #5
 800658c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006590:	4419      	add	r1, r3
 8006592:	68fa      	ldr	r2, [r7, #12]
 8006594:	4613      	mov	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	009a      	lsls	r2, r3, #2
 800659c:	441a      	add	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80065a8:	4b0c      	ldr	r3, [pc, #48]	@ (80065dc <UART_SetConfig+0x118>)
 80065aa:	fba3 0302 	umull	r0, r3, r3, r2
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	2064      	movs	r0, #100	@ 0x64
 80065b2:	fb00 f303 	mul.w	r3, r0, r3
 80065b6:	1ad3      	subs	r3, r2, r3
 80065b8:	011b      	lsls	r3, r3, #4
 80065ba:	3332      	adds	r3, #50	@ 0x32
 80065bc:	4a07      	ldr	r2, [pc, #28]	@ (80065dc <UART_SetConfig+0x118>)
 80065be:	fba2 2303 	umull	r2, r3, r2, r3
 80065c2:	095b      	lsrs	r3, r3, #5
 80065c4:	f003 020f 	and.w	r2, r3, #15
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	440a      	add	r2, r1
 80065ce:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80065d0:	bf00      	nop
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}
 80065d8:	40013800 	.word	0x40013800
 80065dc:	51eb851f 	.word	0x51eb851f

080065e0 <__cvt>:
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065e6:	461d      	mov	r5, r3
 80065e8:	bfbb      	ittet	lt
 80065ea:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80065ee:	461d      	movlt	r5, r3
 80065f0:	2300      	movge	r3, #0
 80065f2:	232d      	movlt	r3, #45	@ 0x2d
 80065f4:	b088      	sub	sp, #32
 80065f6:	4614      	mov	r4, r2
 80065f8:	bfb8      	it	lt
 80065fa:	4614      	movlt	r4, r2
 80065fc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80065fe:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006600:	7013      	strb	r3, [r2, #0]
 8006602:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006604:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006608:	f023 0820 	bic.w	r8, r3, #32
 800660c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006610:	d005      	beq.n	800661e <__cvt+0x3e>
 8006612:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006616:	d100      	bne.n	800661a <__cvt+0x3a>
 8006618:	3601      	adds	r6, #1
 800661a:	2302      	movs	r3, #2
 800661c:	e000      	b.n	8006620 <__cvt+0x40>
 800661e:	2303      	movs	r3, #3
 8006620:	aa07      	add	r2, sp, #28
 8006622:	9204      	str	r2, [sp, #16]
 8006624:	aa06      	add	r2, sp, #24
 8006626:	e9cd a202 	strd	sl, r2, [sp, #8]
 800662a:	e9cd 3600 	strd	r3, r6, [sp]
 800662e:	4622      	mov	r2, r4
 8006630:	462b      	mov	r3, r5
 8006632:	f000 fec5 	bl	80073c0 <_dtoa_r>
 8006636:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800663a:	4607      	mov	r7, r0
 800663c:	d119      	bne.n	8006672 <__cvt+0x92>
 800663e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006640:	07db      	lsls	r3, r3, #31
 8006642:	d50e      	bpl.n	8006662 <__cvt+0x82>
 8006644:	eb00 0906 	add.w	r9, r0, r6
 8006648:	2200      	movs	r2, #0
 800664a:	2300      	movs	r3, #0
 800664c:	4620      	mov	r0, r4
 800664e:	4629      	mov	r1, r5
 8006650:	f7fa f9b4 	bl	80009bc <__aeabi_dcmpeq>
 8006654:	b108      	cbz	r0, 800665a <__cvt+0x7a>
 8006656:	f8cd 901c 	str.w	r9, [sp, #28]
 800665a:	2230      	movs	r2, #48	@ 0x30
 800665c:	9b07      	ldr	r3, [sp, #28]
 800665e:	454b      	cmp	r3, r9
 8006660:	d31e      	bcc.n	80066a0 <__cvt+0xc0>
 8006662:	4638      	mov	r0, r7
 8006664:	9b07      	ldr	r3, [sp, #28]
 8006666:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006668:	1bdb      	subs	r3, r3, r7
 800666a:	6013      	str	r3, [r2, #0]
 800666c:	b008      	add	sp, #32
 800666e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006672:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006676:	eb00 0906 	add.w	r9, r0, r6
 800667a:	d1e5      	bne.n	8006648 <__cvt+0x68>
 800667c:	7803      	ldrb	r3, [r0, #0]
 800667e:	2b30      	cmp	r3, #48	@ 0x30
 8006680:	d10a      	bne.n	8006698 <__cvt+0xb8>
 8006682:	2200      	movs	r2, #0
 8006684:	2300      	movs	r3, #0
 8006686:	4620      	mov	r0, r4
 8006688:	4629      	mov	r1, r5
 800668a:	f7fa f997 	bl	80009bc <__aeabi_dcmpeq>
 800668e:	b918      	cbnz	r0, 8006698 <__cvt+0xb8>
 8006690:	f1c6 0601 	rsb	r6, r6, #1
 8006694:	f8ca 6000 	str.w	r6, [sl]
 8006698:	f8da 3000 	ldr.w	r3, [sl]
 800669c:	4499      	add	r9, r3
 800669e:	e7d3      	b.n	8006648 <__cvt+0x68>
 80066a0:	1c59      	adds	r1, r3, #1
 80066a2:	9107      	str	r1, [sp, #28]
 80066a4:	701a      	strb	r2, [r3, #0]
 80066a6:	e7d9      	b.n	800665c <__cvt+0x7c>

080066a8 <__exponent>:
 80066a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80066aa:	2900      	cmp	r1, #0
 80066ac:	bfb6      	itet	lt
 80066ae:	232d      	movlt	r3, #45	@ 0x2d
 80066b0:	232b      	movge	r3, #43	@ 0x2b
 80066b2:	4249      	neglt	r1, r1
 80066b4:	2909      	cmp	r1, #9
 80066b6:	7002      	strb	r2, [r0, #0]
 80066b8:	7043      	strb	r3, [r0, #1]
 80066ba:	dd29      	ble.n	8006710 <__exponent+0x68>
 80066bc:	f10d 0307 	add.w	r3, sp, #7
 80066c0:	461d      	mov	r5, r3
 80066c2:	270a      	movs	r7, #10
 80066c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80066c8:	461a      	mov	r2, r3
 80066ca:	fb07 1416 	mls	r4, r7, r6, r1
 80066ce:	3430      	adds	r4, #48	@ 0x30
 80066d0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80066d4:	460c      	mov	r4, r1
 80066d6:	2c63      	cmp	r4, #99	@ 0x63
 80066d8:	4631      	mov	r1, r6
 80066da:	f103 33ff 	add.w	r3, r3, #4294967295
 80066de:	dcf1      	bgt.n	80066c4 <__exponent+0x1c>
 80066e0:	3130      	adds	r1, #48	@ 0x30
 80066e2:	1e94      	subs	r4, r2, #2
 80066e4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80066e8:	4623      	mov	r3, r4
 80066ea:	1c41      	adds	r1, r0, #1
 80066ec:	42ab      	cmp	r3, r5
 80066ee:	d30a      	bcc.n	8006706 <__exponent+0x5e>
 80066f0:	f10d 0309 	add.w	r3, sp, #9
 80066f4:	1a9b      	subs	r3, r3, r2
 80066f6:	42ac      	cmp	r4, r5
 80066f8:	bf88      	it	hi
 80066fa:	2300      	movhi	r3, #0
 80066fc:	3302      	adds	r3, #2
 80066fe:	4403      	add	r3, r0
 8006700:	1a18      	subs	r0, r3, r0
 8006702:	b003      	add	sp, #12
 8006704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006706:	f813 6b01 	ldrb.w	r6, [r3], #1
 800670a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800670e:	e7ed      	b.n	80066ec <__exponent+0x44>
 8006710:	2330      	movs	r3, #48	@ 0x30
 8006712:	3130      	adds	r1, #48	@ 0x30
 8006714:	7083      	strb	r3, [r0, #2]
 8006716:	70c1      	strb	r1, [r0, #3]
 8006718:	1d03      	adds	r3, r0, #4
 800671a:	e7f1      	b.n	8006700 <__exponent+0x58>

0800671c <_printf_float>:
 800671c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006720:	b091      	sub	sp, #68	@ 0x44
 8006722:	460c      	mov	r4, r1
 8006724:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006728:	4616      	mov	r6, r2
 800672a:	461f      	mov	r7, r3
 800672c:	4605      	mov	r5, r0
 800672e:	f000 fd39 	bl	80071a4 <_localeconv_r>
 8006732:	6803      	ldr	r3, [r0, #0]
 8006734:	4618      	mov	r0, r3
 8006736:	9308      	str	r3, [sp, #32]
 8006738:	f7f9 fd14 	bl	8000164 <strlen>
 800673c:	2300      	movs	r3, #0
 800673e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006740:	f8d8 3000 	ldr.w	r3, [r8]
 8006744:	9009      	str	r0, [sp, #36]	@ 0x24
 8006746:	3307      	adds	r3, #7
 8006748:	f023 0307 	bic.w	r3, r3, #7
 800674c:	f103 0208 	add.w	r2, r3, #8
 8006750:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006754:	f8d4 b000 	ldr.w	fp, [r4]
 8006758:	f8c8 2000 	str.w	r2, [r8]
 800675c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006760:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006764:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006766:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800676a:	f04f 32ff 	mov.w	r2, #4294967295
 800676e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006772:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006776:	4b9c      	ldr	r3, [pc, #624]	@ (80069e8 <_printf_float+0x2cc>)
 8006778:	f7fa f952 	bl	8000a20 <__aeabi_dcmpun>
 800677c:	bb70      	cbnz	r0, 80067dc <_printf_float+0xc0>
 800677e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006782:	f04f 32ff 	mov.w	r2, #4294967295
 8006786:	4b98      	ldr	r3, [pc, #608]	@ (80069e8 <_printf_float+0x2cc>)
 8006788:	f7fa f92c 	bl	80009e4 <__aeabi_dcmple>
 800678c:	bb30      	cbnz	r0, 80067dc <_printf_float+0xc0>
 800678e:	2200      	movs	r2, #0
 8006790:	2300      	movs	r3, #0
 8006792:	4640      	mov	r0, r8
 8006794:	4649      	mov	r1, r9
 8006796:	f7fa f91b 	bl	80009d0 <__aeabi_dcmplt>
 800679a:	b110      	cbz	r0, 80067a2 <_printf_float+0x86>
 800679c:	232d      	movs	r3, #45	@ 0x2d
 800679e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80067a2:	4a92      	ldr	r2, [pc, #584]	@ (80069ec <_printf_float+0x2d0>)
 80067a4:	4b92      	ldr	r3, [pc, #584]	@ (80069f0 <_printf_float+0x2d4>)
 80067a6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80067aa:	bf8c      	ite	hi
 80067ac:	4690      	movhi	r8, r2
 80067ae:	4698      	movls	r8, r3
 80067b0:	2303      	movs	r3, #3
 80067b2:	f04f 0900 	mov.w	r9, #0
 80067b6:	6123      	str	r3, [r4, #16]
 80067b8:	f02b 0304 	bic.w	r3, fp, #4
 80067bc:	6023      	str	r3, [r4, #0]
 80067be:	4633      	mov	r3, r6
 80067c0:	4621      	mov	r1, r4
 80067c2:	4628      	mov	r0, r5
 80067c4:	9700      	str	r7, [sp, #0]
 80067c6:	aa0f      	add	r2, sp, #60	@ 0x3c
 80067c8:	f000 f9d4 	bl	8006b74 <_printf_common>
 80067cc:	3001      	adds	r0, #1
 80067ce:	f040 8090 	bne.w	80068f2 <_printf_float+0x1d6>
 80067d2:	f04f 30ff 	mov.w	r0, #4294967295
 80067d6:	b011      	add	sp, #68	@ 0x44
 80067d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067dc:	4642      	mov	r2, r8
 80067de:	464b      	mov	r3, r9
 80067e0:	4640      	mov	r0, r8
 80067e2:	4649      	mov	r1, r9
 80067e4:	f7fa f91c 	bl	8000a20 <__aeabi_dcmpun>
 80067e8:	b148      	cbz	r0, 80067fe <_printf_float+0xe2>
 80067ea:	464b      	mov	r3, r9
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	bfb8      	it	lt
 80067f0:	232d      	movlt	r3, #45	@ 0x2d
 80067f2:	4a80      	ldr	r2, [pc, #512]	@ (80069f4 <_printf_float+0x2d8>)
 80067f4:	bfb8      	it	lt
 80067f6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80067fa:	4b7f      	ldr	r3, [pc, #508]	@ (80069f8 <_printf_float+0x2dc>)
 80067fc:	e7d3      	b.n	80067a6 <_printf_float+0x8a>
 80067fe:	6863      	ldr	r3, [r4, #4]
 8006800:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006804:	1c5a      	adds	r2, r3, #1
 8006806:	d13f      	bne.n	8006888 <_printf_float+0x16c>
 8006808:	2306      	movs	r3, #6
 800680a:	6063      	str	r3, [r4, #4]
 800680c:	2200      	movs	r2, #0
 800680e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006812:	6023      	str	r3, [r4, #0]
 8006814:	9206      	str	r2, [sp, #24]
 8006816:	aa0e      	add	r2, sp, #56	@ 0x38
 8006818:	e9cd a204 	strd	sl, r2, [sp, #16]
 800681c:	aa0d      	add	r2, sp, #52	@ 0x34
 800681e:	9203      	str	r2, [sp, #12]
 8006820:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006824:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006828:	6863      	ldr	r3, [r4, #4]
 800682a:	4642      	mov	r2, r8
 800682c:	9300      	str	r3, [sp, #0]
 800682e:	4628      	mov	r0, r5
 8006830:	464b      	mov	r3, r9
 8006832:	910a      	str	r1, [sp, #40]	@ 0x28
 8006834:	f7ff fed4 	bl	80065e0 <__cvt>
 8006838:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800683a:	4680      	mov	r8, r0
 800683c:	2947      	cmp	r1, #71	@ 0x47
 800683e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006840:	d128      	bne.n	8006894 <_printf_float+0x178>
 8006842:	1cc8      	adds	r0, r1, #3
 8006844:	db02      	blt.n	800684c <_printf_float+0x130>
 8006846:	6863      	ldr	r3, [r4, #4]
 8006848:	4299      	cmp	r1, r3
 800684a:	dd40      	ble.n	80068ce <_printf_float+0x1b2>
 800684c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006850:	fa5f fa8a 	uxtb.w	sl, sl
 8006854:	4652      	mov	r2, sl
 8006856:	3901      	subs	r1, #1
 8006858:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800685c:	910d      	str	r1, [sp, #52]	@ 0x34
 800685e:	f7ff ff23 	bl	80066a8 <__exponent>
 8006862:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006864:	4681      	mov	r9, r0
 8006866:	1813      	adds	r3, r2, r0
 8006868:	2a01      	cmp	r2, #1
 800686a:	6123      	str	r3, [r4, #16]
 800686c:	dc02      	bgt.n	8006874 <_printf_float+0x158>
 800686e:	6822      	ldr	r2, [r4, #0]
 8006870:	07d2      	lsls	r2, r2, #31
 8006872:	d501      	bpl.n	8006878 <_printf_float+0x15c>
 8006874:	3301      	adds	r3, #1
 8006876:	6123      	str	r3, [r4, #16]
 8006878:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800687c:	2b00      	cmp	r3, #0
 800687e:	d09e      	beq.n	80067be <_printf_float+0xa2>
 8006880:	232d      	movs	r3, #45	@ 0x2d
 8006882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006886:	e79a      	b.n	80067be <_printf_float+0xa2>
 8006888:	2947      	cmp	r1, #71	@ 0x47
 800688a:	d1bf      	bne.n	800680c <_printf_float+0xf0>
 800688c:	2b00      	cmp	r3, #0
 800688e:	d1bd      	bne.n	800680c <_printf_float+0xf0>
 8006890:	2301      	movs	r3, #1
 8006892:	e7ba      	b.n	800680a <_printf_float+0xee>
 8006894:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006898:	d9dc      	bls.n	8006854 <_printf_float+0x138>
 800689a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800689e:	d118      	bne.n	80068d2 <_printf_float+0x1b6>
 80068a0:	2900      	cmp	r1, #0
 80068a2:	6863      	ldr	r3, [r4, #4]
 80068a4:	dd0b      	ble.n	80068be <_printf_float+0x1a2>
 80068a6:	6121      	str	r1, [r4, #16]
 80068a8:	b913      	cbnz	r3, 80068b0 <_printf_float+0x194>
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	07d0      	lsls	r0, r2, #31
 80068ae:	d502      	bpl.n	80068b6 <_printf_float+0x19a>
 80068b0:	3301      	adds	r3, #1
 80068b2:	440b      	add	r3, r1
 80068b4:	6123      	str	r3, [r4, #16]
 80068b6:	f04f 0900 	mov.w	r9, #0
 80068ba:	65a1      	str	r1, [r4, #88]	@ 0x58
 80068bc:	e7dc      	b.n	8006878 <_printf_float+0x15c>
 80068be:	b913      	cbnz	r3, 80068c6 <_printf_float+0x1aa>
 80068c0:	6822      	ldr	r2, [r4, #0]
 80068c2:	07d2      	lsls	r2, r2, #31
 80068c4:	d501      	bpl.n	80068ca <_printf_float+0x1ae>
 80068c6:	3302      	adds	r3, #2
 80068c8:	e7f4      	b.n	80068b4 <_printf_float+0x198>
 80068ca:	2301      	movs	r3, #1
 80068cc:	e7f2      	b.n	80068b4 <_printf_float+0x198>
 80068ce:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80068d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80068d4:	4299      	cmp	r1, r3
 80068d6:	db05      	blt.n	80068e4 <_printf_float+0x1c8>
 80068d8:	6823      	ldr	r3, [r4, #0]
 80068da:	6121      	str	r1, [r4, #16]
 80068dc:	07d8      	lsls	r0, r3, #31
 80068de:	d5ea      	bpl.n	80068b6 <_printf_float+0x19a>
 80068e0:	1c4b      	adds	r3, r1, #1
 80068e2:	e7e7      	b.n	80068b4 <_printf_float+0x198>
 80068e4:	2900      	cmp	r1, #0
 80068e6:	bfcc      	ite	gt
 80068e8:	2201      	movgt	r2, #1
 80068ea:	f1c1 0202 	rsble	r2, r1, #2
 80068ee:	4413      	add	r3, r2
 80068f0:	e7e0      	b.n	80068b4 <_printf_float+0x198>
 80068f2:	6823      	ldr	r3, [r4, #0]
 80068f4:	055a      	lsls	r2, r3, #21
 80068f6:	d407      	bmi.n	8006908 <_printf_float+0x1ec>
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	4642      	mov	r2, r8
 80068fc:	4631      	mov	r1, r6
 80068fe:	4628      	mov	r0, r5
 8006900:	47b8      	blx	r7
 8006902:	3001      	adds	r0, #1
 8006904:	d12b      	bne.n	800695e <_printf_float+0x242>
 8006906:	e764      	b.n	80067d2 <_printf_float+0xb6>
 8006908:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800690c:	f240 80dc 	bls.w	8006ac8 <_printf_float+0x3ac>
 8006910:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006914:	2200      	movs	r2, #0
 8006916:	2300      	movs	r3, #0
 8006918:	f7fa f850 	bl	80009bc <__aeabi_dcmpeq>
 800691c:	2800      	cmp	r0, #0
 800691e:	d033      	beq.n	8006988 <_printf_float+0x26c>
 8006920:	2301      	movs	r3, #1
 8006922:	4631      	mov	r1, r6
 8006924:	4628      	mov	r0, r5
 8006926:	4a35      	ldr	r2, [pc, #212]	@ (80069fc <_printf_float+0x2e0>)
 8006928:	47b8      	blx	r7
 800692a:	3001      	adds	r0, #1
 800692c:	f43f af51 	beq.w	80067d2 <_printf_float+0xb6>
 8006930:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006934:	4543      	cmp	r3, r8
 8006936:	db02      	blt.n	800693e <_printf_float+0x222>
 8006938:	6823      	ldr	r3, [r4, #0]
 800693a:	07d8      	lsls	r0, r3, #31
 800693c:	d50f      	bpl.n	800695e <_printf_float+0x242>
 800693e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006942:	4631      	mov	r1, r6
 8006944:	4628      	mov	r0, r5
 8006946:	47b8      	blx	r7
 8006948:	3001      	adds	r0, #1
 800694a:	f43f af42 	beq.w	80067d2 <_printf_float+0xb6>
 800694e:	f04f 0900 	mov.w	r9, #0
 8006952:	f108 38ff 	add.w	r8, r8, #4294967295
 8006956:	f104 0a1a 	add.w	sl, r4, #26
 800695a:	45c8      	cmp	r8, r9
 800695c:	dc09      	bgt.n	8006972 <_printf_float+0x256>
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	079b      	lsls	r3, r3, #30
 8006962:	f100 8102 	bmi.w	8006b6a <_printf_float+0x44e>
 8006966:	68e0      	ldr	r0, [r4, #12]
 8006968:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800696a:	4298      	cmp	r0, r3
 800696c:	bfb8      	it	lt
 800696e:	4618      	movlt	r0, r3
 8006970:	e731      	b.n	80067d6 <_printf_float+0xba>
 8006972:	2301      	movs	r3, #1
 8006974:	4652      	mov	r2, sl
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	47b8      	blx	r7
 800697c:	3001      	adds	r0, #1
 800697e:	f43f af28 	beq.w	80067d2 <_printf_float+0xb6>
 8006982:	f109 0901 	add.w	r9, r9, #1
 8006986:	e7e8      	b.n	800695a <_printf_float+0x23e>
 8006988:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800698a:	2b00      	cmp	r3, #0
 800698c:	dc38      	bgt.n	8006a00 <_printf_float+0x2e4>
 800698e:	2301      	movs	r3, #1
 8006990:	4631      	mov	r1, r6
 8006992:	4628      	mov	r0, r5
 8006994:	4a19      	ldr	r2, [pc, #100]	@ (80069fc <_printf_float+0x2e0>)
 8006996:	47b8      	blx	r7
 8006998:	3001      	adds	r0, #1
 800699a:	f43f af1a 	beq.w	80067d2 <_printf_float+0xb6>
 800699e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80069a2:	ea59 0303 	orrs.w	r3, r9, r3
 80069a6:	d102      	bne.n	80069ae <_printf_float+0x292>
 80069a8:	6823      	ldr	r3, [r4, #0]
 80069aa:	07d9      	lsls	r1, r3, #31
 80069ac:	d5d7      	bpl.n	800695e <_printf_float+0x242>
 80069ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80069b2:	4631      	mov	r1, r6
 80069b4:	4628      	mov	r0, r5
 80069b6:	47b8      	blx	r7
 80069b8:	3001      	adds	r0, #1
 80069ba:	f43f af0a 	beq.w	80067d2 <_printf_float+0xb6>
 80069be:	f04f 0a00 	mov.w	sl, #0
 80069c2:	f104 0b1a 	add.w	fp, r4, #26
 80069c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80069c8:	425b      	negs	r3, r3
 80069ca:	4553      	cmp	r3, sl
 80069cc:	dc01      	bgt.n	80069d2 <_printf_float+0x2b6>
 80069ce:	464b      	mov	r3, r9
 80069d0:	e793      	b.n	80068fa <_printf_float+0x1de>
 80069d2:	2301      	movs	r3, #1
 80069d4:	465a      	mov	r2, fp
 80069d6:	4631      	mov	r1, r6
 80069d8:	4628      	mov	r0, r5
 80069da:	47b8      	blx	r7
 80069dc:	3001      	adds	r0, #1
 80069de:	f43f aef8 	beq.w	80067d2 <_printf_float+0xb6>
 80069e2:	f10a 0a01 	add.w	sl, sl, #1
 80069e6:	e7ee      	b.n	80069c6 <_printf_float+0x2aa>
 80069e8:	7fefffff 	.word	0x7fefffff
 80069ec:	08009d66 	.word	0x08009d66
 80069f0:	08009d62 	.word	0x08009d62
 80069f4:	08009d6e 	.word	0x08009d6e
 80069f8:	08009d6a 	.word	0x08009d6a
 80069fc:	08009ea1 	.word	0x08009ea1
 8006a00:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a02:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006a06:	4553      	cmp	r3, sl
 8006a08:	bfa8      	it	ge
 8006a0a:	4653      	movge	r3, sl
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	4699      	mov	r9, r3
 8006a10:	dc36      	bgt.n	8006a80 <_printf_float+0x364>
 8006a12:	f04f 0b00 	mov.w	fp, #0
 8006a16:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a1a:	f104 021a 	add.w	r2, r4, #26
 8006a1e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006a20:	930a      	str	r3, [sp, #40]	@ 0x28
 8006a22:	eba3 0309 	sub.w	r3, r3, r9
 8006a26:	455b      	cmp	r3, fp
 8006a28:	dc31      	bgt.n	8006a8e <_printf_float+0x372>
 8006a2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a2c:	459a      	cmp	sl, r3
 8006a2e:	dc3a      	bgt.n	8006aa6 <_printf_float+0x38a>
 8006a30:	6823      	ldr	r3, [r4, #0]
 8006a32:	07da      	lsls	r2, r3, #31
 8006a34:	d437      	bmi.n	8006aa6 <_printf_float+0x38a>
 8006a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a38:	ebaa 0903 	sub.w	r9, sl, r3
 8006a3c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006a3e:	ebaa 0303 	sub.w	r3, sl, r3
 8006a42:	4599      	cmp	r9, r3
 8006a44:	bfa8      	it	ge
 8006a46:	4699      	movge	r9, r3
 8006a48:	f1b9 0f00 	cmp.w	r9, #0
 8006a4c:	dc33      	bgt.n	8006ab6 <_printf_float+0x39a>
 8006a4e:	f04f 0800 	mov.w	r8, #0
 8006a52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006a56:	f104 0b1a 	add.w	fp, r4, #26
 8006a5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a5c:	ebaa 0303 	sub.w	r3, sl, r3
 8006a60:	eba3 0309 	sub.w	r3, r3, r9
 8006a64:	4543      	cmp	r3, r8
 8006a66:	f77f af7a 	ble.w	800695e <_printf_float+0x242>
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	465a      	mov	r2, fp
 8006a6e:	4631      	mov	r1, r6
 8006a70:	4628      	mov	r0, r5
 8006a72:	47b8      	blx	r7
 8006a74:	3001      	adds	r0, #1
 8006a76:	f43f aeac 	beq.w	80067d2 <_printf_float+0xb6>
 8006a7a:	f108 0801 	add.w	r8, r8, #1
 8006a7e:	e7ec      	b.n	8006a5a <_printf_float+0x33e>
 8006a80:	4642      	mov	r2, r8
 8006a82:	4631      	mov	r1, r6
 8006a84:	4628      	mov	r0, r5
 8006a86:	47b8      	blx	r7
 8006a88:	3001      	adds	r0, #1
 8006a8a:	d1c2      	bne.n	8006a12 <_printf_float+0x2f6>
 8006a8c:	e6a1      	b.n	80067d2 <_printf_float+0xb6>
 8006a8e:	2301      	movs	r3, #1
 8006a90:	4631      	mov	r1, r6
 8006a92:	4628      	mov	r0, r5
 8006a94:	920a      	str	r2, [sp, #40]	@ 0x28
 8006a96:	47b8      	blx	r7
 8006a98:	3001      	adds	r0, #1
 8006a9a:	f43f ae9a 	beq.w	80067d2 <_printf_float+0xb6>
 8006a9e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006aa0:	f10b 0b01 	add.w	fp, fp, #1
 8006aa4:	e7bb      	b.n	8006a1e <_printf_float+0x302>
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006aac:	4628      	mov	r0, r5
 8006aae:	47b8      	blx	r7
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d1c0      	bne.n	8006a36 <_printf_float+0x31a>
 8006ab4:	e68d      	b.n	80067d2 <_printf_float+0xb6>
 8006ab6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ab8:	464b      	mov	r3, r9
 8006aba:	4631      	mov	r1, r6
 8006abc:	4628      	mov	r0, r5
 8006abe:	4442      	add	r2, r8
 8006ac0:	47b8      	blx	r7
 8006ac2:	3001      	adds	r0, #1
 8006ac4:	d1c3      	bne.n	8006a4e <_printf_float+0x332>
 8006ac6:	e684      	b.n	80067d2 <_printf_float+0xb6>
 8006ac8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006acc:	f1ba 0f01 	cmp.w	sl, #1
 8006ad0:	dc01      	bgt.n	8006ad6 <_printf_float+0x3ba>
 8006ad2:	07db      	lsls	r3, r3, #31
 8006ad4:	d536      	bpl.n	8006b44 <_printf_float+0x428>
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	4642      	mov	r2, r8
 8006ada:	4631      	mov	r1, r6
 8006adc:	4628      	mov	r0, r5
 8006ade:	47b8      	blx	r7
 8006ae0:	3001      	adds	r0, #1
 8006ae2:	f43f ae76 	beq.w	80067d2 <_printf_float+0xb6>
 8006ae6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006aea:	4631      	mov	r1, r6
 8006aec:	4628      	mov	r0, r5
 8006aee:	47b8      	blx	r7
 8006af0:	3001      	adds	r0, #1
 8006af2:	f43f ae6e 	beq.w	80067d2 <_printf_float+0xb6>
 8006af6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006afa:	2200      	movs	r2, #0
 8006afc:	2300      	movs	r3, #0
 8006afe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006b02:	f7f9 ff5b 	bl	80009bc <__aeabi_dcmpeq>
 8006b06:	b9c0      	cbnz	r0, 8006b3a <_printf_float+0x41e>
 8006b08:	4653      	mov	r3, sl
 8006b0a:	f108 0201 	add.w	r2, r8, #1
 8006b0e:	4631      	mov	r1, r6
 8006b10:	4628      	mov	r0, r5
 8006b12:	47b8      	blx	r7
 8006b14:	3001      	adds	r0, #1
 8006b16:	d10c      	bne.n	8006b32 <_printf_float+0x416>
 8006b18:	e65b      	b.n	80067d2 <_printf_float+0xb6>
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	465a      	mov	r2, fp
 8006b1e:	4631      	mov	r1, r6
 8006b20:	4628      	mov	r0, r5
 8006b22:	47b8      	blx	r7
 8006b24:	3001      	adds	r0, #1
 8006b26:	f43f ae54 	beq.w	80067d2 <_printf_float+0xb6>
 8006b2a:	f108 0801 	add.w	r8, r8, #1
 8006b2e:	45d0      	cmp	r8, sl
 8006b30:	dbf3      	blt.n	8006b1a <_printf_float+0x3fe>
 8006b32:	464b      	mov	r3, r9
 8006b34:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006b38:	e6e0      	b.n	80068fc <_printf_float+0x1e0>
 8006b3a:	f04f 0800 	mov.w	r8, #0
 8006b3e:	f104 0b1a 	add.w	fp, r4, #26
 8006b42:	e7f4      	b.n	8006b2e <_printf_float+0x412>
 8006b44:	2301      	movs	r3, #1
 8006b46:	4642      	mov	r2, r8
 8006b48:	e7e1      	b.n	8006b0e <_printf_float+0x3f2>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	464a      	mov	r2, r9
 8006b4e:	4631      	mov	r1, r6
 8006b50:	4628      	mov	r0, r5
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	f43f ae3c 	beq.w	80067d2 <_printf_float+0xb6>
 8006b5a:	f108 0801 	add.w	r8, r8, #1
 8006b5e:	68e3      	ldr	r3, [r4, #12]
 8006b60:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006b62:	1a5b      	subs	r3, r3, r1
 8006b64:	4543      	cmp	r3, r8
 8006b66:	dcf0      	bgt.n	8006b4a <_printf_float+0x42e>
 8006b68:	e6fd      	b.n	8006966 <_printf_float+0x24a>
 8006b6a:	f04f 0800 	mov.w	r8, #0
 8006b6e:	f104 0919 	add.w	r9, r4, #25
 8006b72:	e7f4      	b.n	8006b5e <_printf_float+0x442>

08006b74 <_printf_common>:
 8006b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b78:	4616      	mov	r6, r2
 8006b7a:	4698      	mov	r8, r3
 8006b7c:	688a      	ldr	r2, [r1, #8]
 8006b7e:	690b      	ldr	r3, [r1, #16]
 8006b80:	4607      	mov	r7, r0
 8006b82:	4293      	cmp	r3, r2
 8006b84:	bfb8      	it	lt
 8006b86:	4613      	movlt	r3, r2
 8006b88:	6033      	str	r3, [r6, #0]
 8006b8a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b8e:	460c      	mov	r4, r1
 8006b90:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b94:	b10a      	cbz	r2, 8006b9a <_printf_common+0x26>
 8006b96:	3301      	adds	r3, #1
 8006b98:	6033      	str	r3, [r6, #0]
 8006b9a:	6823      	ldr	r3, [r4, #0]
 8006b9c:	0699      	lsls	r1, r3, #26
 8006b9e:	bf42      	ittt	mi
 8006ba0:	6833      	ldrmi	r3, [r6, #0]
 8006ba2:	3302      	addmi	r3, #2
 8006ba4:	6033      	strmi	r3, [r6, #0]
 8006ba6:	6825      	ldr	r5, [r4, #0]
 8006ba8:	f015 0506 	ands.w	r5, r5, #6
 8006bac:	d106      	bne.n	8006bbc <_printf_common+0x48>
 8006bae:	f104 0a19 	add.w	sl, r4, #25
 8006bb2:	68e3      	ldr	r3, [r4, #12]
 8006bb4:	6832      	ldr	r2, [r6, #0]
 8006bb6:	1a9b      	subs	r3, r3, r2
 8006bb8:	42ab      	cmp	r3, r5
 8006bba:	dc2b      	bgt.n	8006c14 <_printf_common+0xa0>
 8006bbc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006bc0:	6822      	ldr	r2, [r4, #0]
 8006bc2:	3b00      	subs	r3, #0
 8006bc4:	bf18      	it	ne
 8006bc6:	2301      	movne	r3, #1
 8006bc8:	0692      	lsls	r2, r2, #26
 8006bca:	d430      	bmi.n	8006c2e <_printf_common+0xba>
 8006bcc:	4641      	mov	r1, r8
 8006bce:	4638      	mov	r0, r7
 8006bd0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006bd4:	47c8      	blx	r9
 8006bd6:	3001      	adds	r0, #1
 8006bd8:	d023      	beq.n	8006c22 <_printf_common+0xae>
 8006bda:	6823      	ldr	r3, [r4, #0]
 8006bdc:	6922      	ldr	r2, [r4, #16]
 8006bde:	f003 0306 	and.w	r3, r3, #6
 8006be2:	2b04      	cmp	r3, #4
 8006be4:	bf14      	ite	ne
 8006be6:	2500      	movne	r5, #0
 8006be8:	6833      	ldreq	r3, [r6, #0]
 8006bea:	f04f 0600 	mov.w	r6, #0
 8006bee:	bf08      	it	eq
 8006bf0:	68e5      	ldreq	r5, [r4, #12]
 8006bf2:	f104 041a 	add.w	r4, r4, #26
 8006bf6:	bf08      	it	eq
 8006bf8:	1aed      	subeq	r5, r5, r3
 8006bfa:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006bfe:	bf08      	it	eq
 8006c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c04:	4293      	cmp	r3, r2
 8006c06:	bfc4      	itt	gt
 8006c08:	1a9b      	subgt	r3, r3, r2
 8006c0a:	18ed      	addgt	r5, r5, r3
 8006c0c:	42b5      	cmp	r5, r6
 8006c0e:	d11a      	bne.n	8006c46 <_printf_common+0xd2>
 8006c10:	2000      	movs	r0, #0
 8006c12:	e008      	b.n	8006c26 <_printf_common+0xb2>
 8006c14:	2301      	movs	r3, #1
 8006c16:	4652      	mov	r2, sl
 8006c18:	4641      	mov	r1, r8
 8006c1a:	4638      	mov	r0, r7
 8006c1c:	47c8      	blx	r9
 8006c1e:	3001      	adds	r0, #1
 8006c20:	d103      	bne.n	8006c2a <_printf_common+0xb6>
 8006c22:	f04f 30ff 	mov.w	r0, #4294967295
 8006c26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c2a:	3501      	adds	r5, #1
 8006c2c:	e7c1      	b.n	8006bb2 <_printf_common+0x3e>
 8006c2e:	2030      	movs	r0, #48	@ 0x30
 8006c30:	18e1      	adds	r1, r4, r3
 8006c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c36:	1c5a      	adds	r2, r3, #1
 8006c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c3c:	4422      	add	r2, r4
 8006c3e:	3302      	adds	r3, #2
 8006c40:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006c44:	e7c2      	b.n	8006bcc <_printf_common+0x58>
 8006c46:	2301      	movs	r3, #1
 8006c48:	4622      	mov	r2, r4
 8006c4a:	4641      	mov	r1, r8
 8006c4c:	4638      	mov	r0, r7
 8006c4e:	47c8      	blx	r9
 8006c50:	3001      	adds	r0, #1
 8006c52:	d0e6      	beq.n	8006c22 <_printf_common+0xae>
 8006c54:	3601      	adds	r6, #1
 8006c56:	e7d9      	b.n	8006c0c <_printf_common+0x98>

08006c58 <_printf_i>:
 8006c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006c5c:	7e0f      	ldrb	r7, [r1, #24]
 8006c5e:	4691      	mov	r9, r2
 8006c60:	2f78      	cmp	r7, #120	@ 0x78
 8006c62:	4680      	mov	r8, r0
 8006c64:	460c      	mov	r4, r1
 8006c66:	469a      	mov	sl, r3
 8006c68:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006c6e:	d807      	bhi.n	8006c80 <_printf_i+0x28>
 8006c70:	2f62      	cmp	r7, #98	@ 0x62
 8006c72:	d80a      	bhi.n	8006c8a <_printf_i+0x32>
 8006c74:	2f00      	cmp	r7, #0
 8006c76:	f000 80d1 	beq.w	8006e1c <_printf_i+0x1c4>
 8006c7a:	2f58      	cmp	r7, #88	@ 0x58
 8006c7c:	f000 80b8 	beq.w	8006df0 <_printf_i+0x198>
 8006c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c88:	e03a      	b.n	8006d00 <_printf_i+0xa8>
 8006c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c8e:	2b15      	cmp	r3, #21
 8006c90:	d8f6      	bhi.n	8006c80 <_printf_i+0x28>
 8006c92:	a101      	add	r1, pc, #4	@ (adr r1, 8006c98 <_printf_i+0x40>)
 8006c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c98:	08006cf1 	.word	0x08006cf1
 8006c9c:	08006d05 	.word	0x08006d05
 8006ca0:	08006c81 	.word	0x08006c81
 8006ca4:	08006c81 	.word	0x08006c81
 8006ca8:	08006c81 	.word	0x08006c81
 8006cac:	08006c81 	.word	0x08006c81
 8006cb0:	08006d05 	.word	0x08006d05
 8006cb4:	08006c81 	.word	0x08006c81
 8006cb8:	08006c81 	.word	0x08006c81
 8006cbc:	08006c81 	.word	0x08006c81
 8006cc0:	08006c81 	.word	0x08006c81
 8006cc4:	08006e03 	.word	0x08006e03
 8006cc8:	08006d2f 	.word	0x08006d2f
 8006ccc:	08006dbd 	.word	0x08006dbd
 8006cd0:	08006c81 	.word	0x08006c81
 8006cd4:	08006c81 	.word	0x08006c81
 8006cd8:	08006e25 	.word	0x08006e25
 8006cdc:	08006c81 	.word	0x08006c81
 8006ce0:	08006d2f 	.word	0x08006d2f
 8006ce4:	08006c81 	.word	0x08006c81
 8006ce8:	08006c81 	.word	0x08006c81
 8006cec:	08006dc5 	.word	0x08006dc5
 8006cf0:	6833      	ldr	r3, [r6, #0]
 8006cf2:	1d1a      	adds	r2, r3, #4
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	6032      	str	r2, [r6, #0]
 8006cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d00:	2301      	movs	r3, #1
 8006d02:	e09c      	b.n	8006e3e <_printf_i+0x1e6>
 8006d04:	6833      	ldr	r3, [r6, #0]
 8006d06:	6820      	ldr	r0, [r4, #0]
 8006d08:	1d19      	adds	r1, r3, #4
 8006d0a:	6031      	str	r1, [r6, #0]
 8006d0c:	0606      	lsls	r6, r0, #24
 8006d0e:	d501      	bpl.n	8006d14 <_printf_i+0xbc>
 8006d10:	681d      	ldr	r5, [r3, #0]
 8006d12:	e003      	b.n	8006d1c <_printf_i+0xc4>
 8006d14:	0645      	lsls	r5, r0, #25
 8006d16:	d5fb      	bpl.n	8006d10 <_printf_i+0xb8>
 8006d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d1c:	2d00      	cmp	r5, #0
 8006d1e:	da03      	bge.n	8006d28 <_printf_i+0xd0>
 8006d20:	232d      	movs	r3, #45	@ 0x2d
 8006d22:	426d      	negs	r5, r5
 8006d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d28:	230a      	movs	r3, #10
 8006d2a:	4858      	ldr	r0, [pc, #352]	@ (8006e8c <_printf_i+0x234>)
 8006d2c:	e011      	b.n	8006d52 <_printf_i+0xfa>
 8006d2e:	6821      	ldr	r1, [r4, #0]
 8006d30:	6833      	ldr	r3, [r6, #0]
 8006d32:	0608      	lsls	r0, r1, #24
 8006d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d38:	d402      	bmi.n	8006d40 <_printf_i+0xe8>
 8006d3a:	0649      	lsls	r1, r1, #25
 8006d3c:	bf48      	it	mi
 8006d3e:	b2ad      	uxthmi	r5, r5
 8006d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8006d42:	6033      	str	r3, [r6, #0]
 8006d44:	bf14      	ite	ne
 8006d46:	230a      	movne	r3, #10
 8006d48:	2308      	moveq	r3, #8
 8006d4a:	4850      	ldr	r0, [pc, #320]	@ (8006e8c <_printf_i+0x234>)
 8006d4c:	2100      	movs	r1, #0
 8006d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006d52:	6866      	ldr	r6, [r4, #4]
 8006d54:	2e00      	cmp	r6, #0
 8006d56:	60a6      	str	r6, [r4, #8]
 8006d58:	db05      	blt.n	8006d66 <_printf_i+0x10e>
 8006d5a:	6821      	ldr	r1, [r4, #0]
 8006d5c:	432e      	orrs	r6, r5
 8006d5e:	f021 0104 	bic.w	r1, r1, #4
 8006d62:	6021      	str	r1, [r4, #0]
 8006d64:	d04b      	beq.n	8006dfe <_printf_i+0x1a6>
 8006d66:	4616      	mov	r6, r2
 8006d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8006d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8006d70:	5dc7      	ldrb	r7, [r0, r7]
 8006d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006d76:	462f      	mov	r7, r5
 8006d78:	42bb      	cmp	r3, r7
 8006d7a:	460d      	mov	r5, r1
 8006d7c:	d9f4      	bls.n	8006d68 <_printf_i+0x110>
 8006d7e:	2b08      	cmp	r3, #8
 8006d80:	d10b      	bne.n	8006d9a <_printf_i+0x142>
 8006d82:	6823      	ldr	r3, [r4, #0]
 8006d84:	07df      	lsls	r7, r3, #31
 8006d86:	d508      	bpl.n	8006d9a <_printf_i+0x142>
 8006d88:	6923      	ldr	r3, [r4, #16]
 8006d8a:	6861      	ldr	r1, [r4, #4]
 8006d8c:	4299      	cmp	r1, r3
 8006d8e:	bfde      	ittt	le
 8006d90:	2330      	movle	r3, #48	@ 0x30
 8006d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d9a:	1b92      	subs	r2, r2, r6
 8006d9c:	6122      	str	r2, [r4, #16]
 8006d9e:	464b      	mov	r3, r9
 8006da0:	4621      	mov	r1, r4
 8006da2:	4640      	mov	r0, r8
 8006da4:	f8cd a000 	str.w	sl, [sp]
 8006da8:	aa03      	add	r2, sp, #12
 8006daa:	f7ff fee3 	bl	8006b74 <_printf_common>
 8006dae:	3001      	adds	r0, #1
 8006db0:	d14a      	bne.n	8006e48 <_printf_i+0x1f0>
 8006db2:	f04f 30ff 	mov.w	r0, #4294967295
 8006db6:	b004      	add	sp, #16
 8006db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dbc:	6823      	ldr	r3, [r4, #0]
 8006dbe:	f043 0320 	orr.w	r3, r3, #32
 8006dc2:	6023      	str	r3, [r4, #0]
 8006dc4:	2778      	movs	r7, #120	@ 0x78
 8006dc6:	4832      	ldr	r0, [pc, #200]	@ (8006e90 <_printf_i+0x238>)
 8006dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006dcc:	6823      	ldr	r3, [r4, #0]
 8006dce:	6831      	ldr	r1, [r6, #0]
 8006dd0:	061f      	lsls	r7, r3, #24
 8006dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8006dd6:	d402      	bmi.n	8006dde <_printf_i+0x186>
 8006dd8:	065f      	lsls	r7, r3, #25
 8006dda:	bf48      	it	mi
 8006ddc:	b2ad      	uxthmi	r5, r5
 8006dde:	6031      	str	r1, [r6, #0]
 8006de0:	07d9      	lsls	r1, r3, #31
 8006de2:	bf44      	itt	mi
 8006de4:	f043 0320 	orrmi.w	r3, r3, #32
 8006de8:	6023      	strmi	r3, [r4, #0]
 8006dea:	b11d      	cbz	r5, 8006df4 <_printf_i+0x19c>
 8006dec:	2310      	movs	r3, #16
 8006dee:	e7ad      	b.n	8006d4c <_printf_i+0xf4>
 8006df0:	4826      	ldr	r0, [pc, #152]	@ (8006e8c <_printf_i+0x234>)
 8006df2:	e7e9      	b.n	8006dc8 <_printf_i+0x170>
 8006df4:	6823      	ldr	r3, [r4, #0]
 8006df6:	f023 0320 	bic.w	r3, r3, #32
 8006dfa:	6023      	str	r3, [r4, #0]
 8006dfc:	e7f6      	b.n	8006dec <_printf_i+0x194>
 8006dfe:	4616      	mov	r6, r2
 8006e00:	e7bd      	b.n	8006d7e <_printf_i+0x126>
 8006e02:	6833      	ldr	r3, [r6, #0]
 8006e04:	6825      	ldr	r5, [r4, #0]
 8006e06:	1d18      	adds	r0, r3, #4
 8006e08:	6961      	ldr	r1, [r4, #20]
 8006e0a:	6030      	str	r0, [r6, #0]
 8006e0c:	062e      	lsls	r6, r5, #24
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	d501      	bpl.n	8006e16 <_printf_i+0x1be>
 8006e12:	6019      	str	r1, [r3, #0]
 8006e14:	e002      	b.n	8006e1c <_printf_i+0x1c4>
 8006e16:	0668      	lsls	r0, r5, #25
 8006e18:	d5fb      	bpl.n	8006e12 <_printf_i+0x1ba>
 8006e1a:	8019      	strh	r1, [r3, #0]
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	4616      	mov	r6, r2
 8006e20:	6123      	str	r3, [r4, #16]
 8006e22:	e7bc      	b.n	8006d9e <_printf_i+0x146>
 8006e24:	6833      	ldr	r3, [r6, #0]
 8006e26:	2100      	movs	r1, #0
 8006e28:	1d1a      	adds	r2, r3, #4
 8006e2a:	6032      	str	r2, [r6, #0]
 8006e2c:	681e      	ldr	r6, [r3, #0]
 8006e2e:	6862      	ldr	r2, [r4, #4]
 8006e30:	4630      	mov	r0, r6
 8006e32:	f000 fa2e 	bl	8007292 <memchr>
 8006e36:	b108      	cbz	r0, 8006e3c <_printf_i+0x1e4>
 8006e38:	1b80      	subs	r0, r0, r6
 8006e3a:	6060      	str	r0, [r4, #4]
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	2300      	movs	r3, #0
 8006e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006e46:	e7aa      	b.n	8006d9e <_printf_i+0x146>
 8006e48:	4632      	mov	r2, r6
 8006e4a:	4649      	mov	r1, r9
 8006e4c:	4640      	mov	r0, r8
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	47d0      	blx	sl
 8006e52:	3001      	adds	r0, #1
 8006e54:	d0ad      	beq.n	8006db2 <_printf_i+0x15a>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	079b      	lsls	r3, r3, #30
 8006e5a:	d413      	bmi.n	8006e84 <_printf_i+0x22c>
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	9b03      	ldr	r3, [sp, #12]
 8006e60:	4298      	cmp	r0, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4618      	movlt	r0, r3
 8006e66:	e7a6      	b.n	8006db6 <_printf_i+0x15e>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	4632      	mov	r2, r6
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	4640      	mov	r0, r8
 8006e70:	47d0      	blx	sl
 8006e72:	3001      	adds	r0, #1
 8006e74:	d09d      	beq.n	8006db2 <_printf_i+0x15a>
 8006e76:	3501      	adds	r5, #1
 8006e78:	68e3      	ldr	r3, [r4, #12]
 8006e7a:	9903      	ldr	r1, [sp, #12]
 8006e7c:	1a5b      	subs	r3, r3, r1
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	dcf2      	bgt.n	8006e68 <_printf_i+0x210>
 8006e82:	e7eb      	b.n	8006e5c <_printf_i+0x204>
 8006e84:	2500      	movs	r5, #0
 8006e86:	f104 0619 	add.w	r6, r4, #25
 8006e8a:	e7f5      	b.n	8006e78 <_printf_i+0x220>
 8006e8c:	08009d72 	.word	0x08009d72
 8006e90:	08009d83 	.word	0x08009d83

08006e94 <std>:
 8006e94:	2300      	movs	r3, #0
 8006e96:	b510      	push	{r4, lr}
 8006e98:	4604      	mov	r4, r0
 8006e9a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006ea2:	6083      	str	r3, [r0, #8]
 8006ea4:	8181      	strh	r1, [r0, #12]
 8006ea6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006ea8:	81c2      	strh	r2, [r0, #14]
 8006eaa:	6183      	str	r3, [r0, #24]
 8006eac:	4619      	mov	r1, r3
 8006eae:	2208      	movs	r2, #8
 8006eb0:	305c      	adds	r0, #92	@ 0x5c
 8006eb2:	f000 f958 	bl	8007166 <memset>
 8006eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006eec <std+0x58>)
 8006eb8:	6224      	str	r4, [r4, #32]
 8006eba:	6263      	str	r3, [r4, #36]	@ 0x24
 8006ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef0 <std+0x5c>)
 8006ebe:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006ec0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef4 <std+0x60>)
 8006ec2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8006ef8 <std+0x64>)
 8006ec6:	6323      	str	r3, [r4, #48]	@ 0x30
 8006ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8006efc <std+0x68>)
 8006eca:	429c      	cmp	r4, r3
 8006ecc:	d006      	beq.n	8006edc <std+0x48>
 8006ece:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006ed2:	4294      	cmp	r4, r2
 8006ed4:	d002      	beq.n	8006edc <std+0x48>
 8006ed6:	33d0      	adds	r3, #208	@ 0xd0
 8006ed8:	429c      	cmp	r4, r3
 8006eda:	d105      	bne.n	8006ee8 <std+0x54>
 8006edc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006ee0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ee4:	f000 b9d2 	b.w	800728c <__retarget_lock_init_recursive>
 8006ee8:	bd10      	pop	{r4, pc}
 8006eea:	bf00      	nop
 8006eec:	080070dd 	.word	0x080070dd
 8006ef0:	08007103 	.word	0x08007103
 8006ef4:	0800713b 	.word	0x0800713b
 8006ef8:	0800715f 	.word	0x0800715f
 8006efc:	200003dc 	.word	0x200003dc

08006f00 <stdio_exit_handler>:
 8006f00:	4a02      	ldr	r2, [pc, #8]	@ (8006f0c <stdio_exit_handler+0xc>)
 8006f02:	4903      	ldr	r1, [pc, #12]	@ (8006f10 <stdio_exit_handler+0x10>)
 8006f04:	4803      	ldr	r0, [pc, #12]	@ (8006f14 <stdio_exit_handler+0x14>)
 8006f06:	f000 b869 	b.w	8006fdc <_fwalk_sglue>
 8006f0a:	bf00      	nop
 8006f0c:	20000014 	.word	0x20000014
 8006f10:	0800923d 	.word	0x0800923d
 8006f14:	20000024 	.word	0x20000024

08006f18 <cleanup_stdio>:
 8006f18:	6841      	ldr	r1, [r0, #4]
 8006f1a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f4c <cleanup_stdio+0x34>)
 8006f1c:	b510      	push	{r4, lr}
 8006f1e:	4299      	cmp	r1, r3
 8006f20:	4604      	mov	r4, r0
 8006f22:	d001      	beq.n	8006f28 <cleanup_stdio+0x10>
 8006f24:	f002 f98a 	bl	800923c <_fflush_r>
 8006f28:	68a1      	ldr	r1, [r4, #8]
 8006f2a:	4b09      	ldr	r3, [pc, #36]	@ (8006f50 <cleanup_stdio+0x38>)
 8006f2c:	4299      	cmp	r1, r3
 8006f2e:	d002      	beq.n	8006f36 <cleanup_stdio+0x1e>
 8006f30:	4620      	mov	r0, r4
 8006f32:	f002 f983 	bl	800923c <_fflush_r>
 8006f36:	68e1      	ldr	r1, [r4, #12]
 8006f38:	4b06      	ldr	r3, [pc, #24]	@ (8006f54 <cleanup_stdio+0x3c>)
 8006f3a:	4299      	cmp	r1, r3
 8006f3c:	d004      	beq.n	8006f48 <cleanup_stdio+0x30>
 8006f3e:	4620      	mov	r0, r4
 8006f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f44:	f002 b97a 	b.w	800923c <_fflush_r>
 8006f48:	bd10      	pop	{r4, pc}
 8006f4a:	bf00      	nop
 8006f4c:	200003dc 	.word	0x200003dc
 8006f50:	20000444 	.word	0x20000444
 8006f54:	200004ac 	.word	0x200004ac

08006f58 <global_stdio_init.part.0>:
 8006f58:	b510      	push	{r4, lr}
 8006f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f88 <global_stdio_init.part.0+0x30>)
 8006f5c:	4c0b      	ldr	r4, [pc, #44]	@ (8006f8c <global_stdio_init.part.0+0x34>)
 8006f5e:	4a0c      	ldr	r2, [pc, #48]	@ (8006f90 <global_stdio_init.part.0+0x38>)
 8006f60:	4620      	mov	r0, r4
 8006f62:	601a      	str	r2, [r3, #0]
 8006f64:	2104      	movs	r1, #4
 8006f66:	2200      	movs	r2, #0
 8006f68:	f7ff ff94 	bl	8006e94 <std>
 8006f6c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006f70:	2201      	movs	r2, #1
 8006f72:	2109      	movs	r1, #9
 8006f74:	f7ff ff8e 	bl	8006e94 <std>
 8006f78:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006f7c:	2202      	movs	r2, #2
 8006f7e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f82:	2112      	movs	r1, #18
 8006f84:	f7ff bf86 	b.w	8006e94 <std>
 8006f88:	20000514 	.word	0x20000514
 8006f8c:	200003dc 	.word	0x200003dc
 8006f90:	08006f01 	.word	0x08006f01

08006f94 <__sfp_lock_acquire>:
 8006f94:	4801      	ldr	r0, [pc, #4]	@ (8006f9c <__sfp_lock_acquire+0x8>)
 8006f96:	f000 b97a 	b.w	800728e <__retarget_lock_acquire_recursive>
 8006f9a:	bf00      	nop
 8006f9c:	2000051d 	.word	0x2000051d

08006fa0 <__sfp_lock_release>:
 8006fa0:	4801      	ldr	r0, [pc, #4]	@ (8006fa8 <__sfp_lock_release+0x8>)
 8006fa2:	f000 b975 	b.w	8007290 <__retarget_lock_release_recursive>
 8006fa6:	bf00      	nop
 8006fa8:	2000051d 	.word	0x2000051d

08006fac <__sinit>:
 8006fac:	b510      	push	{r4, lr}
 8006fae:	4604      	mov	r4, r0
 8006fb0:	f7ff fff0 	bl	8006f94 <__sfp_lock_acquire>
 8006fb4:	6a23      	ldr	r3, [r4, #32]
 8006fb6:	b11b      	cbz	r3, 8006fc0 <__sinit+0x14>
 8006fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006fbc:	f7ff bff0 	b.w	8006fa0 <__sfp_lock_release>
 8006fc0:	4b04      	ldr	r3, [pc, #16]	@ (8006fd4 <__sinit+0x28>)
 8006fc2:	6223      	str	r3, [r4, #32]
 8006fc4:	4b04      	ldr	r3, [pc, #16]	@ (8006fd8 <__sinit+0x2c>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1f5      	bne.n	8006fb8 <__sinit+0xc>
 8006fcc:	f7ff ffc4 	bl	8006f58 <global_stdio_init.part.0>
 8006fd0:	e7f2      	b.n	8006fb8 <__sinit+0xc>
 8006fd2:	bf00      	nop
 8006fd4:	08006f19 	.word	0x08006f19
 8006fd8:	20000514 	.word	0x20000514

08006fdc <_fwalk_sglue>:
 8006fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fe0:	4607      	mov	r7, r0
 8006fe2:	4688      	mov	r8, r1
 8006fe4:	4614      	mov	r4, r2
 8006fe6:	2600      	movs	r6, #0
 8006fe8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006fec:	f1b9 0901 	subs.w	r9, r9, #1
 8006ff0:	d505      	bpl.n	8006ffe <_fwalk_sglue+0x22>
 8006ff2:	6824      	ldr	r4, [r4, #0]
 8006ff4:	2c00      	cmp	r4, #0
 8006ff6:	d1f7      	bne.n	8006fe8 <_fwalk_sglue+0xc>
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ffe:	89ab      	ldrh	r3, [r5, #12]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d907      	bls.n	8007014 <_fwalk_sglue+0x38>
 8007004:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007008:	3301      	adds	r3, #1
 800700a:	d003      	beq.n	8007014 <_fwalk_sglue+0x38>
 800700c:	4629      	mov	r1, r5
 800700e:	4638      	mov	r0, r7
 8007010:	47c0      	blx	r8
 8007012:	4306      	orrs	r6, r0
 8007014:	3568      	adds	r5, #104	@ 0x68
 8007016:	e7e9      	b.n	8006fec <_fwalk_sglue+0x10>

08007018 <sniprintf>:
 8007018:	b40c      	push	{r2, r3}
 800701a:	b530      	push	{r4, r5, lr}
 800701c:	4b18      	ldr	r3, [pc, #96]	@ (8007080 <sniprintf+0x68>)
 800701e:	1e0c      	subs	r4, r1, #0
 8007020:	681d      	ldr	r5, [r3, #0]
 8007022:	b09d      	sub	sp, #116	@ 0x74
 8007024:	da08      	bge.n	8007038 <sniprintf+0x20>
 8007026:	238b      	movs	r3, #139	@ 0x8b
 8007028:	f04f 30ff 	mov.w	r0, #4294967295
 800702c:	602b      	str	r3, [r5, #0]
 800702e:	b01d      	add	sp, #116	@ 0x74
 8007030:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007034:	b002      	add	sp, #8
 8007036:	4770      	bx	lr
 8007038:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800703c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007040:	f04f 0300 	mov.w	r3, #0
 8007044:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007046:	bf0c      	ite	eq
 8007048:	4623      	moveq	r3, r4
 800704a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800704e:	9304      	str	r3, [sp, #16]
 8007050:	9307      	str	r3, [sp, #28]
 8007052:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007056:	9002      	str	r0, [sp, #8]
 8007058:	9006      	str	r0, [sp, #24]
 800705a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800705e:	4628      	mov	r0, r5
 8007060:	ab21      	add	r3, sp, #132	@ 0x84
 8007062:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007064:	a902      	add	r1, sp, #8
 8007066:	9301      	str	r3, [sp, #4]
 8007068:	f001 fc52 	bl	8008910 <_svfiprintf_r>
 800706c:	1c43      	adds	r3, r0, #1
 800706e:	bfbc      	itt	lt
 8007070:	238b      	movlt	r3, #139	@ 0x8b
 8007072:	602b      	strlt	r3, [r5, #0]
 8007074:	2c00      	cmp	r4, #0
 8007076:	d0da      	beq.n	800702e <sniprintf+0x16>
 8007078:	2200      	movs	r2, #0
 800707a:	9b02      	ldr	r3, [sp, #8]
 800707c:	701a      	strb	r2, [r3, #0]
 800707e:	e7d6      	b.n	800702e <sniprintf+0x16>
 8007080:	20000020 	.word	0x20000020

08007084 <siscanf>:
 8007084:	b40e      	push	{r1, r2, r3}
 8007086:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800708a:	b570      	push	{r4, r5, r6, lr}
 800708c:	2500      	movs	r5, #0
 800708e:	b09d      	sub	sp, #116	@ 0x74
 8007090:	ac21      	add	r4, sp, #132	@ 0x84
 8007092:	f854 6b04 	ldr.w	r6, [r4], #4
 8007096:	f8ad 2014 	strh.w	r2, [sp, #20]
 800709a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800709c:	9002      	str	r0, [sp, #8]
 800709e:	9006      	str	r0, [sp, #24]
 80070a0:	f7f9 f860 	bl	8000164 <strlen>
 80070a4:	4b0b      	ldr	r3, [pc, #44]	@ (80070d4 <siscanf+0x50>)
 80070a6:	9003      	str	r0, [sp, #12]
 80070a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80070aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80070ae:	9007      	str	r0, [sp, #28]
 80070b0:	4809      	ldr	r0, [pc, #36]	@ (80070d8 <siscanf+0x54>)
 80070b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80070b6:	4632      	mov	r2, r6
 80070b8:	4623      	mov	r3, r4
 80070ba:	a902      	add	r1, sp, #8
 80070bc:	6800      	ldr	r0, [r0, #0]
 80070be:	950f      	str	r5, [sp, #60]	@ 0x3c
 80070c0:	9514      	str	r5, [sp, #80]	@ 0x50
 80070c2:	9401      	str	r4, [sp, #4]
 80070c4:	f001 fd7a 	bl	8008bbc <__ssvfiscanf_r>
 80070c8:	b01d      	add	sp, #116	@ 0x74
 80070ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80070ce:	b003      	add	sp, #12
 80070d0:	4770      	bx	lr
 80070d2:	bf00      	nop
 80070d4:	080070ff 	.word	0x080070ff
 80070d8:	20000020 	.word	0x20000020

080070dc <__sread>:
 80070dc:	b510      	push	{r4, lr}
 80070de:	460c      	mov	r4, r1
 80070e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070e4:	f000 f884 	bl	80071f0 <_read_r>
 80070e8:	2800      	cmp	r0, #0
 80070ea:	bfab      	itete	ge
 80070ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80070ee:	89a3      	ldrhlt	r3, [r4, #12]
 80070f0:	181b      	addge	r3, r3, r0
 80070f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80070f6:	bfac      	ite	ge
 80070f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80070fa:	81a3      	strhlt	r3, [r4, #12]
 80070fc:	bd10      	pop	{r4, pc}

080070fe <__seofread>:
 80070fe:	2000      	movs	r0, #0
 8007100:	4770      	bx	lr

08007102 <__swrite>:
 8007102:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007106:	461f      	mov	r7, r3
 8007108:	898b      	ldrh	r3, [r1, #12]
 800710a:	4605      	mov	r5, r0
 800710c:	05db      	lsls	r3, r3, #23
 800710e:	460c      	mov	r4, r1
 8007110:	4616      	mov	r6, r2
 8007112:	d505      	bpl.n	8007120 <__swrite+0x1e>
 8007114:	2302      	movs	r3, #2
 8007116:	2200      	movs	r2, #0
 8007118:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800711c:	f000 f856 	bl	80071cc <_lseek_r>
 8007120:	89a3      	ldrh	r3, [r4, #12]
 8007122:	4632      	mov	r2, r6
 8007124:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007128:	81a3      	strh	r3, [r4, #12]
 800712a:	4628      	mov	r0, r5
 800712c:	463b      	mov	r3, r7
 800712e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007132:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007136:	f000 b86d 	b.w	8007214 <_write_r>

0800713a <__sseek>:
 800713a:	b510      	push	{r4, lr}
 800713c:	460c      	mov	r4, r1
 800713e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007142:	f000 f843 	bl	80071cc <_lseek_r>
 8007146:	1c43      	adds	r3, r0, #1
 8007148:	89a3      	ldrh	r3, [r4, #12]
 800714a:	bf15      	itete	ne
 800714c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800714e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007152:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007156:	81a3      	strheq	r3, [r4, #12]
 8007158:	bf18      	it	ne
 800715a:	81a3      	strhne	r3, [r4, #12]
 800715c:	bd10      	pop	{r4, pc}

0800715e <__sclose>:
 800715e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007162:	f000 b823 	b.w	80071ac <_close_r>

08007166 <memset>:
 8007166:	4603      	mov	r3, r0
 8007168:	4402      	add	r2, r0
 800716a:	4293      	cmp	r3, r2
 800716c:	d100      	bne.n	8007170 <memset+0xa>
 800716e:	4770      	bx	lr
 8007170:	f803 1b01 	strb.w	r1, [r3], #1
 8007174:	e7f9      	b.n	800716a <memset+0x4>

08007176 <strstr>:
 8007176:	780a      	ldrb	r2, [r1, #0]
 8007178:	b570      	push	{r4, r5, r6, lr}
 800717a:	b96a      	cbnz	r2, 8007198 <strstr+0x22>
 800717c:	bd70      	pop	{r4, r5, r6, pc}
 800717e:	429a      	cmp	r2, r3
 8007180:	d109      	bne.n	8007196 <strstr+0x20>
 8007182:	460c      	mov	r4, r1
 8007184:	4605      	mov	r5, r0
 8007186:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800718a:	2b00      	cmp	r3, #0
 800718c:	d0f6      	beq.n	800717c <strstr+0x6>
 800718e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8007192:	429e      	cmp	r6, r3
 8007194:	d0f7      	beq.n	8007186 <strstr+0x10>
 8007196:	3001      	adds	r0, #1
 8007198:	7803      	ldrb	r3, [r0, #0]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d1ef      	bne.n	800717e <strstr+0x8>
 800719e:	4618      	mov	r0, r3
 80071a0:	e7ec      	b.n	800717c <strstr+0x6>
	...

080071a4 <_localeconv_r>:
 80071a4:	4800      	ldr	r0, [pc, #0]	@ (80071a8 <_localeconv_r+0x4>)
 80071a6:	4770      	bx	lr
 80071a8:	20000160 	.word	0x20000160

080071ac <_close_r>:
 80071ac:	b538      	push	{r3, r4, r5, lr}
 80071ae:	2300      	movs	r3, #0
 80071b0:	4d05      	ldr	r5, [pc, #20]	@ (80071c8 <_close_r+0x1c>)
 80071b2:	4604      	mov	r4, r0
 80071b4:	4608      	mov	r0, r1
 80071b6:	602b      	str	r3, [r5, #0]
 80071b8:	f7fa ffa5 	bl	8002106 <_close>
 80071bc:	1c43      	adds	r3, r0, #1
 80071be:	d102      	bne.n	80071c6 <_close_r+0x1a>
 80071c0:	682b      	ldr	r3, [r5, #0]
 80071c2:	b103      	cbz	r3, 80071c6 <_close_r+0x1a>
 80071c4:	6023      	str	r3, [r4, #0]
 80071c6:	bd38      	pop	{r3, r4, r5, pc}
 80071c8:	20000518 	.word	0x20000518

080071cc <_lseek_r>:
 80071cc:	b538      	push	{r3, r4, r5, lr}
 80071ce:	4604      	mov	r4, r0
 80071d0:	4608      	mov	r0, r1
 80071d2:	4611      	mov	r1, r2
 80071d4:	2200      	movs	r2, #0
 80071d6:	4d05      	ldr	r5, [pc, #20]	@ (80071ec <_lseek_r+0x20>)
 80071d8:	602a      	str	r2, [r5, #0]
 80071da:	461a      	mov	r2, r3
 80071dc:	f7fa ffb7 	bl	800214e <_lseek>
 80071e0:	1c43      	adds	r3, r0, #1
 80071e2:	d102      	bne.n	80071ea <_lseek_r+0x1e>
 80071e4:	682b      	ldr	r3, [r5, #0]
 80071e6:	b103      	cbz	r3, 80071ea <_lseek_r+0x1e>
 80071e8:	6023      	str	r3, [r4, #0]
 80071ea:	bd38      	pop	{r3, r4, r5, pc}
 80071ec:	20000518 	.word	0x20000518

080071f0 <_read_r>:
 80071f0:	b538      	push	{r3, r4, r5, lr}
 80071f2:	4604      	mov	r4, r0
 80071f4:	4608      	mov	r0, r1
 80071f6:	4611      	mov	r1, r2
 80071f8:	2200      	movs	r2, #0
 80071fa:	4d05      	ldr	r5, [pc, #20]	@ (8007210 <_read_r+0x20>)
 80071fc:	602a      	str	r2, [r5, #0]
 80071fe:	461a      	mov	r2, r3
 8007200:	f7fa ff48 	bl	8002094 <_read>
 8007204:	1c43      	adds	r3, r0, #1
 8007206:	d102      	bne.n	800720e <_read_r+0x1e>
 8007208:	682b      	ldr	r3, [r5, #0]
 800720a:	b103      	cbz	r3, 800720e <_read_r+0x1e>
 800720c:	6023      	str	r3, [r4, #0]
 800720e:	bd38      	pop	{r3, r4, r5, pc}
 8007210:	20000518 	.word	0x20000518

08007214 <_write_r>:
 8007214:	b538      	push	{r3, r4, r5, lr}
 8007216:	4604      	mov	r4, r0
 8007218:	4608      	mov	r0, r1
 800721a:	4611      	mov	r1, r2
 800721c:	2200      	movs	r2, #0
 800721e:	4d05      	ldr	r5, [pc, #20]	@ (8007234 <_write_r+0x20>)
 8007220:	602a      	str	r2, [r5, #0]
 8007222:	461a      	mov	r2, r3
 8007224:	f7fa ff53 	bl	80020ce <_write>
 8007228:	1c43      	adds	r3, r0, #1
 800722a:	d102      	bne.n	8007232 <_write_r+0x1e>
 800722c:	682b      	ldr	r3, [r5, #0]
 800722e:	b103      	cbz	r3, 8007232 <_write_r+0x1e>
 8007230:	6023      	str	r3, [r4, #0]
 8007232:	bd38      	pop	{r3, r4, r5, pc}
 8007234:	20000518 	.word	0x20000518

08007238 <__errno>:
 8007238:	4b01      	ldr	r3, [pc, #4]	@ (8007240 <__errno+0x8>)
 800723a:	6818      	ldr	r0, [r3, #0]
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	20000020 	.word	0x20000020

08007244 <__libc_init_array>:
 8007244:	b570      	push	{r4, r5, r6, lr}
 8007246:	2600      	movs	r6, #0
 8007248:	4d0c      	ldr	r5, [pc, #48]	@ (800727c <__libc_init_array+0x38>)
 800724a:	4c0d      	ldr	r4, [pc, #52]	@ (8007280 <__libc_init_array+0x3c>)
 800724c:	1b64      	subs	r4, r4, r5
 800724e:	10a4      	asrs	r4, r4, #2
 8007250:	42a6      	cmp	r6, r4
 8007252:	d109      	bne.n	8007268 <__libc_init_array+0x24>
 8007254:	f002 fcec 	bl	8009c30 <_init>
 8007258:	2600      	movs	r6, #0
 800725a:	4d0a      	ldr	r5, [pc, #40]	@ (8007284 <__libc_init_array+0x40>)
 800725c:	4c0a      	ldr	r4, [pc, #40]	@ (8007288 <__libc_init_array+0x44>)
 800725e:	1b64      	subs	r4, r4, r5
 8007260:	10a4      	asrs	r4, r4, #2
 8007262:	42a6      	cmp	r6, r4
 8007264:	d105      	bne.n	8007272 <__libc_init_array+0x2e>
 8007266:	bd70      	pop	{r4, r5, r6, pc}
 8007268:	f855 3b04 	ldr.w	r3, [r5], #4
 800726c:	4798      	blx	r3
 800726e:	3601      	adds	r6, #1
 8007270:	e7ee      	b.n	8007250 <__libc_init_array+0xc>
 8007272:	f855 3b04 	ldr.w	r3, [r5], #4
 8007276:	4798      	blx	r3
 8007278:	3601      	adds	r6, #1
 800727a:	e7f2      	b.n	8007262 <__libc_init_array+0x1e>
 800727c:	0800a0f4 	.word	0x0800a0f4
 8007280:	0800a0f4 	.word	0x0800a0f4
 8007284:	0800a0f4 	.word	0x0800a0f4
 8007288:	0800a0f8 	.word	0x0800a0f8

0800728c <__retarget_lock_init_recursive>:
 800728c:	4770      	bx	lr

0800728e <__retarget_lock_acquire_recursive>:
 800728e:	4770      	bx	lr

08007290 <__retarget_lock_release_recursive>:
 8007290:	4770      	bx	lr

08007292 <memchr>:
 8007292:	4603      	mov	r3, r0
 8007294:	b510      	push	{r4, lr}
 8007296:	b2c9      	uxtb	r1, r1
 8007298:	4402      	add	r2, r0
 800729a:	4293      	cmp	r3, r2
 800729c:	4618      	mov	r0, r3
 800729e:	d101      	bne.n	80072a4 <memchr+0x12>
 80072a0:	2000      	movs	r0, #0
 80072a2:	e003      	b.n	80072ac <memchr+0x1a>
 80072a4:	7804      	ldrb	r4, [r0, #0]
 80072a6:	3301      	adds	r3, #1
 80072a8:	428c      	cmp	r4, r1
 80072aa:	d1f6      	bne.n	800729a <memchr+0x8>
 80072ac:	bd10      	pop	{r4, pc}

080072ae <quorem>:
 80072ae:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072b2:	6903      	ldr	r3, [r0, #16]
 80072b4:	690c      	ldr	r4, [r1, #16]
 80072b6:	4607      	mov	r7, r0
 80072b8:	42a3      	cmp	r3, r4
 80072ba:	db7e      	blt.n	80073ba <quorem+0x10c>
 80072bc:	3c01      	subs	r4, #1
 80072be:	00a3      	lsls	r3, r4, #2
 80072c0:	f100 0514 	add.w	r5, r0, #20
 80072c4:	f101 0814 	add.w	r8, r1, #20
 80072c8:	9300      	str	r3, [sp, #0]
 80072ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80072ce:	9301      	str	r3, [sp, #4]
 80072d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80072d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80072d8:	3301      	adds	r3, #1
 80072da:	429a      	cmp	r2, r3
 80072dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80072e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80072e4:	d32e      	bcc.n	8007344 <quorem+0x96>
 80072e6:	f04f 0a00 	mov.w	sl, #0
 80072ea:	46c4      	mov	ip, r8
 80072ec:	46ae      	mov	lr, r5
 80072ee:	46d3      	mov	fp, sl
 80072f0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80072f4:	b298      	uxth	r0, r3
 80072f6:	fb06 a000 	mla	r0, r6, r0, sl
 80072fa:	0c1b      	lsrs	r3, r3, #16
 80072fc:	0c02      	lsrs	r2, r0, #16
 80072fe:	fb06 2303 	mla	r3, r6, r3, r2
 8007302:	f8de 2000 	ldr.w	r2, [lr]
 8007306:	b280      	uxth	r0, r0
 8007308:	b292      	uxth	r2, r2
 800730a:	1a12      	subs	r2, r2, r0
 800730c:	445a      	add	r2, fp
 800730e:	f8de 0000 	ldr.w	r0, [lr]
 8007312:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007316:	b29b      	uxth	r3, r3
 8007318:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800731c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007320:	b292      	uxth	r2, r2
 8007322:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007326:	45e1      	cmp	r9, ip
 8007328:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800732c:	f84e 2b04 	str.w	r2, [lr], #4
 8007330:	d2de      	bcs.n	80072f0 <quorem+0x42>
 8007332:	9b00      	ldr	r3, [sp, #0]
 8007334:	58eb      	ldr	r3, [r5, r3]
 8007336:	b92b      	cbnz	r3, 8007344 <quorem+0x96>
 8007338:	9b01      	ldr	r3, [sp, #4]
 800733a:	3b04      	subs	r3, #4
 800733c:	429d      	cmp	r5, r3
 800733e:	461a      	mov	r2, r3
 8007340:	d32f      	bcc.n	80073a2 <quorem+0xf4>
 8007342:	613c      	str	r4, [r7, #16]
 8007344:	4638      	mov	r0, r7
 8007346:	f001 f97f 	bl	8008648 <__mcmp>
 800734a:	2800      	cmp	r0, #0
 800734c:	db25      	blt.n	800739a <quorem+0xec>
 800734e:	4629      	mov	r1, r5
 8007350:	2000      	movs	r0, #0
 8007352:	f858 2b04 	ldr.w	r2, [r8], #4
 8007356:	f8d1 c000 	ldr.w	ip, [r1]
 800735a:	fa1f fe82 	uxth.w	lr, r2
 800735e:	fa1f f38c 	uxth.w	r3, ip
 8007362:	eba3 030e 	sub.w	r3, r3, lr
 8007366:	4403      	add	r3, r0
 8007368:	0c12      	lsrs	r2, r2, #16
 800736a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800736e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007372:	b29b      	uxth	r3, r3
 8007374:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007378:	45c1      	cmp	r9, r8
 800737a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800737e:	f841 3b04 	str.w	r3, [r1], #4
 8007382:	d2e6      	bcs.n	8007352 <quorem+0xa4>
 8007384:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007388:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800738c:	b922      	cbnz	r2, 8007398 <quorem+0xea>
 800738e:	3b04      	subs	r3, #4
 8007390:	429d      	cmp	r5, r3
 8007392:	461a      	mov	r2, r3
 8007394:	d30b      	bcc.n	80073ae <quorem+0x100>
 8007396:	613c      	str	r4, [r7, #16]
 8007398:	3601      	adds	r6, #1
 800739a:	4630      	mov	r0, r6
 800739c:	b003      	add	sp, #12
 800739e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073a2:	6812      	ldr	r2, [r2, #0]
 80073a4:	3b04      	subs	r3, #4
 80073a6:	2a00      	cmp	r2, #0
 80073a8:	d1cb      	bne.n	8007342 <quorem+0x94>
 80073aa:	3c01      	subs	r4, #1
 80073ac:	e7c6      	b.n	800733c <quorem+0x8e>
 80073ae:	6812      	ldr	r2, [r2, #0]
 80073b0:	3b04      	subs	r3, #4
 80073b2:	2a00      	cmp	r2, #0
 80073b4:	d1ef      	bne.n	8007396 <quorem+0xe8>
 80073b6:	3c01      	subs	r4, #1
 80073b8:	e7ea      	b.n	8007390 <quorem+0xe2>
 80073ba:	2000      	movs	r0, #0
 80073bc:	e7ee      	b.n	800739c <quorem+0xee>
	...

080073c0 <_dtoa_r>:
 80073c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c4:	4614      	mov	r4, r2
 80073c6:	461d      	mov	r5, r3
 80073c8:	69c7      	ldr	r7, [r0, #28]
 80073ca:	b097      	sub	sp, #92	@ 0x5c
 80073cc:	4681      	mov	r9, r0
 80073ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80073d2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80073d4:	b97f      	cbnz	r7, 80073f6 <_dtoa_r+0x36>
 80073d6:	2010      	movs	r0, #16
 80073d8:	f000 fe0e 	bl	8007ff8 <malloc>
 80073dc:	4602      	mov	r2, r0
 80073de:	f8c9 001c 	str.w	r0, [r9, #28]
 80073e2:	b920      	cbnz	r0, 80073ee <_dtoa_r+0x2e>
 80073e4:	21ef      	movs	r1, #239	@ 0xef
 80073e6:	4bac      	ldr	r3, [pc, #688]	@ (8007698 <_dtoa_r+0x2d8>)
 80073e8:	48ac      	ldr	r0, [pc, #688]	@ (800769c <_dtoa_r+0x2dc>)
 80073ea:	f001 fff9 	bl	80093e0 <__assert_func>
 80073ee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80073f2:	6007      	str	r7, [r0, #0]
 80073f4:	60c7      	str	r7, [r0, #12]
 80073f6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073fa:	6819      	ldr	r1, [r3, #0]
 80073fc:	b159      	cbz	r1, 8007416 <_dtoa_r+0x56>
 80073fe:	685a      	ldr	r2, [r3, #4]
 8007400:	2301      	movs	r3, #1
 8007402:	4093      	lsls	r3, r2
 8007404:	604a      	str	r2, [r1, #4]
 8007406:	608b      	str	r3, [r1, #8]
 8007408:	4648      	mov	r0, r9
 800740a:	f000 feeb 	bl	80081e4 <_Bfree>
 800740e:	2200      	movs	r2, #0
 8007410:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007414:	601a      	str	r2, [r3, #0]
 8007416:	1e2b      	subs	r3, r5, #0
 8007418:	bfaf      	iteee	ge
 800741a:	2300      	movge	r3, #0
 800741c:	2201      	movlt	r2, #1
 800741e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007422:	9307      	strlt	r3, [sp, #28]
 8007424:	bfa8      	it	ge
 8007426:	6033      	strge	r3, [r6, #0]
 8007428:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800742c:	4b9c      	ldr	r3, [pc, #624]	@ (80076a0 <_dtoa_r+0x2e0>)
 800742e:	bfb8      	it	lt
 8007430:	6032      	strlt	r2, [r6, #0]
 8007432:	ea33 0308 	bics.w	r3, r3, r8
 8007436:	d112      	bne.n	800745e <_dtoa_r+0x9e>
 8007438:	f242 730f 	movw	r3, #9999	@ 0x270f
 800743c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800743e:	6013      	str	r3, [r2, #0]
 8007440:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007444:	4323      	orrs	r3, r4
 8007446:	f000 855e 	beq.w	8007f06 <_dtoa_r+0xb46>
 800744a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800744c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80076a4 <_dtoa_r+0x2e4>
 8007450:	2b00      	cmp	r3, #0
 8007452:	f000 8560 	beq.w	8007f16 <_dtoa_r+0xb56>
 8007456:	f10a 0303 	add.w	r3, sl, #3
 800745a:	f000 bd5a 	b.w	8007f12 <_dtoa_r+0xb52>
 800745e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007462:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007466:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800746a:	2200      	movs	r2, #0
 800746c:	2300      	movs	r3, #0
 800746e:	f7f9 faa5 	bl	80009bc <__aeabi_dcmpeq>
 8007472:	4607      	mov	r7, r0
 8007474:	b158      	cbz	r0, 800748e <_dtoa_r+0xce>
 8007476:	2301      	movs	r3, #1
 8007478:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800747a:	6013      	str	r3, [r2, #0]
 800747c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800747e:	b113      	cbz	r3, 8007486 <_dtoa_r+0xc6>
 8007480:	4b89      	ldr	r3, [pc, #548]	@ (80076a8 <_dtoa_r+0x2e8>)
 8007482:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007484:	6013      	str	r3, [r2, #0]
 8007486:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80076ac <_dtoa_r+0x2ec>
 800748a:	f000 bd44 	b.w	8007f16 <_dtoa_r+0xb56>
 800748e:	ab14      	add	r3, sp, #80	@ 0x50
 8007490:	9301      	str	r3, [sp, #4]
 8007492:	ab15      	add	r3, sp, #84	@ 0x54
 8007494:	9300      	str	r3, [sp, #0]
 8007496:	4648      	mov	r0, r9
 8007498:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800749c:	f001 f984 	bl	80087a8 <__d2b>
 80074a0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80074a4:	9003      	str	r0, [sp, #12]
 80074a6:	2e00      	cmp	r6, #0
 80074a8:	d078      	beq.n	800759c <_dtoa_r+0x1dc>
 80074aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80074b0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80074b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80074b8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80074bc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80074c0:	9712      	str	r7, [sp, #72]	@ 0x48
 80074c2:	4619      	mov	r1, r3
 80074c4:	2200      	movs	r2, #0
 80074c6:	4b7a      	ldr	r3, [pc, #488]	@ (80076b0 <_dtoa_r+0x2f0>)
 80074c8:	f7f8 fe58 	bl	800017c <__aeabi_dsub>
 80074cc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007680 <_dtoa_r+0x2c0>)
 80074ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d2:	f7f9 f80b 	bl	80004ec <__aeabi_dmul>
 80074d6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007688 <_dtoa_r+0x2c8>)
 80074d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074dc:	f7f8 fe50 	bl	8000180 <__adddf3>
 80074e0:	4604      	mov	r4, r0
 80074e2:	4630      	mov	r0, r6
 80074e4:	460d      	mov	r5, r1
 80074e6:	f7f8 ff97 	bl	8000418 <__aeabi_i2d>
 80074ea:	a369      	add	r3, pc, #420	@ (adr r3, 8007690 <_dtoa_r+0x2d0>)
 80074ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f0:	f7f8 fffc 	bl	80004ec <__aeabi_dmul>
 80074f4:	4602      	mov	r2, r0
 80074f6:	460b      	mov	r3, r1
 80074f8:	4620      	mov	r0, r4
 80074fa:	4629      	mov	r1, r5
 80074fc:	f7f8 fe40 	bl	8000180 <__adddf3>
 8007500:	4604      	mov	r4, r0
 8007502:	460d      	mov	r5, r1
 8007504:	f7f9 faa2 	bl	8000a4c <__aeabi_d2iz>
 8007508:	2200      	movs	r2, #0
 800750a:	4607      	mov	r7, r0
 800750c:	2300      	movs	r3, #0
 800750e:	4620      	mov	r0, r4
 8007510:	4629      	mov	r1, r5
 8007512:	f7f9 fa5d 	bl	80009d0 <__aeabi_dcmplt>
 8007516:	b140      	cbz	r0, 800752a <_dtoa_r+0x16a>
 8007518:	4638      	mov	r0, r7
 800751a:	f7f8 ff7d 	bl	8000418 <__aeabi_i2d>
 800751e:	4622      	mov	r2, r4
 8007520:	462b      	mov	r3, r5
 8007522:	f7f9 fa4b 	bl	80009bc <__aeabi_dcmpeq>
 8007526:	b900      	cbnz	r0, 800752a <_dtoa_r+0x16a>
 8007528:	3f01      	subs	r7, #1
 800752a:	2f16      	cmp	r7, #22
 800752c:	d854      	bhi.n	80075d8 <_dtoa_r+0x218>
 800752e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007532:	4b60      	ldr	r3, [pc, #384]	@ (80076b4 <_dtoa_r+0x2f4>)
 8007534:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f7f9 fa48 	bl	80009d0 <__aeabi_dcmplt>
 8007540:	2800      	cmp	r0, #0
 8007542:	d04b      	beq.n	80075dc <_dtoa_r+0x21c>
 8007544:	2300      	movs	r3, #0
 8007546:	3f01      	subs	r7, #1
 8007548:	930f      	str	r3, [sp, #60]	@ 0x3c
 800754a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800754c:	1b9b      	subs	r3, r3, r6
 800754e:	1e5a      	subs	r2, r3, #1
 8007550:	bf49      	itett	mi
 8007552:	f1c3 0301 	rsbmi	r3, r3, #1
 8007556:	2300      	movpl	r3, #0
 8007558:	9304      	strmi	r3, [sp, #16]
 800755a:	2300      	movmi	r3, #0
 800755c:	9209      	str	r2, [sp, #36]	@ 0x24
 800755e:	bf54      	ite	pl
 8007560:	9304      	strpl	r3, [sp, #16]
 8007562:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007564:	2f00      	cmp	r7, #0
 8007566:	db3b      	blt.n	80075e0 <_dtoa_r+0x220>
 8007568:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800756a:	970e      	str	r7, [sp, #56]	@ 0x38
 800756c:	443b      	add	r3, r7
 800756e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007570:	2300      	movs	r3, #0
 8007572:	930a      	str	r3, [sp, #40]	@ 0x28
 8007574:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007576:	2b09      	cmp	r3, #9
 8007578:	d865      	bhi.n	8007646 <_dtoa_r+0x286>
 800757a:	2b05      	cmp	r3, #5
 800757c:	bfc4      	itt	gt
 800757e:	3b04      	subgt	r3, #4
 8007580:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007582:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007584:	bfc8      	it	gt
 8007586:	2400      	movgt	r4, #0
 8007588:	f1a3 0302 	sub.w	r3, r3, #2
 800758c:	bfd8      	it	le
 800758e:	2401      	movle	r4, #1
 8007590:	2b03      	cmp	r3, #3
 8007592:	d864      	bhi.n	800765e <_dtoa_r+0x29e>
 8007594:	e8df f003 	tbb	[pc, r3]
 8007598:	2c385553 	.word	0x2c385553
 800759c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80075a0:	441e      	add	r6, r3
 80075a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80075a6:	2b20      	cmp	r3, #32
 80075a8:	bfc1      	itttt	gt
 80075aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80075ae:	fa08 f803 	lslgt.w	r8, r8, r3
 80075b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80075b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80075ba:	bfd6      	itet	le
 80075bc:	f1c3 0320 	rsble	r3, r3, #32
 80075c0:	ea48 0003 	orrgt.w	r0, r8, r3
 80075c4:	fa04 f003 	lslle.w	r0, r4, r3
 80075c8:	f7f8 ff16 	bl	80003f8 <__aeabi_ui2d>
 80075cc:	2201      	movs	r2, #1
 80075ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80075d2:	3e01      	subs	r6, #1
 80075d4:	9212      	str	r2, [sp, #72]	@ 0x48
 80075d6:	e774      	b.n	80074c2 <_dtoa_r+0x102>
 80075d8:	2301      	movs	r3, #1
 80075da:	e7b5      	b.n	8007548 <_dtoa_r+0x188>
 80075dc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80075de:	e7b4      	b.n	800754a <_dtoa_r+0x18a>
 80075e0:	9b04      	ldr	r3, [sp, #16]
 80075e2:	1bdb      	subs	r3, r3, r7
 80075e4:	9304      	str	r3, [sp, #16]
 80075e6:	427b      	negs	r3, r7
 80075e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80075ea:	2300      	movs	r3, #0
 80075ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80075ee:	e7c1      	b.n	8007574 <_dtoa_r+0x1b4>
 80075f0:	2301      	movs	r3, #1
 80075f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80075f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80075f6:	eb07 0b03 	add.w	fp, r7, r3
 80075fa:	f10b 0301 	add.w	r3, fp, #1
 80075fe:	2b01      	cmp	r3, #1
 8007600:	9308      	str	r3, [sp, #32]
 8007602:	bfb8      	it	lt
 8007604:	2301      	movlt	r3, #1
 8007606:	e006      	b.n	8007616 <_dtoa_r+0x256>
 8007608:	2301      	movs	r3, #1
 800760a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800760c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800760e:	2b00      	cmp	r3, #0
 8007610:	dd28      	ble.n	8007664 <_dtoa_r+0x2a4>
 8007612:	469b      	mov	fp, r3
 8007614:	9308      	str	r3, [sp, #32]
 8007616:	2100      	movs	r1, #0
 8007618:	2204      	movs	r2, #4
 800761a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800761e:	f102 0514 	add.w	r5, r2, #20
 8007622:	429d      	cmp	r5, r3
 8007624:	d926      	bls.n	8007674 <_dtoa_r+0x2b4>
 8007626:	6041      	str	r1, [r0, #4]
 8007628:	4648      	mov	r0, r9
 800762a:	f000 fd9b 	bl	8008164 <_Balloc>
 800762e:	4682      	mov	sl, r0
 8007630:	2800      	cmp	r0, #0
 8007632:	d143      	bne.n	80076bc <_dtoa_r+0x2fc>
 8007634:	4602      	mov	r2, r0
 8007636:	f240 11af 	movw	r1, #431	@ 0x1af
 800763a:	4b1f      	ldr	r3, [pc, #124]	@ (80076b8 <_dtoa_r+0x2f8>)
 800763c:	e6d4      	b.n	80073e8 <_dtoa_r+0x28>
 800763e:	2300      	movs	r3, #0
 8007640:	e7e3      	b.n	800760a <_dtoa_r+0x24a>
 8007642:	2300      	movs	r3, #0
 8007644:	e7d5      	b.n	80075f2 <_dtoa_r+0x232>
 8007646:	2401      	movs	r4, #1
 8007648:	2300      	movs	r3, #0
 800764a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800764c:	9320      	str	r3, [sp, #128]	@ 0x80
 800764e:	f04f 3bff 	mov.w	fp, #4294967295
 8007652:	2200      	movs	r2, #0
 8007654:	2312      	movs	r3, #18
 8007656:	f8cd b020 	str.w	fp, [sp, #32]
 800765a:	9221      	str	r2, [sp, #132]	@ 0x84
 800765c:	e7db      	b.n	8007616 <_dtoa_r+0x256>
 800765e:	2301      	movs	r3, #1
 8007660:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007662:	e7f4      	b.n	800764e <_dtoa_r+0x28e>
 8007664:	f04f 0b01 	mov.w	fp, #1
 8007668:	465b      	mov	r3, fp
 800766a:	f8cd b020 	str.w	fp, [sp, #32]
 800766e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007672:	e7d0      	b.n	8007616 <_dtoa_r+0x256>
 8007674:	3101      	adds	r1, #1
 8007676:	0052      	lsls	r2, r2, #1
 8007678:	e7d1      	b.n	800761e <_dtoa_r+0x25e>
 800767a:	bf00      	nop
 800767c:	f3af 8000 	nop.w
 8007680:	636f4361 	.word	0x636f4361
 8007684:	3fd287a7 	.word	0x3fd287a7
 8007688:	8b60c8b3 	.word	0x8b60c8b3
 800768c:	3fc68a28 	.word	0x3fc68a28
 8007690:	509f79fb 	.word	0x509f79fb
 8007694:	3fd34413 	.word	0x3fd34413
 8007698:	08009da1 	.word	0x08009da1
 800769c:	08009db8 	.word	0x08009db8
 80076a0:	7ff00000 	.word	0x7ff00000
 80076a4:	08009d9d 	.word	0x08009d9d
 80076a8:	08009ea2 	.word	0x08009ea2
 80076ac:	08009ea1 	.word	0x08009ea1
 80076b0:	3ff80000 	.word	0x3ff80000
 80076b4:	08009f20 	.word	0x08009f20
 80076b8:	08009e10 	.word	0x08009e10
 80076bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80076c0:	6018      	str	r0, [r3, #0]
 80076c2:	9b08      	ldr	r3, [sp, #32]
 80076c4:	2b0e      	cmp	r3, #14
 80076c6:	f200 80a1 	bhi.w	800780c <_dtoa_r+0x44c>
 80076ca:	2c00      	cmp	r4, #0
 80076cc:	f000 809e 	beq.w	800780c <_dtoa_r+0x44c>
 80076d0:	2f00      	cmp	r7, #0
 80076d2:	dd33      	ble.n	800773c <_dtoa_r+0x37c>
 80076d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007948 <_dtoa_r+0x588>)
 80076d6:	f007 020f 	and.w	r2, r7, #15
 80076da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80076de:	05f8      	lsls	r0, r7, #23
 80076e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80076e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80076e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80076ec:	d516      	bpl.n	800771c <_dtoa_r+0x35c>
 80076ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80076f2:	4b96      	ldr	r3, [pc, #600]	@ (800794c <_dtoa_r+0x58c>)
 80076f4:	2603      	movs	r6, #3
 80076f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80076fa:	f7f9 f821 	bl	8000740 <__aeabi_ddiv>
 80076fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007702:	f004 040f 	and.w	r4, r4, #15
 8007706:	4d91      	ldr	r5, [pc, #580]	@ (800794c <_dtoa_r+0x58c>)
 8007708:	b954      	cbnz	r4, 8007720 <_dtoa_r+0x360>
 800770a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800770e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007712:	f7f9 f815 	bl	8000740 <__aeabi_ddiv>
 8007716:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800771a:	e028      	b.n	800776e <_dtoa_r+0x3ae>
 800771c:	2602      	movs	r6, #2
 800771e:	e7f2      	b.n	8007706 <_dtoa_r+0x346>
 8007720:	07e1      	lsls	r1, r4, #31
 8007722:	d508      	bpl.n	8007736 <_dtoa_r+0x376>
 8007724:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007728:	e9d5 2300 	ldrd	r2, r3, [r5]
 800772c:	f7f8 fede 	bl	80004ec <__aeabi_dmul>
 8007730:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007734:	3601      	adds	r6, #1
 8007736:	1064      	asrs	r4, r4, #1
 8007738:	3508      	adds	r5, #8
 800773a:	e7e5      	b.n	8007708 <_dtoa_r+0x348>
 800773c:	f000 80af 	beq.w	800789e <_dtoa_r+0x4de>
 8007740:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007744:	427c      	negs	r4, r7
 8007746:	4b80      	ldr	r3, [pc, #512]	@ (8007948 <_dtoa_r+0x588>)
 8007748:	f004 020f 	and.w	r2, r4, #15
 800774c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007754:	f7f8 feca 	bl	80004ec <__aeabi_dmul>
 8007758:	2602      	movs	r6, #2
 800775a:	2300      	movs	r3, #0
 800775c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007760:	4d7a      	ldr	r5, [pc, #488]	@ (800794c <_dtoa_r+0x58c>)
 8007762:	1124      	asrs	r4, r4, #4
 8007764:	2c00      	cmp	r4, #0
 8007766:	f040 808f 	bne.w	8007888 <_dtoa_r+0x4c8>
 800776a:	2b00      	cmp	r3, #0
 800776c:	d1d3      	bne.n	8007716 <_dtoa_r+0x356>
 800776e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007772:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007774:	2b00      	cmp	r3, #0
 8007776:	f000 8094 	beq.w	80078a2 <_dtoa_r+0x4e2>
 800777a:	2200      	movs	r2, #0
 800777c:	4620      	mov	r0, r4
 800777e:	4629      	mov	r1, r5
 8007780:	4b73      	ldr	r3, [pc, #460]	@ (8007950 <_dtoa_r+0x590>)
 8007782:	f7f9 f925 	bl	80009d0 <__aeabi_dcmplt>
 8007786:	2800      	cmp	r0, #0
 8007788:	f000 808b 	beq.w	80078a2 <_dtoa_r+0x4e2>
 800778c:	9b08      	ldr	r3, [sp, #32]
 800778e:	2b00      	cmp	r3, #0
 8007790:	f000 8087 	beq.w	80078a2 <_dtoa_r+0x4e2>
 8007794:	f1bb 0f00 	cmp.w	fp, #0
 8007798:	dd34      	ble.n	8007804 <_dtoa_r+0x444>
 800779a:	4620      	mov	r0, r4
 800779c:	2200      	movs	r2, #0
 800779e:	4629      	mov	r1, r5
 80077a0:	4b6c      	ldr	r3, [pc, #432]	@ (8007954 <_dtoa_r+0x594>)
 80077a2:	f7f8 fea3 	bl	80004ec <__aeabi_dmul>
 80077a6:	465c      	mov	r4, fp
 80077a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80077b0:	3601      	adds	r6, #1
 80077b2:	4630      	mov	r0, r6
 80077b4:	f7f8 fe30 	bl	8000418 <__aeabi_i2d>
 80077b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077bc:	f7f8 fe96 	bl	80004ec <__aeabi_dmul>
 80077c0:	2200      	movs	r2, #0
 80077c2:	4b65      	ldr	r3, [pc, #404]	@ (8007958 <_dtoa_r+0x598>)
 80077c4:	f7f8 fcdc 	bl	8000180 <__adddf3>
 80077c8:	4605      	mov	r5, r0
 80077ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80077ce:	2c00      	cmp	r4, #0
 80077d0:	d16a      	bne.n	80078a8 <_dtoa_r+0x4e8>
 80077d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077d6:	2200      	movs	r2, #0
 80077d8:	4b60      	ldr	r3, [pc, #384]	@ (800795c <_dtoa_r+0x59c>)
 80077da:	f7f8 fccf 	bl	800017c <__aeabi_dsub>
 80077de:	4602      	mov	r2, r0
 80077e0:	460b      	mov	r3, r1
 80077e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80077e6:	462a      	mov	r2, r5
 80077e8:	4633      	mov	r3, r6
 80077ea:	f7f9 f90f 	bl	8000a0c <__aeabi_dcmpgt>
 80077ee:	2800      	cmp	r0, #0
 80077f0:	f040 8298 	bne.w	8007d24 <_dtoa_r+0x964>
 80077f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077f8:	462a      	mov	r2, r5
 80077fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80077fe:	f7f9 f8e7 	bl	80009d0 <__aeabi_dcmplt>
 8007802:	bb38      	cbnz	r0, 8007854 <_dtoa_r+0x494>
 8007804:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007808:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800780c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800780e:	2b00      	cmp	r3, #0
 8007810:	f2c0 8157 	blt.w	8007ac2 <_dtoa_r+0x702>
 8007814:	2f0e      	cmp	r7, #14
 8007816:	f300 8154 	bgt.w	8007ac2 <_dtoa_r+0x702>
 800781a:	4b4b      	ldr	r3, [pc, #300]	@ (8007948 <_dtoa_r+0x588>)
 800781c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007820:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007824:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007828:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800782a:	2b00      	cmp	r3, #0
 800782c:	f280 80e5 	bge.w	80079fa <_dtoa_r+0x63a>
 8007830:	9b08      	ldr	r3, [sp, #32]
 8007832:	2b00      	cmp	r3, #0
 8007834:	f300 80e1 	bgt.w	80079fa <_dtoa_r+0x63a>
 8007838:	d10c      	bne.n	8007854 <_dtoa_r+0x494>
 800783a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800783e:	2200      	movs	r2, #0
 8007840:	4b46      	ldr	r3, [pc, #280]	@ (800795c <_dtoa_r+0x59c>)
 8007842:	f7f8 fe53 	bl	80004ec <__aeabi_dmul>
 8007846:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800784a:	f7f9 f8d5 	bl	80009f8 <__aeabi_dcmpge>
 800784e:	2800      	cmp	r0, #0
 8007850:	f000 8266 	beq.w	8007d20 <_dtoa_r+0x960>
 8007854:	2400      	movs	r4, #0
 8007856:	4625      	mov	r5, r4
 8007858:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800785a:	4656      	mov	r6, sl
 800785c:	ea6f 0803 	mvn.w	r8, r3
 8007860:	2700      	movs	r7, #0
 8007862:	4621      	mov	r1, r4
 8007864:	4648      	mov	r0, r9
 8007866:	f000 fcbd 	bl	80081e4 <_Bfree>
 800786a:	2d00      	cmp	r5, #0
 800786c:	f000 80bd 	beq.w	80079ea <_dtoa_r+0x62a>
 8007870:	b12f      	cbz	r7, 800787e <_dtoa_r+0x4be>
 8007872:	42af      	cmp	r7, r5
 8007874:	d003      	beq.n	800787e <_dtoa_r+0x4be>
 8007876:	4639      	mov	r1, r7
 8007878:	4648      	mov	r0, r9
 800787a:	f000 fcb3 	bl	80081e4 <_Bfree>
 800787e:	4629      	mov	r1, r5
 8007880:	4648      	mov	r0, r9
 8007882:	f000 fcaf 	bl	80081e4 <_Bfree>
 8007886:	e0b0      	b.n	80079ea <_dtoa_r+0x62a>
 8007888:	07e2      	lsls	r2, r4, #31
 800788a:	d505      	bpl.n	8007898 <_dtoa_r+0x4d8>
 800788c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007890:	f7f8 fe2c 	bl	80004ec <__aeabi_dmul>
 8007894:	2301      	movs	r3, #1
 8007896:	3601      	adds	r6, #1
 8007898:	1064      	asrs	r4, r4, #1
 800789a:	3508      	adds	r5, #8
 800789c:	e762      	b.n	8007764 <_dtoa_r+0x3a4>
 800789e:	2602      	movs	r6, #2
 80078a0:	e765      	b.n	800776e <_dtoa_r+0x3ae>
 80078a2:	46b8      	mov	r8, r7
 80078a4:	9c08      	ldr	r4, [sp, #32]
 80078a6:	e784      	b.n	80077b2 <_dtoa_r+0x3f2>
 80078a8:	4b27      	ldr	r3, [pc, #156]	@ (8007948 <_dtoa_r+0x588>)
 80078aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80078ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80078b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80078b4:	4454      	add	r4, sl
 80078b6:	2900      	cmp	r1, #0
 80078b8:	d054      	beq.n	8007964 <_dtoa_r+0x5a4>
 80078ba:	2000      	movs	r0, #0
 80078bc:	4928      	ldr	r1, [pc, #160]	@ (8007960 <_dtoa_r+0x5a0>)
 80078be:	f7f8 ff3f 	bl	8000740 <__aeabi_ddiv>
 80078c2:	4633      	mov	r3, r6
 80078c4:	462a      	mov	r2, r5
 80078c6:	f7f8 fc59 	bl	800017c <__aeabi_dsub>
 80078ca:	4656      	mov	r6, sl
 80078cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80078d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078d4:	f7f9 f8ba 	bl	8000a4c <__aeabi_d2iz>
 80078d8:	4605      	mov	r5, r0
 80078da:	f7f8 fd9d 	bl	8000418 <__aeabi_i2d>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078e6:	f7f8 fc49 	bl	800017c <__aeabi_dsub>
 80078ea:	4602      	mov	r2, r0
 80078ec:	460b      	mov	r3, r1
 80078ee:	3530      	adds	r5, #48	@ 0x30
 80078f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80078f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80078f8:	f806 5b01 	strb.w	r5, [r6], #1
 80078fc:	f7f9 f868 	bl	80009d0 <__aeabi_dcmplt>
 8007900:	2800      	cmp	r0, #0
 8007902:	d172      	bne.n	80079ea <_dtoa_r+0x62a>
 8007904:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007908:	2000      	movs	r0, #0
 800790a:	4911      	ldr	r1, [pc, #68]	@ (8007950 <_dtoa_r+0x590>)
 800790c:	f7f8 fc36 	bl	800017c <__aeabi_dsub>
 8007910:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007914:	f7f9 f85c 	bl	80009d0 <__aeabi_dcmplt>
 8007918:	2800      	cmp	r0, #0
 800791a:	f040 80b4 	bne.w	8007a86 <_dtoa_r+0x6c6>
 800791e:	42a6      	cmp	r6, r4
 8007920:	f43f af70 	beq.w	8007804 <_dtoa_r+0x444>
 8007924:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007928:	2200      	movs	r2, #0
 800792a:	4b0a      	ldr	r3, [pc, #40]	@ (8007954 <_dtoa_r+0x594>)
 800792c:	f7f8 fdde 	bl	80004ec <__aeabi_dmul>
 8007930:	2200      	movs	r2, #0
 8007932:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007936:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800793a:	4b06      	ldr	r3, [pc, #24]	@ (8007954 <_dtoa_r+0x594>)
 800793c:	f7f8 fdd6 	bl	80004ec <__aeabi_dmul>
 8007940:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007944:	e7c4      	b.n	80078d0 <_dtoa_r+0x510>
 8007946:	bf00      	nop
 8007948:	08009f20 	.word	0x08009f20
 800794c:	08009ef8 	.word	0x08009ef8
 8007950:	3ff00000 	.word	0x3ff00000
 8007954:	40240000 	.word	0x40240000
 8007958:	401c0000 	.word	0x401c0000
 800795c:	40140000 	.word	0x40140000
 8007960:	3fe00000 	.word	0x3fe00000
 8007964:	4631      	mov	r1, r6
 8007966:	4628      	mov	r0, r5
 8007968:	f7f8 fdc0 	bl	80004ec <__aeabi_dmul>
 800796c:	4656      	mov	r6, sl
 800796e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007972:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007974:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007978:	f7f9 f868 	bl	8000a4c <__aeabi_d2iz>
 800797c:	4605      	mov	r5, r0
 800797e:	f7f8 fd4b 	bl	8000418 <__aeabi_i2d>
 8007982:	4602      	mov	r2, r0
 8007984:	460b      	mov	r3, r1
 8007986:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800798a:	f7f8 fbf7 	bl	800017c <__aeabi_dsub>
 800798e:	4602      	mov	r2, r0
 8007990:	460b      	mov	r3, r1
 8007992:	3530      	adds	r5, #48	@ 0x30
 8007994:	f806 5b01 	strb.w	r5, [r6], #1
 8007998:	42a6      	cmp	r6, r4
 800799a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800799e:	f04f 0200 	mov.w	r2, #0
 80079a2:	d124      	bne.n	80079ee <_dtoa_r+0x62e>
 80079a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80079a8:	4bae      	ldr	r3, [pc, #696]	@ (8007c64 <_dtoa_r+0x8a4>)
 80079aa:	f7f8 fbe9 	bl	8000180 <__adddf3>
 80079ae:	4602      	mov	r2, r0
 80079b0:	460b      	mov	r3, r1
 80079b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079b6:	f7f9 f829 	bl	8000a0c <__aeabi_dcmpgt>
 80079ba:	2800      	cmp	r0, #0
 80079bc:	d163      	bne.n	8007a86 <_dtoa_r+0x6c6>
 80079be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80079c2:	2000      	movs	r0, #0
 80079c4:	49a7      	ldr	r1, [pc, #668]	@ (8007c64 <_dtoa_r+0x8a4>)
 80079c6:	f7f8 fbd9 	bl	800017c <__aeabi_dsub>
 80079ca:	4602      	mov	r2, r0
 80079cc:	460b      	mov	r3, r1
 80079ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079d2:	f7f8 fffd 	bl	80009d0 <__aeabi_dcmplt>
 80079d6:	2800      	cmp	r0, #0
 80079d8:	f43f af14 	beq.w	8007804 <_dtoa_r+0x444>
 80079dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80079de:	1e73      	subs	r3, r6, #1
 80079e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80079e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80079e6:	2b30      	cmp	r3, #48	@ 0x30
 80079e8:	d0f8      	beq.n	80079dc <_dtoa_r+0x61c>
 80079ea:	4647      	mov	r7, r8
 80079ec:	e03b      	b.n	8007a66 <_dtoa_r+0x6a6>
 80079ee:	4b9e      	ldr	r3, [pc, #632]	@ (8007c68 <_dtoa_r+0x8a8>)
 80079f0:	f7f8 fd7c 	bl	80004ec <__aeabi_dmul>
 80079f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80079f8:	e7bc      	b.n	8007974 <_dtoa_r+0x5b4>
 80079fa:	4656      	mov	r6, sl
 80079fc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007a00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a04:	4620      	mov	r0, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7f8 fe9a 	bl	8000740 <__aeabi_ddiv>
 8007a0c:	f7f9 f81e 	bl	8000a4c <__aeabi_d2iz>
 8007a10:	4680      	mov	r8, r0
 8007a12:	f7f8 fd01 	bl	8000418 <__aeabi_i2d>
 8007a16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a1a:	f7f8 fd67 	bl	80004ec <__aeabi_dmul>
 8007a1e:	4602      	mov	r2, r0
 8007a20:	460b      	mov	r3, r1
 8007a22:	4620      	mov	r0, r4
 8007a24:	4629      	mov	r1, r5
 8007a26:	f7f8 fba9 	bl	800017c <__aeabi_dsub>
 8007a2a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007a2e:	9d08      	ldr	r5, [sp, #32]
 8007a30:	f806 4b01 	strb.w	r4, [r6], #1
 8007a34:	eba6 040a 	sub.w	r4, r6, sl
 8007a38:	42a5      	cmp	r5, r4
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	d133      	bne.n	8007aa8 <_dtoa_r+0x6e8>
 8007a40:	f7f8 fb9e 	bl	8000180 <__adddf3>
 8007a44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a48:	4604      	mov	r4, r0
 8007a4a:	460d      	mov	r5, r1
 8007a4c:	f7f8 ffde 	bl	8000a0c <__aeabi_dcmpgt>
 8007a50:	b9c0      	cbnz	r0, 8007a84 <_dtoa_r+0x6c4>
 8007a52:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a56:	4620      	mov	r0, r4
 8007a58:	4629      	mov	r1, r5
 8007a5a:	f7f8 ffaf 	bl	80009bc <__aeabi_dcmpeq>
 8007a5e:	b110      	cbz	r0, 8007a66 <_dtoa_r+0x6a6>
 8007a60:	f018 0f01 	tst.w	r8, #1
 8007a64:	d10e      	bne.n	8007a84 <_dtoa_r+0x6c4>
 8007a66:	4648      	mov	r0, r9
 8007a68:	9903      	ldr	r1, [sp, #12]
 8007a6a:	f000 fbbb 	bl	80081e4 <_Bfree>
 8007a6e:	2300      	movs	r3, #0
 8007a70:	7033      	strb	r3, [r6, #0]
 8007a72:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007a74:	3701      	adds	r7, #1
 8007a76:	601f      	str	r7, [r3, #0]
 8007a78:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f000 824b 	beq.w	8007f16 <_dtoa_r+0xb56>
 8007a80:	601e      	str	r6, [r3, #0]
 8007a82:	e248      	b.n	8007f16 <_dtoa_r+0xb56>
 8007a84:	46b8      	mov	r8, r7
 8007a86:	4633      	mov	r3, r6
 8007a88:	461e      	mov	r6, r3
 8007a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a8e:	2a39      	cmp	r2, #57	@ 0x39
 8007a90:	d106      	bne.n	8007aa0 <_dtoa_r+0x6e0>
 8007a92:	459a      	cmp	sl, r3
 8007a94:	d1f8      	bne.n	8007a88 <_dtoa_r+0x6c8>
 8007a96:	2230      	movs	r2, #48	@ 0x30
 8007a98:	f108 0801 	add.w	r8, r8, #1
 8007a9c:	f88a 2000 	strb.w	r2, [sl]
 8007aa0:	781a      	ldrb	r2, [r3, #0]
 8007aa2:	3201      	adds	r2, #1
 8007aa4:	701a      	strb	r2, [r3, #0]
 8007aa6:	e7a0      	b.n	80079ea <_dtoa_r+0x62a>
 8007aa8:	2200      	movs	r2, #0
 8007aaa:	4b6f      	ldr	r3, [pc, #444]	@ (8007c68 <_dtoa_r+0x8a8>)
 8007aac:	f7f8 fd1e 	bl	80004ec <__aeabi_dmul>
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	4604      	mov	r4, r0
 8007ab6:	460d      	mov	r5, r1
 8007ab8:	f7f8 ff80 	bl	80009bc <__aeabi_dcmpeq>
 8007abc:	2800      	cmp	r0, #0
 8007abe:	d09f      	beq.n	8007a00 <_dtoa_r+0x640>
 8007ac0:	e7d1      	b.n	8007a66 <_dtoa_r+0x6a6>
 8007ac2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007ac4:	2a00      	cmp	r2, #0
 8007ac6:	f000 80ea 	beq.w	8007c9e <_dtoa_r+0x8de>
 8007aca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007acc:	2a01      	cmp	r2, #1
 8007ace:	f300 80cd 	bgt.w	8007c6c <_dtoa_r+0x8ac>
 8007ad2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ad4:	2a00      	cmp	r2, #0
 8007ad6:	f000 80c1 	beq.w	8007c5c <_dtoa_r+0x89c>
 8007ada:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007ade:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ae0:	9e04      	ldr	r6, [sp, #16]
 8007ae2:	9a04      	ldr	r2, [sp, #16]
 8007ae4:	2101      	movs	r1, #1
 8007ae6:	441a      	add	r2, r3
 8007ae8:	9204      	str	r2, [sp, #16]
 8007aea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007aec:	4648      	mov	r0, r9
 8007aee:	441a      	add	r2, r3
 8007af0:	9209      	str	r2, [sp, #36]	@ 0x24
 8007af2:	f000 fc2b 	bl	800834c <__i2b>
 8007af6:	4605      	mov	r5, r0
 8007af8:	b166      	cbz	r6, 8007b14 <_dtoa_r+0x754>
 8007afa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	dd09      	ble.n	8007b14 <_dtoa_r+0x754>
 8007b00:	42b3      	cmp	r3, r6
 8007b02:	bfa8      	it	ge
 8007b04:	4633      	movge	r3, r6
 8007b06:	9a04      	ldr	r2, [sp, #16]
 8007b08:	1af6      	subs	r6, r6, r3
 8007b0a:	1ad2      	subs	r2, r2, r3
 8007b0c:	9204      	str	r2, [sp, #16]
 8007b0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b10:	1ad3      	subs	r3, r2, r3
 8007b12:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b16:	b30b      	cbz	r3, 8007b5c <_dtoa_r+0x79c>
 8007b18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	f000 80c6 	beq.w	8007cac <_dtoa_r+0x8ec>
 8007b20:	2c00      	cmp	r4, #0
 8007b22:	f000 80c0 	beq.w	8007ca6 <_dtoa_r+0x8e6>
 8007b26:	4629      	mov	r1, r5
 8007b28:	4622      	mov	r2, r4
 8007b2a:	4648      	mov	r0, r9
 8007b2c:	f000 fcc6 	bl	80084bc <__pow5mult>
 8007b30:	9a03      	ldr	r2, [sp, #12]
 8007b32:	4601      	mov	r1, r0
 8007b34:	4605      	mov	r5, r0
 8007b36:	4648      	mov	r0, r9
 8007b38:	f000 fc1e 	bl	8008378 <__multiply>
 8007b3c:	9903      	ldr	r1, [sp, #12]
 8007b3e:	4680      	mov	r8, r0
 8007b40:	4648      	mov	r0, r9
 8007b42:	f000 fb4f 	bl	80081e4 <_Bfree>
 8007b46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b48:	1b1b      	subs	r3, r3, r4
 8007b4a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b4c:	f000 80b1 	beq.w	8007cb2 <_dtoa_r+0x8f2>
 8007b50:	4641      	mov	r1, r8
 8007b52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b54:	4648      	mov	r0, r9
 8007b56:	f000 fcb1 	bl	80084bc <__pow5mult>
 8007b5a:	9003      	str	r0, [sp, #12]
 8007b5c:	2101      	movs	r1, #1
 8007b5e:	4648      	mov	r0, r9
 8007b60:	f000 fbf4 	bl	800834c <__i2b>
 8007b64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b66:	4604      	mov	r4, r0
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	f000 81d8 	beq.w	8007f1e <_dtoa_r+0xb5e>
 8007b6e:	461a      	mov	r2, r3
 8007b70:	4601      	mov	r1, r0
 8007b72:	4648      	mov	r0, r9
 8007b74:	f000 fca2 	bl	80084bc <__pow5mult>
 8007b78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007b7a:	4604      	mov	r4, r0
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	f300 809f 	bgt.w	8007cc0 <_dtoa_r+0x900>
 8007b82:	9b06      	ldr	r3, [sp, #24]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	f040 8097 	bne.w	8007cb8 <_dtoa_r+0x8f8>
 8007b8a:	9b07      	ldr	r3, [sp, #28]
 8007b8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	f040 8093 	bne.w	8007cbc <_dtoa_r+0x8fc>
 8007b96:	9b07      	ldr	r3, [sp, #28]
 8007b98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007b9c:	0d1b      	lsrs	r3, r3, #20
 8007b9e:	051b      	lsls	r3, r3, #20
 8007ba0:	b133      	cbz	r3, 8007bb0 <_dtoa_r+0x7f0>
 8007ba2:	9b04      	ldr	r3, [sp, #16]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	9304      	str	r3, [sp, #16]
 8007ba8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007baa:	3301      	adds	r3, #1
 8007bac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bae:	2301      	movs	r3, #1
 8007bb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007bb2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	f000 81b8 	beq.w	8007f2a <_dtoa_r+0xb6a>
 8007bba:	6923      	ldr	r3, [r4, #16]
 8007bbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007bc0:	6918      	ldr	r0, [r3, #16]
 8007bc2:	f000 fb77 	bl	80082b4 <__hi0bits>
 8007bc6:	f1c0 0020 	rsb	r0, r0, #32
 8007bca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bcc:	4418      	add	r0, r3
 8007bce:	f010 001f 	ands.w	r0, r0, #31
 8007bd2:	f000 8082 	beq.w	8007cda <_dtoa_r+0x91a>
 8007bd6:	f1c0 0320 	rsb	r3, r0, #32
 8007bda:	2b04      	cmp	r3, #4
 8007bdc:	dd73      	ble.n	8007cc6 <_dtoa_r+0x906>
 8007bde:	9b04      	ldr	r3, [sp, #16]
 8007be0:	f1c0 001c 	rsb	r0, r0, #28
 8007be4:	4403      	add	r3, r0
 8007be6:	9304      	str	r3, [sp, #16]
 8007be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bea:	4406      	add	r6, r0
 8007bec:	4403      	add	r3, r0
 8007bee:	9309      	str	r3, [sp, #36]	@ 0x24
 8007bf0:	9b04      	ldr	r3, [sp, #16]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	dd05      	ble.n	8007c02 <_dtoa_r+0x842>
 8007bf6:	461a      	mov	r2, r3
 8007bf8:	4648      	mov	r0, r9
 8007bfa:	9903      	ldr	r1, [sp, #12]
 8007bfc:	f000 fcb8 	bl	8008570 <__lshift>
 8007c00:	9003      	str	r0, [sp, #12]
 8007c02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	dd05      	ble.n	8007c14 <_dtoa_r+0x854>
 8007c08:	4621      	mov	r1, r4
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	4648      	mov	r0, r9
 8007c0e:	f000 fcaf 	bl	8008570 <__lshift>
 8007c12:	4604      	mov	r4, r0
 8007c14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d061      	beq.n	8007cde <_dtoa_r+0x91e>
 8007c1a:	4621      	mov	r1, r4
 8007c1c:	9803      	ldr	r0, [sp, #12]
 8007c1e:	f000 fd13 	bl	8008648 <__mcmp>
 8007c22:	2800      	cmp	r0, #0
 8007c24:	da5b      	bge.n	8007cde <_dtoa_r+0x91e>
 8007c26:	2300      	movs	r3, #0
 8007c28:	220a      	movs	r2, #10
 8007c2a:	4648      	mov	r0, r9
 8007c2c:	9903      	ldr	r1, [sp, #12]
 8007c2e:	f000 fafb 	bl	8008228 <__multadd>
 8007c32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c34:	f107 38ff 	add.w	r8, r7, #4294967295
 8007c38:	9003      	str	r0, [sp, #12]
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	f000 8177 	beq.w	8007f2e <_dtoa_r+0xb6e>
 8007c40:	4629      	mov	r1, r5
 8007c42:	2300      	movs	r3, #0
 8007c44:	220a      	movs	r2, #10
 8007c46:	4648      	mov	r0, r9
 8007c48:	f000 faee 	bl	8008228 <__multadd>
 8007c4c:	f1bb 0f00 	cmp.w	fp, #0
 8007c50:	4605      	mov	r5, r0
 8007c52:	dc6f      	bgt.n	8007d34 <_dtoa_r+0x974>
 8007c54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	dc49      	bgt.n	8007cee <_dtoa_r+0x92e>
 8007c5a:	e06b      	b.n	8007d34 <_dtoa_r+0x974>
 8007c5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007c5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007c62:	e73c      	b.n	8007ade <_dtoa_r+0x71e>
 8007c64:	3fe00000 	.word	0x3fe00000
 8007c68:	40240000 	.word	0x40240000
 8007c6c:	9b08      	ldr	r3, [sp, #32]
 8007c6e:	1e5c      	subs	r4, r3, #1
 8007c70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c72:	42a3      	cmp	r3, r4
 8007c74:	db09      	blt.n	8007c8a <_dtoa_r+0x8ca>
 8007c76:	1b1c      	subs	r4, r3, r4
 8007c78:	9b08      	ldr	r3, [sp, #32]
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	f6bf af30 	bge.w	8007ae0 <_dtoa_r+0x720>
 8007c80:	9b04      	ldr	r3, [sp, #16]
 8007c82:	9a08      	ldr	r2, [sp, #32]
 8007c84:	1a9e      	subs	r6, r3, r2
 8007c86:	2300      	movs	r3, #0
 8007c88:	e72b      	b.n	8007ae2 <_dtoa_r+0x722>
 8007c8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c8e:	1ae3      	subs	r3, r4, r3
 8007c90:	441a      	add	r2, r3
 8007c92:	940a      	str	r4, [sp, #40]	@ 0x28
 8007c94:	9e04      	ldr	r6, [sp, #16]
 8007c96:	2400      	movs	r4, #0
 8007c98:	9b08      	ldr	r3, [sp, #32]
 8007c9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007c9c:	e721      	b.n	8007ae2 <_dtoa_r+0x722>
 8007c9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ca0:	9e04      	ldr	r6, [sp, #16]
 8007ca2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007ca4:	e728      	b.n	8007af8 <_dtoa_r+0x738>
 8007ca6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007caa:	e751      	b.n	8007b50 <_dtoa_r+0x790>
 8007cac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007cae:	9903      	ldr	r1, [sp, #12]
 8007cb0:	e750      	b.n	8007b54 <_dtoa_r+0x794>
 8007cb2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cb6:	e751      	b.n	8007b5c <_dtoa_r+0x79c>
 8007cb8:	2300      	movs	r3, #0
 8007cba:	e779      	b.n	8007bb0 <_dtoa_r+0x7f0>
 8007cbc:	9b06      	ldr	r3, [sp, #24]
 8007cbe:	e777      	b.n	8007bb0 <_dtoa_r+0x7f0>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007cc4:	e779      	b.n	8007bba <_dtoa_r+0x7fa>
 8007cc6:	d093      	beq.n	8007bf0 <_dtoa_r+0x830>
 8007cc8:	9a04      	ldr	r2, [sp, #16]
 8007cca:	331c      	adds	r3, #28
 8007ccc:	441a      	add	r2, r3
 8007cce:	9204      	str	r2, [sp, #16]
 8007cd0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007cd2:	441e      	add	r6, r3
 8007cd4:	441a      	add	r2, r3
 8007cd6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007cd8:	e78a      	b.n	8007bf0 <_dtoa_r+0x830>
 8007cda:	4603      	mov	r3, r0
 8007cdc:	e7f4      	b.n	8007cc8 <_dtoa_r+0x908>
 8007cde:	9b08      	ldr	r3, [sp, #32]
 8007ce0:	46b8      	mov	r8, r7
 8007ce2:	2b00      	cmp	r3, #0
 8007ce4:	dc20      	bgt.n	8007d28 <_dtoa_r+0x968>
 8007ce6:	469b      	mov	fp, r3
 8007ce8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007cea:	2b02      	cmp	r3, #2
 8007cec:	dd1e      	ble.n	8007d2c <_dtoa_r+0x96c>
 8007cee:	f1bb 0f00 	cmp.w	fp, #0
 8007cf2:	f47f adb1 	bne.w	8007858 <_dtoa_r+0x498>
 8007cf6:	4621      	mov	r1, r4
 8007cf8:	465b      	mov	r3, fp
 8007cfa:	2205      	movs	r2, #5
 8007cfc:	4648      	mov	r0, r9
 8007cfe:	f000 fa93 	bl	8008228 <__multadd>
 8007d02:	4601      	mov	r1, r0
 8007d04:	4604      	mov	r4, r0
 8007d06:	9803      	ldr	r0, [sp, #12]
 8007d08:	f000 fc9e 	bl	8008648 <__mcmp>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	f77f ada3 	ble.w	8007858 <_dtoa_r+0x498>
 8007d12:	4656      	mov	r6, sl
 8007d14:	2331      	movs	r3, #49	@ 0x31
 8007d16:	f108 0801 	add.w	r8, r8, #1
 8007d1a:	f806 3b01 	strb.w	r3, [r6], #1
 8007d1e:	e59f      	b.n	8007860 <_dtoa_r+0x4a0>
 8007d20:	46b8      	mov	r8, r7
 8007d22:	9c08      	ldr	r4, [sp, #32]
 8007d24:	4625      	mov	r5, r4
 8007d26:	e7f4      	b.n	8007d12 <_dtoa_r+0x952>
 8007d28:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007d2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	f000 8101 	beq.w	8007f36 <_dtoa_r+0xb76>
 8007d34:	2e00      	cmp	r6, #0
 8007d36:	dd05      	ble.n	8007d44 <_dtoa_r+0x984>
 8007d38:	4629      	mov	r1, r5
 8007d3a:	4632      	mov	r2, r6
 8007d3c:	4648      	mov	r0, r9
 8007d3e:	f000 fc17 	bl	8008570 <__lshift>
 8007d42:	4605      	mov	r5, r0
 8007d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d05c      	beq.n	8007e04 <_dtoa_r+0xa44>
 8007d4a:	4648      	mov	r0, r9
 8007d4c:	6869      	ldr	r1, [r5, #4]
 8007d4e:	f000 fa09 	bl	8008164 <_Balloc>
 8007d52:	4606      	mov	r6, r0
 8007d54:	b928      	cbnz	r0, 8007d62 <_dtoa_r+0x9a2>
 8007d56:	4602      	mov	r2, r0
 8007d58:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007d5c:	4b80      	ldr	r3, [pc, #512]	@ (8007f60 <_dtoa_r+0xba0>)
 8007d5e:	f7ff bb43 	b.w	80073e8 <_dtoa_r+0x28>
 8007d62:	692a      	ldr	r2, [r5, #16]
 8007d64:	f105 010c 	add.w	r1, r5, #12
 8007d68:	3202      	adds	r2, #2
 8007d6a:	0092      	lsls	r2, r2, #2
 8007d6c:	300c      	adds	r0, #12
 8007d6e:	f001 fb29 	bl	80093c4 <memcpy>
 8007d72:	2201      	movs	r2, #1
 8007d74:	4631      	mov	r1, r6
 8007d76:	4648      	mov	r0, r9
 8007d78:	f000 fbfa 	bl	8008570 <__lshift>
 8007d7c:	462f      	mov	r7, r5
 8007d7e:	4605      	mov	r5, r0
 8007d80:	f10a 0301 	add.w	r3, sl, #1
 8007d84:	9304      	str	r3, [sp, #16]
 8007d86:	eb0a 030b 	add.w	r3, sl, fp
 8007d8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d8c:	9b06      	ldr	r3, [sp, #24]
 8007d8e:	f003 0301 	and.w	r3, r3, #1
 8007d92:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d94:	9b04      	ldr	r3, [sp, #16]
 8007d96:	4621      	mov	r1, r4
 8007d98:	9803      	ldr	r0, [sp, #12]
 8007d9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007d9e:	f7ff fa86 	bl	80072ae <quorem>
 8007da2:	4603      	mov	r3, r0
 8007da4:	4639      	mov	r1, r7
 8007da6:	3330      	adds	r3, #48	@ 0x30
 8007da8:	9006      	str	r0, [sp, #24]
 8007daa:	9803      	ldr	r0, [sp, #12]
 8007dac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dae:	f000 fc4b 	bl	8008648 <__mcmp>
 8007db2:	462a      	mov	r2, r5
 8007db4:	9008      	str	r0, [sp, #32]
 8007db6:	4621      	mov	r1, r4
 8007db8:	4648      	mov	r0, r9
 8007dba:	f000 fc61 	bl	8008680 <__mdiff>
 8007dbe:	68c2      	ldr	r2, [r0, #12]
 8007dc0:	4606      	mov	r6, r0
 8007dc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dc4:	bb02      	cbnz	r2, 8007e08 <_dtoa_r+0xa48>
 8007dc6:	4601      	mov	r1, r0
 8007dc8:	9803      	ldr	r0, [sp, #12]
 8007dca:	f000 fc3d 	bl	8008648 <__mcmp>
 8007dce:	4602      	mov	r2, r0
 8007dd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dd2:	4631      	mov	r1, r6
 8007dd4:	4648      	mov	r0, r9
 8007dd6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007dda:	f000 fa03 	bl	80081e4 <_Bfree>
 8007dde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007de0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007de2:	9e04      	ldr	r6, [sp, #16]
 8007de4:	ea42 0103 	orr.w	r1, r2, r3
 8007de8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dea:	4319      	orrs	r1, r3
 8007dec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007dee:	d10d      	bne.n	8007e0c <_dtoa_r+0xa4c>
 8007df0:	2b39      	cmp	r3, #57	@ 0x39
 8007df2:	d027      	beq.n	8007e44 <_dtoa_r+0xa84>
 8007df4:	9a08      	ldr	r2, [sp, #32]
 8007df6:	2a00      	cmp	r2, #0
 8007df8:	dd01      	ble.n	8007dfe <_dtoa_r+0xa3e>
 8007dfa:	9b06      	ldr	r3, [sp, #24]
 8007dfc:	3331      	adds	r3, #49	@ 0x31
 8007dfe:	f88b 3000 	strb.w	r3, [fp]
 8007e02:	e52e      	b.n	8007862 <_dtoa_r+0x4a2>
 8007e04:	4628      	mov	r0, r5
 8007e06:	e7b9      	b.n	8007d7c <_dtoa_r+0x9bc>
 8007e08:	2201      	movs	r2, #1
 8007e0a:	e7e2      	b.n	8007dd2 <_dtoa_r+0xa12>
 8007e0c:	9908      	ldr	r1, [sp, #32]
 8007e0e:	2900      	cmp	r1, #0
 8007e10:	db04      	blt.n	8007e1c <_dtoa_r+0xa5c>
 8007e12:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007e14:	4301      	orrs	r1, r0
 8007e16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007e18:	4301      	orrs	r1, r0
 8007e1a:	d120      	bne.n	8007e5e <_dtoa_r+0xa9e>
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	ddee      	ble.n	8007dfe <_dtoa_r+0xa3e>
 8007e20:	2201      	movs	r2, #1
 8007e22:	9903      	ldr	r1, [sp, #12]
 8007e24:	4648      	mov	r0, r9
 8007e26:	9304      	str	r3, [sp, #16]
 8007e28:	f000 fba2 	bl	8008570 <__lshift>
 8007e2c:	4621      	mov	r1, r4
 8007e2e:	9003      	str	r0, [sp, #12]
 8007e30:	f000 fc0a 	bl	8008648 <__mcmp>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	9b04      	ldr	r3, [sp, #16]
 8007e38:	dc02      	bgt.n	8007e40 <_dtoa_r+0xa80>
 8007e3a:	d1e0      	bne.n	8007dfe <_dtoa_r+0xa3e>
 8007e3c:	07da      	lsls	r2, r3, #31
 8007e3e:	d5de      	bpl.n	8007dfe <_dtoa_r+0xa3e>
 8007e40:	2b39      	cmp	r3, #57	@ 0x39
 8007e42:	d1da      	bne.n	8007dfa <_dtoa_r+0xa3a>
 8007e44:	2339      	movs	r3, #57	@ 0x39
 8007e46:	f88b 3000 	strb.w	r3, [fp]
 8007e4a:	4633      	mov	r3, r6
 8007e4c:	461e      	mov	r6, r3
 8007e4e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007e52:	3b01      	subs	r3, #1
 8007e54:	2a39      	cmp	r2, #57	@ 0x39
 8007e56:	d04e      	beq.n	8007ef6 <_dtoa_r+0xb36>
 8007e58:	3201      	adds	r2, #1
 8007e5a:	701a      	strb	r2, [r3, #0]
 8007e5c:	e501      	b.n	8007862 <_dtoa_r+0x4a2>
 8007e5e:	2a00      	cmp	r2, #0
 8007e60:	dd03      	ble.n	8007e6a <_dtoa_r+0xaaa>
 8007e62:	2b39      	cmp	r3, #57	@ 0x39
 8007e64:	d0ee      	beq.n	8007e44 <_dtoa_r+0xa84>
 8007e66:	3301      	adds	r3, #1
 8007e68:	e7c9      	b.n	8007dfe <_dtoa_r+0xa3e>
 8007e6a:	9a04      	ldr	r2, [sp, #16]
 8007e6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007e6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007e72:	428a      	cmp	r2, r1
 8007e74:	d028      	beq.n	8007ec8 <_dtoa_r+0xb08>
 8007e76:	2300      	movs	r3, #0
 8007e78:	220a      	movs	r2, #10
 8007e7a:	9903      	ldr	r1, [sp, #12]
 8007e7c:	4648      	mov	r0, r9
 8007e7e:	f000 f9d3 	bl	8008228 <__multadd>
 8007e82:	42af      	cmp	r7, r5
 8007e84:	9003      	str	r0, [sp, #12]
 8007e86:	f04f 0300 	mov.w	r3, #0
 8007e8a:	f04f 020a 	mov.w	r2, #10
 8007e8e:	4639      	mov	r1, r7
 8007e90:	4648      	mov	r0, r9
 8007e92:	d107      	bne.n	8007ea4 <_dtoa_r+0xae4>
 8007e94:	f000 f9c8 	bl	8008228 <__multadd>
 8007e98:	4607      	mov	r7, r0
 8007e9a:	4605      	mov	r5, r0
 8007e9c:	9b04      	ldr	r3, [sp, #16]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	9304      	str	r3, [sp, #16]
 8007ea2:	e777      	b.n	8007d94 <_dtoa_r+0x9d4>
 8007ea4:	f000 f9c0 	bl	8008228 <__multadd>
 8007ea8:	4629      	mov	r1, r5
 8007eaa:	4607      	mov	r7, r0
 8007eac:	2300      	movs	r3, #0
 8007eae:	220a      	movs	r2, #10
 8007eb0:	4648      	mov	r0, r9
 8007eb2:	f000 f9b9 	bl	8008228 <__multadd>
 8007eb6:	4605      	mov	r5, r0
 8007eb8:	e7f0      	b.n	8007e9c <_dtoa_r+0xadc>
 8007eba:	f1bb 0f00 	cmp.w	fp, #0
 8007ebe:	bfcc      	ite	gt
 8007ec0:	465e      	movgt	r6, fp
 8007ec2:	2601      	movle	r6, #1
 8007ec4:	2700      	movs	r7, #0
 8007ec6:	4456      	add	r6, sl
 8007ec8:	2201      	movs	r2, #1
 8007eca:	9903      	ldr	r1, [sp, #12]
 8007ecc:	4648      	mov	r0, r9
 8007ece:	9304      	str	r3, [sp, #16]
 8007ed0:	f000 fb4e 	bl	8008570 <__lshift>
 8007ed4:	4621      	mov	r1, r4
 8007ed6:	9003      	str	r0, [sp, #12]
 8007ed8:	f000 fbb6 	bl	8008648 <__mcmp>
 8007edc:	2800      	cmp	r0, #0
 8007ede:	dcb4      	bgt.n	8007e4a <_dtoa_r+0xa8a>
 8007ee0:	d102      	bne.n	8007ee8 <_dtoa_r+0xb28>
 8007ee2:	9b04      	ldr	r3, [sp, #16]
 8007ee4:	07db      	lsls	r3, r3, #31
 8007ee6:	d4b0      	bmi.n	8007e4a <_dtoa_r+0xa8a>
 8007ee8:	4633      	mov	r3, r6
 8007eea:	461e      	mov	r6, r3
 8007eec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ef0:	2a30      	cmp	r2, #48	@ 0x30
 8007ef2:	d0fa      	beq.n	8007eea <_dtoa_r+0xb2a>
 8007ef4:	e4b5      	b.n	8007862 <_dtoa_r+0x4a2>
 8007ef6:	459a      	cmp	sl, r3
 8007ef8:	d1a8      	bne.n	8007e4c <_dtoa_r+0xa8c>
 8007efa:	2331      	movs	r3, #49	@ 0x31
 8007efc:	f108 0801 	add.w	r8, r8, #1
 8007f00:	f88a 3000 	strb.w	r3, [sl]
 8007f04:	e4ad      	b.n	8007862 <_dtoa_r+0x4a2>
 8007f06:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007f08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007f64 <_dtoa_r+0xba4>
 8007f0c:	b11b      	cbz	r3, 8007f16 <_dtoa_r+0xb56>
 8007f0e:	f10a 0308 	add.w	r3, sl, #8
 8007f12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007f14:	6013      	str	r3, [r2, #0]
 8007f16:	4650      	mov	r0, sl
 8007f18:	b017      	add	sp, #92	@ 0x5c
 8007f1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007f20:	2b01      	cmp	r3, #1
 8007f22:	f77f ae2e 	ble.w	8007b82 <_dtoa_r+0x7c2>
 8007f26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007f28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f2a:	2001      	movs	r0, #1
 8007f2c:	e64d      	b.n	8007bca <_dtoa_r+0x80a>
 8007f2e:	f1bb 0f00 	cmp.w	fp, #0
 8007f32:	f77f aed9 	ble.w	8007ce8 <_dtoa_r+0x928>
 8007f36:	4656      	mov	r6, sl
 8007f38:	4621      	mov	r1, r4
 8007f3a:	9803      	ldr	r0, [sp, #12]
 8007f3c:	f7ff f9b7 	bl	80072ae <quorem>
 8007f40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007f44:	f806 3b01 	strb.w	r3, [r6], #1
 8007f48:	eba6 020a 	sub.w	r2, r6, sl
 8007f4c:	4593      	cmp	fp, r2
 8007f4e:	ddb4      	ble.n	8007eba <_dtoa_r+0xafa>
 8007f50:	2300      	movs	r3, #0
 8007f52:	220a      	movs	r2, #10
 8007f54:	4648      	mov	r0, r9
 8007f56:	9903      	ldr	r1, [sp, #12]
 8007f58:	f000 f966 	bl	8008228 <__multadd>
 8007f5c:	9003      	str	r0, [sp, #12]
 8007f5e:	e7eb      	b.n	8007f38 <_dtoa_r+0xb78>
 8007f60:	08009e10 	.word	0x08009e10
 8007f64:	08009d94 	.word	0x08009d94

08007f68 <_free_r>:
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	2900      	cmp	r1, #0
 8007f6e:	d040      	beq.n	8007ff2 <_free_r+0x8a>
 8007f70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f74:	1f0c      	subs	r4, r1, #4
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	bfb8      	it	lt
 8007f7a:	18e4      	addlt	r4, r4, r3
 8007f7c:	f000 f8e6 	bl	800814c <__malloc_lock>
 8007f80:	4a1c      	ldr	r2, [pc, #112]	@ (8007ff4 <_free_r+0x8c>)
 8007f82:	6813      	ldr	r3, [r2, #0]
 8007f84:	b933      	cbnz	r3, 8007f94 <_free_r+0x2c>
 8007f86:	6063      	str	r3, [r4, #4]
 8007f88:	6014      	str	r4, [r2, #0]
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f90:	f000 b8e2 	b.w	8008158 <__malloc_unlock>
 8007f94:	42a3      	cmp	r3, r4
 8007f96:	d908      	bls.n	8007faa <_free_r+0x42>
 8007f98:	6820      	ldr	r0, [r4, #0]
 8007f9a:	1821      	adds	r1, r4, r0
 8007f9c:	428b      	cmp	r3, r1
 8007f9e:	bf01      	itttt	eq
 8007fa0:	6819      	ldreq	r1, [r3, #0]
 8007fa2:	685b      	ldreq	r3, [r3, #4]
 8007fa4:	1809      	addeq	r1, r1, r0
 8007fa6:	6021      	streq	r1, [r4, #0]
 8007fa8:	e7ed      	b.n	8007f86 <_free_r+0x1e>
 8007faa:	461a      	mov	r2, r3
 8007fac:	685b      	ldr	r3, [r3, #4]
 8007fae:	b10b      	cbz	r3, 8007fb4 <_free_r+0x4c>
 8007fb0:	42a3      	cmp	r3, r4
 8007fb2:	d9fa      	bls.n	8007faa <_free_r+0x42>
 8007fb4:	6811      	ldr	r1, [r2, #0]
 8007fb6:	1850      	adds	r0, r2, r1
 8007fb8:	42a0      	cmp	r0, r4
 8007fba:	d10b      	bne.n	8007fd4 <_free_r+0x6c>
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	4401      	add	r1, r0
 8007fc0:	1850      	adds	r0, r2, r1
 8007fc2:	4283      	cmp	r3, r0
 8007fc4:	6011      	str	r1, [r2, #0]
 8007fc6:	d1e0      	bne.n	8007f8a <_free_r+0x22>
 8007fc8:	6818      	ldr	r0, [r3, #0]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	4408      	add	r0, r1
 8007fce:	6010      	str	r0, [r2, #0]
 8007fd0:	6053      	str	r3, [r2, #4]
 8007fd2:	e7da      	b.n	8007f8a <_free_r+0x22>
 8007fd4:	d902      	bls.n	8007fdc <_free_r+0x74>
 8007fd6:	230c      	movs	r3, #12
 8007fd8:	602b      	str	r3, [r5, #0]
 8007fda:	e7d6      	b.n	8007f8a <_free_r+0x22>
 8007fdc:	6820      	ldr	r0, [r4, #0]
 8007fde:	1821      	adds	r1, r4, r0
 8007fe0:	428b      	cmp	r3, r1
 8007fe2:	bf01      	itttt	eq
 8007fe4:	6819      	ldreq	r1, [r3, #0]
 8007fe6:	685b      	ldreq	r3, [r3, #4]
 8007fe8:	1809      	addeq	r1, r1, r0
 8007fea:	6021      	streq	r1, [r4, #0]
 8007fec:	6063      	str	r3, [r4, #4]
 8007fee:	6054      	str	r4, [r2, #4]
 8007ff0:	e7cb      	b.n	8007f8a <_free_r+0x22>
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	20000524 	.word	0x20000524

08007ff8 <malloc>:
 8007ff8:	4b02      	ldr	r3, [pc, #8]	@ (8008004 <malloc+0xc>)
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	6818      	ldr	r0, [r3, #0]
 8007ffe:	f000 b825 	b.w	800804c <_malloc_r>
 8008002:	bf00      	nop
 8008004:	20000020 	.word	0x20000020

08008008 <sbrk_aligned>:
 8008008:	b570      	push	{r4, r5, r6, lr}
 800800a:	4e0f      	ldr	r6, [pc, #60]	@ (8008048 <sbrk_aligned+0x40>)
 800800c:	460c      	mov	r4, r1
 800800e:	6831      	ldr	r1, [r6, #0]
 8008010:	4605      	mov	r5, r0
 8008012:	b911      	cbnz	r1, 800801a <sbrk_aligned+0x12>
 8008014:	f001 f9c6 	bl	80093a4 <_sbrk_r>
 8008018:	6030      	str	r0, [r6, #0]
 800801a:	4621      	mov	r1, r4
 800801c:	4628      	mov	r0, r5
 800801e:	f001 f9c1 	bl	80093a4 <_sbrk_r>
 8008022:	1c43      	adds	r3, r0, #1
 8008024:	d103      	bne.n	800802e <sbrk_aligned+0x26>
 8008026:	f04f 34ff 	mov.w	r4, #4294967295
 800802a:	4620      	mov	r0, r4
 800802c:	bd70      	pop	{r4, r5, r6, pc}
 800802e:	1cc4      	adds	r4, r0, #3
 8008030:	f024 0403 	bic.w	r4, r4, #3
 8008034:	42a0      	cmp	r0, r4
 8008036:	d0f8      	beq.n	800802a <sbrk_aligned+0x22>
 8008038:	1a21      	subs	r1, r4, r0
 800803a:	4628      	mov	r0, r5
 800803c:	f001 f9b2 	bl	80093a4 <_sbrk_r>
 8008040:	3001      	adds	r0, #1
 8008042:	d1f2      	bne.n	800802a <sbrk_aligned+0x22>
 8008044:	e7ef      	b.n	8008026 <sbrk_aligned+0x1e>
 8008046:	bf00      	nop
 8008048:	20000520 	.word	0x20000520

0800804c <_malloc_r>:
 800804c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008050:	1ccd      	adds	r5, r1, #3
 8008052:	f025 0503 	bic.w	r5, r5, #3
 8008056:	3508      	adds	r5, #8
 8008058:	2d0c      	cmp	r5, #12
 800805a:	bf38      	it	cc
 800805c:	250c      	movcc	r5, #12
 800805e:	2d00      	cmp	r5, #0
 8008060:	4606      	mov	r6, r0
 8008062:	db01      	blt.n	8008068 <_malloc_r+0x1c>
 8008064:	42a9      	cmp	r1, r5
 8008066:	d904      	bls.n	8008072 <_malloc_r+0x26>
 8008068:	230c      	movs	r3, #12
 800806a:	6033      	str	r3, [r6, #0]
 800806c:	2000      	movs	r0, #0
 800806e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008148 <_malloc_r+0xfc>
 8008076:	f000 f869 	bl	800814c <__malloc_lock>
 800807a:	f8d8 3000 	ldr.w	r3, [r8]
 800807e:	461c      	mov	r4, r3
 8008080:	bb44      	cbnz	r4, 80080d4 <_malloc_r+0x88>
 8008082:	4629      	mov	r1, r5
 8008084:	4630      	mov	r0, r6
 8008086:	f7ff ffbf 	bl	8008008 <sbrk_aligned>
 800808a:	1c43      	adds	r3, r0, #1
 800808c:	4604      	mov	r4, r0
 800808e:	d158      	bne.n	8008142 <_malloc_r+0xf6>
 8008090:	f8d8 4000 	ldr.w	r4, [r8]
 8008094:	4627      	mov	r7, r4
 8008096:	2f00      	cmp	r7, #0
 8008098:	d143      	bne.n	8008122 <_malloc_r+0xd6>
 800809a:	2c00      	cmp	r4, #0
 800809c:	d04b      	beq.n	8008136 <_malloc_r+0xea>
 800809e:	6823      	ldr	r3, [r4, #0]
 80080a0:	4639      	mov	r1, r7
 80080a2:	4630      	mov	r0, r6
 80080a4:	eb04 0903 	add.w	r9, r4, r3
 80080a8:	f001 f97c 	bl	80093a4 <_sbrk_r>
 80080ac:	4581      	cmp	r9, r0
 80080ae:	d142      	bne.n	8008136 <_malloc_r+0xea>
 80080b0:	6821      	ldr	r1, [r4, #0]
 80080b2:	4630      	mov	r0, r6
 80080b4:	1a6d      	subs	r5, r5, r1
 80080b6:	4629      	mov	r1, r5
 80080b8:	f7ff ffa6 	bl	8008008 <sbrk_aligned>
 80080bc:	3001      	adds	r0, #1
 80080be:	d03a      	beq.n	8008136 <_malloc_r+0xea>
 80080c0:	6823      	ldr	r3, [r4, #0]
 80080c2:	442b      	add	r3, r5
 80080c4:	6023      	str	r3, [r4, #0]
 80080c6:	f8d8 3000 	ldr.w	r3, [r8]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	bb62      	cbnz	r2, 8008128 <_malloc_r+0xdc>
 80080ce:	f8c8 7000 	str.w	r7, [r8]
 80080d2:	e00f      	b.n	80080f4 <_malloc_r+0xa8>
 80080d4:	6822      	ldr	r2, [r4, #0]
 80080d6:	1b52      	subs	r2, r2, r5
 80080d8:	d420      	bmi.n	800811c <_malloc_r+0xd0>
 80080da:	2a0b      	cmp	r2, #11
 80080dc:	d917      	bls.n	800810e <_malloc_r+0xc2>
 80080de:	1961      	adds	r1, r4, r5
 80080e0:	42a3      	cmp	r3, r4
 80080e2:	6025      	str	r5, [r4, #0]
 80080e4:	bf18      	it	ne
 80080e6:	6059      	strne	r1, [r3, #4]
 80080e8:	6863      	ldr	r3, [r4, #4]
 80080ea:	bf08      	it	eq
 80080ec:	f8c8 1000 	streq.w	r1, [r8]
 80080f0:	5162      	str	r2, [r4, r5]
 80080f2:	604b      	str	r3, [r1, #4]
 80080f4:	4630      	mov	r0, r6
 80080f6:	f000 f82f 	bl	8008158 <__malloc_unlock>
 80080fa:	f104 000b 	add.w	r0, r4, #11
 80080fe:	1d23      	adds	r3, r4, #4
 8008100:	f020 0007 	bic.w	r0, r0, #7
 8008104:	1ac2      	subs	r2, r0, r3
 8008106:	bf1c      	itt	ne
 8008108:	1a1b      	subne	r3, r3, r0
 800810a:	50a3      	strne	r3, [r4, r2]
 800810c:	e7af      	b.n	800806e <_malloc_r+0x22>
 800810e:	6862      	ldr	r2, [r4, #4]
 8008110:	42a3      	cmp	r3, r4
 8008112:	bf0c      	ite	eq
 8008114:	f8c8 2000 	streq.w	r2, [r8]
 8008118:	605a      	strne	r2, [r3, #4]
 800811a:	e7eb      	b.n	80080f4 <_malloc_r+0xa8>
 800811c:	4623      	mov	r3, r4
 800811e:	6864      	ldr	r4, [r4, #4]
 8008120:	e7ae      	b.n	8008080 <_malloc_r+0x34>
 8008122:	463c      	mov	r4, r7
 8008124:	687f      	ldr	r7, [r7, #4]
 8008126:	e7b6      	b.n	8008096 <_malloc_r+0x4a>
 8008128:	461a      	mov	r2, r3
 800812a:	685b      	ldr	r3, [r3, #4]
 800812c:	42a3      	cmp	r3, r4
 800812e:	d1fb      	bne.n	8008128 <_malloc_r+0xdc>
 8008130:	2300      	movs	r3, #0
 8008132:	6053      	str	r3, [r2, #4]
 8008134:	e7de      	b.n	80080f4 <_malloc_r+0xa8>
 8008136:	230c      	movs	r3, #12
 8008138:	4630      	mov	r0, r6
 800813a:	6033      	str	r3, [r6, #0]
 800813c:	f000 f80c 	bl	8008158 <__malloc_unlock>
 8008140:	e794      	b.n	800806c <_malloc_r+0x20>
 8008142:	6005      	str	r5, [r0, #0]
 8008144:	e7d6      	b.n	80080f4 <_malloc_r+0xa8>
 8008146:	bf00      	nop
 8008148:	20000524 	.word	0x20000524

0800814c <__malloc_lock>:
 800814c:	4801      	ldr	r0, [pc, #4]	@ (8008154 <__malloc_lock+0x8>)
 800814e:	f7ff b89e 	b.w	800728e <__retarget_lock_acquire_recursive>
 8008152:	bf00      	nop
 8008154:	2000051c 	.word	0x2000051c

08008158 <__malloc_unlock>:
 8008158:	4801      	ldr	r0, [pc, #4]	@ (8008160 <__malloc_unlock+0x8>)
 800815a:	f7ff b899 	b.w	8007290 <__retarget_lock_release_recursive>
 800815e:	bf00      	nop
 8008160:	2000051c 	.word	0x2000051c

08008164 <_Balloc>:
 8008164:	b570      	push	{r4, r5, r6, lr}
 8008166:	69c6      	ldr	r6, [r0, #28]
 8008168:	4604      	mov	r4, r0
 800816a:	460d      	mov	r5, r1
 800816c:	b976      	cbnz	r6, 800818c <_Balloc+0x28>
 800816e:	2010      	movs	r0, #16
 8008170:	f7ff ff42 	bl	8007ff8 <malloc>
 8008174:	4602      	mov	r2, r0
 8008176:	61e0      	str	r0, [r4, #28]
 8008178:	b920      	cbnz	r0, 8008184 <_Balloc+0x20>
 800817a:	216b      	movs	r1, #107	@ 0x6b
 800817c:	4b17      	ldr	r3, [pc, #92]	@ (80081dc <_Balloc+0x78>)
 800817e:	4818      	ldr	r0, [pc, #96]	@ (80081e0 <_Balloc+0x7c>)
 8008180:	f001 f92e 	bl	80093e0 <__assert_func>
 8008184:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008188:	6006      	str	r6, [r0, #0]
 800818a:	60c6      	str	r6, [r0, #12]
 800818c:	69e6      	ldr	r6, [r4, #28]
 800818e:	68f3      	ldr	r3, [r6, #12]
 8008190:	b183      	cbz	r3, 80081b4 <_Balloc+0x50>
 8008192:	69e3      	ldr	r3, [r4, #28]
 8008194:	68db      	ldr	r3, [r3, #12]
 8008196:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800819a:	b9b8      	cbnz	r0, 80081cc <_Balloc+0x68>
 800819c:	2101      	movs	r1, #1
 800819e:	fa01 f605 	lsl.w	r6, r1, r5
 80081a2:	1d72      	adds	r2, r6, #5
 80081a4:	4620      	mov	r0, r4
 80081a6:	0092      	lsls	r2, r2, #2
 80081a8:	f001 f938 	bl	800941c <_calloc_r>
 80081ac:	b160      	cbz	r0, 80081c8 <_Balloc+0x64>
 80081ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80081b2:	e00e      	b.n	80081d2 <_Balloc+0x6e>
 80081b4:	2221      	movs	r2, #33	@ 0x21
 80081b6:	2104      	movs	r1, #4
 80081b8:	4620      	mov	r0, r4
 80081ba:	f001 f92f 	bl	800941c <_calloc_r>
 80081be:	69e3      	ldr	r3, [r4, #28]
 80081c0:	60f0      	str	r0, [r6, #12]
 80081c2:	68db      	ldr	r3, [r3, #12]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e4      	bne.n	8008192 <_Balloc+0x2e>
 80081c8:	2000      	movs	r0, #0
 80081ca:	bd70      	pop	{r4, r5, r6, pc}
 80081cc:	6802      	ldr	r2, [r0, #0]
 80081ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80081d2:	2300      	movs	r3, #0
 80081d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80081d8:	e7f7      	b.n	80081ca <_Balloc+0x66>
 80081da:	bf00      	nop
 80081dc:	08009da1 	.word	0x08009da1
 80081e0:	08009e21 	.word	0x08009e21

080081e4 <_Bfree>:
 80081e4:	b570      	push	{r4, r5, r6, lr}
 80081e6:	69c6      	ldr	r6, [r0, #28]
 80081e8:	4605      	mov	r5, r0
 80081ea:	460c      	mov	r4, r1
 80081ec:	b976      	cbnz	r6, 800820c <_Bfree+0x28>
 80081ee:	2010      	movs	r0, #16
 80081f0:	f7ff ff02 	bl	8007ff8 <malloc>
 80081f4:	4602      	mov	r2, r0
 80081f6:	61e8      	str	r0, [r5, #28]
 80081f8:	b920      	cbnz	r0, 8008204 <_Bfree+0x20>
 80081fa:	218f      	movs	r1, #143	@ 0x8f
 80081fc:	4b08      	ldr	r3, [pc, #32]	@ (8008220 <_Bfree+0x3c>)
 80081fe:	4809      	ldr	r0, [pc, #36]	@ (8008224 <_Bfree+0x40>)
 8008200:	f001 f8ee 	bl	80093e0 <__assert_func>
 8008204:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008208:	6006      	str	r6, [r0, #0]
 800820a:	60c6      	str	r6, [r0, #12]
 800820c:	b13c      	cbz	r4, 800821e <_Bfree+0x3a>
 800820e:	69eb      	ldr	r3, [r5, #28]
 8008210:	6862      	ldr	r2, [r4, #4]
 8008212:	68db      	ldr	r3, [r3, #12]
 8008214:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008218:	6021      	str	r1, [r4, #0]
 800821a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800821e:	bd70      	pop	{r4, r5, r6, pc}
 8008220:	08009da1 	.word	0x08009da1
 8008224:	08009e21 	.word	0x08009e21

08008228 <__multadd>:
 8008228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800822c:	4607      	mov	r7, r0
 800822e:	460c      	mov	r4, r1
 8008230:	461e      	mov	r6, r3
 8008232:	2000      	movs	r0, #0
 8008234:	690d      	ldr	r5, [r1, #16]
 8008236:	f101 0c14 	add.w	ip, r1, #20
 800823a:	f8dc 3000 	ldr.w	r3, [ip]
 800823e:	3001      	adds	r0, #1
 8008240:	b299      	uxth	r1, r3
 8008242:	fb02 6101 	mla	r1, r2, r1, r6
 8008246:	0c1e      	lsrs	r6, r3, #16
 8008248:	0c0b      	lsrs	r3, r1, #16
 800824a:	fb02 3306 	mla	r3, r2, r6, r3
 800824e:	b289      	uxth	r1, r1
 8008250:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008254:	4285      	cmp	r5, r0
 8008256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800825a:	f84c 1b04 	str.w	r1, [ip], #4
 800825e:	dcec      	bgt.n	800823a <__multadd+0x12>
 8008260:	b30e      	cbz	r6, 80082a6 <__multadd+0x7e>
 8008262:	68a3      	ldr	r3, [r4, #8]
 8008264:	42ab      	cmp	r3, r5
 8008266:	dc19      	bgt.n	800829c <__multadd+0x74>
 8008268:	6861      	ldr	r1, [r4, #4]
 800826a:	4638      	mov	r0, r7
 800826c:	3101      	adds	r1, #1
 800826e:	f7ff ff79 	bl	8008164 <_Balloc>
 8008272:	4680      	mov	r8, r0
 8008274:	b928      	cbnz	r0, 8008282 <__multadd+0x5a>
 8008276:	4602      	mov	r2, r0
 8008278:	21ba      	movs	r1, #186	@ 0xba
 800827a:	4b0c      	ldr	r3, [pc, #48]	@ (80082ac <__multadd+0x84>)
 800827c:	480c      	ldr	r0, [pc, #48]	@ (80082b0 <__multadd+0x88>)
 800827e:	f001 f8af 	bl	80093e0 <__assert_func>
 8008282:	6922      	ldr	r2, [r4, #16]
 8008284:	f104 010c 	add.w	r1, r4, #12
 8008288:	3202      	adds	r2, #2
 800828a:	0092      	lsls	r2, r2, #2
 800828c:	300c      	adds	r0, #12
 800828e:	f001 f899 	bl	80093c4 <memcpy>
 8008292:	4621      	mov	r1, r4
 8008294:	4638      	mov	r0, r7
 8008296:	f7ff ffa5 	bl	80081e4 <_Bfree>
 800829a:	4644      	mov	r4, r8
 800829c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082a0:	3501      	adds	r5, #1
 80082a2:	615e      	str	r6, [r3, #20]
 80082a4:	6125      	str	r5, [r4, #16]
 80082a6:	4620      	mov	r0, r4
 80082a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082ac:	08009e10 	.word	0x08009e10
 80082b0:	08009e21 	.word	0x08009e21

080082b4 <__hi0bits>:
 80082b4:	4603      	mov	r3, r0
 80082b6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80082ba:	bf3a      	itte	cc
 80082bc:	0403      	lslcc	r3, r0, #16
 80082be:	2010      	movcc	r0, #16
 80082c0:	2000      	movcs	r0, #0
 80082c2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80082c6:	bf3c      	itt	cc
 80082c8:	021b      	lslcc	r3, r3, #8
 80082ca:	3008      	addcc	r0, #8
 80082cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80082d0:	bf3c      	itt	cc
 80082d2:	011b      	lslcc	r3, r3, #4
 80082d4:	3004      	addcc	r0, #4
 80082d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082da:	bf3c      	itt	cc
 80082dc:	009b      	lslcc	r3, r3, #2
 80082de:	3002      	addcc	r0, #2
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	db05      	blt.n	80082f0 <__hi0bits+0x3c>
 80082e4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80082e8:	f100 0001 	add.w	r0, r0, #1
 80082ec:	bf08      	it	eq
 80082ee:	2020      	moveq	r0, #32
 80082f0:	4770      	bx	lr

080082f2 <__lo0bits>:
 80082f2:	6803      	ldr	r3, [r0, #0]
 80082f4:	4602      	mov	r2, r0
 80082f6:	f013 0007 	ands.w	r0, r3, #7
 80082fa:	d00b      	beq.n	8008314 <__lo0bits+0x22>
 80082fc:	07d9      	lsls	r1, r3, #31
 80082fe:	d421      	bmi.n	8008344 <__lo0bits+0x52>
 8008300:	0798      	lsls	r0, r3, #30
 8008302:	bf49      	itett	mi
 8008304:	085b      	lsrmi	r3, r3, #1
 8008306:	089b      	lsrpl	r3, r3, #2
 8008308:	2001      	movmi	r0, #1
 800830a:	6013      	strmi	r3, [r2, #0]
 800830c:	bf5c      	itt	pl
 800830e:	2002      	movpl	r0, #2
 8008310:	6013      	strpl	r3, [r2, #0]
 8008312:	4770      	bx	lr
 8008314:	b299      	uxth	r1, r3
 8008316:	b909      	cbnz	r1, 800831c <__lo0bits+0x2a>
 8008318:	2010      	movs	r0, #16
 800831a:	0c1b      	lsrs	r3, r3, #16
 800831c:	b2d9      	uxtb	r1, r3
 800831e:	b909      	cbnz	r1, 8008324 <__lo0bits+0x32>
 8008320:	3008      	adds	r0, #8
 8008322:	0a1b      	lsrs	r3, r3, #8
 8008324:	0719      	lsls	r1, r3, #28
 8008326:	bf04      	itt	eq
 8008328:	091b      	lsreq	r3, r3, #4
 800832a:	3004      	addeq	r0, #4
 800832c:	0799      	lsls	r1, r3, #30
 800832e:	bf04      	itt	eq
 8008330:	089b      	lsreq	r3, r3, #2
 8008332:	3002      	addeq	r0, #2
 8008334:	07d9      	lsls	r1, r3, #31
 8008336:	d403      	bmi.n	8008340 <__lo0bits+0x4e>
 8008338:	085b      	lsrs	r3, r3, #1
 800833a:	f100 0001 	add.w	r0, r0, #1
 800833e:	d003      	beq.n	8008348 <__lo0bits+0x56>
 8008340:	6013      	str	r3, [r2, #0]
 8008342:	4770      	bx	lr
 8008344:	2000      	movs	r0, #0
 8008346:	4770      	bx	lr
 8008348:	2020      	movs	r0, #32
 800834a:	4770      	bx	lr

0800834c <__i2b>:
 800834c:	b510      	push	{r4, lr}
 800834e:	460c      	mov	r4, r1
 8008350:	2101      	movs	r1, #1
 8008352:	f7ff ff07 	bl	8008164 <_Balloc>
 8008356:	4602      	mov	r2, r0
 8008358:	b928      	cbnz	r0, 8008366 <__i2b+0x1a>
 800835a:	f240 1145 	movw	r1, #325	@ 0x145
 800835e:	4b04      	ldr	r3, [pc, #16]	@ (8008370 <__i2b+0x24>)
 8008360:	4804      	ldr	r0, [pc, #16]	@ (8008374 <__i2b+0x28>)
 8008362:	f001 f83d 	bl	80093e0 <__assert_func>
 8008366:	2301      	movs	r3, #1
 8008368:	6144      	str	r4, [r0, #20]
 800836a:	6103      	str	r3, [r0, #16]
 800836c:	bd10      	pop	{r4, pc}
 800836e:	bf00      	nop
 8008370:	08009e10 	.word	0x08009e10
 8008374:	08009e21 	.word	0x08009e21

08008378 <__multiply>:
 8008378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800837c:	4617      	mov	r7, r2
 800837e:	690a      	ldr	r2, [r1, #16]
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	4689      	mov	r9, r1
 8008384:	429a      	cmp	r2, r3
 8008386:	bfa2      	ittt	ge
 8008388:	463b      	movge	r3, r7
 800838a:	460f      	movge	r7, r1
 800838c:	4699      	movge	r9, r3
 800838e:	693d      	ldr	r5, [r7, #16]
 8008390:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	6879      	ldr	r1, [r7, #4]
 8008398:	eb05 060a 	add.w	r6, r5, sl
 800839c:	42b3      	cmp	r3, r6
 800839e:	b085      	sub	sp, #20
 80083a0:	bfb8      	it	lt
 80083a2:	3101      	addlt	r1, #1
 80083a4:	f7ff fede 	bl	8008164 <_Balloc>
 80083a8:	b930      	cbnz	r0, 80083b8 <__multiply+0x40>
 80083aa:	4602      	mov	r2, r0
 80083ac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80083b0:	4b40      	ldr	r3, [pc, #256]	@ (80084b4 <__multiply+0x13c>)
 80083b2:	4841      	ldr	r0, [pc, #260]	@ (80084b8 <__multiply+0x140>)
 80083b4:	f001 f814 	bl	80093e0 <__assert_func>
 80083b8:	f100 0414 	add.w	r4, r0, #20
 80083bc:	4623      	mov	r3, r4
 80083be:	2200      	movs	r2, #0
 80083c0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80083c4:	4573      	cmp	r3, lr
 80083c6:	d320      	bcc.n	800840a <__multiply+0x92>
 80083c8:	f107 0814 	add.w	r8, r7, #20
 80083cc:	f109 0114 	add.w	r1, r9, #20
 80083d0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80083d4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80083d8:	9302      	str	r3, [sp, #8]
 80083da:	1beb      	subs	r3, r5, r7
 80083dc:	3b15      	subs	r3, #21
 80083de:	f023 0303 	bic.w	r3, r3, #3
 80083e2:	3304      	adds	r3, #4
 80083e4:	3715      	adds	r7, #21
 80083e6:	42bd      	cmp	r5, r7
 80083e8:	bf38      	it	cc
 80083ea:	2304      	movcc	r3, #4
 80083ec:	9301      	str	r3, [sp, #4]
 80083ee:	9b02      	ldr	r3, [sp, #8]
 80083f0:	9103      	str	r1, [sp, #12]
 80083f2:	428b      	cmp	r3, r1
 80083f4:	d80c      	bhi.n	8008410 <__multiply+0x98>
 80083f6:	2e00      	cmp	r6, #0
 80083f8:	dd03      	ble.n	8008402 <__multiply+0x8a>
 80083fa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d055      	beq.n	80084ae <__multiply+0x136>
 8008402:	6106      	str	r6, [r0, #16]
 8008404:	b005      	add	sp, #20
 8008406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800840a:	f843 2b04 	str.w	r2, [r3], #4
 800840e:	e7d9      	b.n	80083c4 <__multiply+0x4c>
 8008410:	f8b1 a000 	ldrh.w	sl, [r1]
 8008414:	f1ba 0f00 	cmp.w	sl, #0
 8008418:	d01f      	beq.n	800845a <__multiply+0xe2>
 800841a:	46c4      	mov	ip, r8
 800841c:	46a1      	mov	r9, r4
 800841e:	2700      	movs	r7, #0
 8008420:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008424:	f8d9 3000 	ldr.w	r3, [r9]
 8008428:	fa1f fb82 	uxth.w	fp, r2
 800842c:	b29b      	uxth	r3, r3
 800842e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008432:	443b      	add	r3, r7
 8008434:	f8d9 7000 	ldr.w	r7, [r9]
 8008438:	0c12      	lsrs	r2, r2, #16
 800843a:	0c3f      	lsrs	r7, r7, #16
 800843c:	fb0a 7202 	mla	r2, sl, r2, r7
 8008440:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008444:	b29b      	uxth	r3, r3
 8008446:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800844a:	4565      	cmp	r5, ip
 800844c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008450:	f849 3b04 	str.w	r3, [r9], #4
 8008454:	d8e4      	bhi.n	8008420 <__multiply+0xa8>
 8008456:	9b01      	ldr	r3, [sp, #4]
 8008458:	50e7      	str	r7, [r4, r3]
 800845a:	9b03      	ldr	r3, [sp, #12]
 800845c:	3104      	adds	r1, #4
 800845e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008462:	f1b9 0f00 	cmp.w	r9, #0
 8008466:	d020      	beq.n	80084aa <__multiply+0x132>
 8008468:	4647      	mov	r7, r8
 800846a:	46a4      	mov	ip, r4
 800846c:	f04f 0a00 	mov.w	sl, #0
 8008470:	6823      	ldr	r3, [r4, #0]
 8008472:	f8b7 b000 	ldrh.w	fp, [r7]
 8008476:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800847a:	b29b      	uxth	r3, r3
 800847c:	fb09 220b 	mla	r2, r9, fp, r2
 8008480:	4452      	add	r2, sl
 8008482:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008486:	f84c 3b04 	str.w	r3, [ip], #4
 800848a:	f857 3b04 	ldr.w	r3, [r7], #4
 800848e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008492:	f8bc 3000 	ldrh.w	r3, [ip]
 8008496:	42bd      	cmp	r5, r7
 8008498:	fb09 330a 	mla	r3, r9, sl, r3
 800849c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80084a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80084a4:	d8e5      	bhi.n	8008472 <__multiply+0xfa>
 80084a6:	9a01      	ldr	r2, [sp, #4]
 80084a8:	50a3      	str	r3, [r4, r2]
 80084aa:	3404      	adds	r4, #4
 80084ac:	e79f      	b.n	80083ee <__multiply+0x76>
 80084ae:	3e01      	subs	r6, #1
 80084b0:	e7a1      	b.n	80083f6 <__multiply+0x7e>
 80084b2:	bf00      	nop
 80084b4:	08009e10 	.word	0x08009e10
 80084b8:	08009e21 	.word	0x08009e21

080084bc <__pow5mult>:
 80084bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084c0:	4615      	mov	r5, r2
 80084c2:	f012 0203 	ands.w	r2, r2, #3
 80084c6:	4607      	mov	r7, r0
 80084c8:	460e      	mov	r6, r1
 80084ca:	d007      	beq.n	80084dc <__pow5mult+0x20>
 80084cc:	4c25      	ldr	r4, [pc, #148]	@ (8008564 <__pow5mult+0xa8>)
 80084ce:	3a01      	subs	r2, #1
 80084d0:	2300      	movs	r3, #0
 80084d2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084d6:	f7ff fea7 	bl	8008228 <__multadd>
 80084da:	4606      	mov	r6, r0
 80084dc:	10ad      	asrs	r5, r5, #2
 80084de:	d03d      	beq.n	800855c <__pow5mult+0xa0>
 80084e0:	69fc      	ldr	r4, [r7, #28]
 80084e2:	b97c      	cbnz	r4, 8008504 <__pow5mult+0x48>
 80084e4:	2010      	movs	r0, #16
 80084e6:	f7ff fd87 	bl	8007ff8 <malloc>
 80084ea:	4602      	mov	r2, r0
 80084ec:	61f8      	str	r0, [r7, #28]
 80084ee:	b928      	cbnz	r0, 80084fc <__pow5mult+0x40>
 80084f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80084f4:	4b1c      	ldr	r3, [pc, #112]	@ (8008568 <__pow5mult+0xac>)
 80084f6:	481d      	ldr	r0, [pc, #116]	@ (800856c <__pow5mult+0xb0>)
 80084f8:	f000 ff72 	bl	80093e0 <__assert_func>
 80084fc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008500:	6004      	str	r4, [r0, #0]
 8008502:	60c4      	str	r4, [r0, #12]
 8008504:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008508:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800850c:	b94c      	cbnz	r4, 8008522 <__pow5mult+0x66>
 800850e:	f240 2171 	movw	r1, #625	@ 0x271
 8008512:	4638      	mov	r0, r7
 8008514:	f7ff ff1a 	bl	800834c <__i2b>
 8008518:	2300      	movs	r3, #0
 800851a:	4604      	mov	r4, r0
 800851c:	f8c8 0008 	str.w	r0, [r8, #8]
 8008520:	6003      	str	r3, [r0, #0]
 8008522:	f04f 0900 	mov.w	r9, #0
 8008526:	07eb      	lsls	r3, r5, #31
 8008528:	d50a      	bpl.n	8008540 <__pow5mult+0x84>
 800852a:	4631      	mov	r1, r6
 800852c:	4622      	mov	r2, r4
 800852e:	4638      	mov	r0, r7
 8008530:	f7ff ff22 	bl	8008378 <__multiply>
 8008534:	4680      	mov	r8, r0
 8008536:	4631      	mov	r1, r6
 8008538:	4638      	mov	r0, r7
 800853a:	f7ff fe53 	bl	80081e4 <_Bfree>
 800853e:	4646      	mov	r6, r8
 8008540:	106d      	asrs	r5, r5, #1
 8008542:	d00b      	beq.n	800855c <__pow5mult+0xa0>
 8008544:	6820      	ldr	r0, [r4, #0]
 8008546:	b938      	cbnz	r0, 8008558 <__pow5mult+0x9c>
 8008548:	4622      	mov	r2, r4
 800854a:	4621      	mov	r1, r4
 800854c:	4638      	mov	r0, r7
 800854e:	f7ff ff13 	bl	8008378 <__multiply>
 8008552:	6020      	str	r0, [r4, #0]
 8008554:	f8c0 9000 	str.w	r9, [r0]
 8008558:	4604      	mov	r4, r0
 800855a:	e7e4      	b.n	8008526 <__pow5mult+0x6a>
 800855c:	4630      	mov	r0, r6
 800855e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008562:	bf00      	nop
 8008564:	08009eec 	.word	0x08009eec
 8008568:	08009da1 	.word	0x08009da1
 800856c:	08009e21 	.word	0x08009e21

08008570 <__lshift>:
 8008570:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008574:	460c      	mov	r4, r1
 8008576:	4607      	mov	r7, r0
 8008578:	4691      	mov	r9, r2
 800857a:	6923      	ldr	r3, [r4, #16]
 800857c:	6849      	ldr	r1, [r1, #4]
 800857e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008582:	68a3      	ldr	r3, [r4, #8]
 8008584:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008588:	f108 0601 	add.w	r6, r8, #1
 800858c:	42b3      	cmp	r3, r6
 800858e:	db0b      	blt.n	80085a8 <__lshift+0x38>
 8008590:	4638      	mov	r0, r7
 8008592:	f7ff fde7 	bl	8008164 <_Balloc>
 8008596:	4605      	mov	r5, r0
 8008598:	b948      	cbnz	r0, 80085ae <__lshift+0x3e>
 800859a:	4602      	mov	r2, r0
 800859c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80085a0:	4b27      	ldr	r3, [pc, #156]	@ (8008640 <__lshift+0xd0>)
 80085a2:	4828      	ldr	r0, [pc, #160]	@ (8008644 <__lshift+0xd4>)
 80085a4:	f000 ff1c 	bl	80093e0 <__assert_func>
 80085a8:	3101      	adds	r1, #1
 80085aa:	005b      	lsls	r3, r3, #1
 80085ac:	e7ee      	b.n	800858c <__lshift+0x1c>
 80085ae:	2300      	movs	r3, #0
 80085b0:	f100 0114 	add.w	r1, r0, #20
 80085b4:	f100 0210 	add.w	r2, r0, #16
 80085b8:	4618      	mov	r0, r3
 80085ba:	4553      	cmp	r3, sl
 80085bc:	db33      	blt.n	8008626 <__lshift+0xb6>
 80085be:	6920      	ldr	r0, [r4, #16]
 80085c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085c4:	f104 0314 	add.w	r3, r4, #20
 80085c8:	f019 091f 	ands.w	r9, r9, #31
 80085cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80085d4:	d02b      	beq.n	800862e <__lshift+0xbe>
 80085d6:	468a      	mov	sl, r1
 80085d8:	2200      	movs	r2, #0
 80085da:	f1c9 0e20 	rsb	lr, r9, #32
 80085de:	6818      	ldr	r0, [r3, #0]
 80085e0:	fa00 f009 	lsl.w	r0, r0, r9
 80085e4:	4310      	orrs	r0, r2
 80085e6:	f84a 0b04 	str.w	r0, [sl], #4
 80085ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80085ee:	459c      	cmp	ip, r3
 80085f0:	fa22 f20e 	lsr.w	r2, r2, lr
 80085f4:	d8f3      	bhi.n	80085de <__lshift+0x6e>
 80085f6:	ebac 0304 	sub.w	r3, ip, r4
 80085fa:	3b15      	subs	r3, #21
 80085fc:	f023 0303 	bic.w	r3, r3, #3
 8008600:	3304      	adds	r3, #4
 8008602:	f104 0015 	add.w	r0, r4, #21
 8008606:	4560      	cmp	r0, ip
 8008608:	bf88      	it	hi
 800860a:	2304      	movhi	r3, #4
 800860c:	50ca      	str	r2, [r1, r3]
 800860e:	b10a      	cbz	r2, 8008614 <__lshift+0xa4>
 8008610:	f108 0602 	add.w	r6, r8, #2
 8008614:	3e01      	subs	r6, #1
 8008616:	4638      	mov	r0, r7
 8008618:	4621      	mov	r1, r4
 800861a:	612e      	str	r6, [r5, #16]
 800861c:	f7ff fde2 	bl	80081e4 <_Bfree>
 8008620:	4628      	mov	r0, r5
 8008622:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008626:	f842 0f04 	str.w	r0, [r2, #4]!
 800862a:	3301      	adds	r3, #1
 800862c:	e7c5      	b.n	80085ba <__lshift+0x4a>
 800862e:	3904      	subs	r1, #4
 8008630:	f853 2b04 	ldr.w	r2, [r3], #4
 8008634:	459c      	cmp	ip, r3
 8008636:	f841 2f04 	str.w	r2, [r1, #4]!
 800863a:	d8f9      	bhi.n	8008630 <__lshift+0xc0>
 800863c:	e7ea      	b.n	8008614 <__lshift+0xa4>
 800863e:	bf00      	nop
 8008640:	08009e10 	.word	0x08009e10
 8008644:	08009e21 	.word	0x08009e21

08008648 <__mcmp>:
 8008648:	4603      	mov	r3, r0
 800864a:	690a      	ldr	r2, [r1, #16]
 800864c:	6900      	ldr	r0, [r0, #16]
 800864e:	b530      	push	{r4, r5, lr}
 8008650:	1a80      	subs	r0, r0, r2
 8008652:	d10e      	bne.n	8008672 <__mcmp+0x2a>
 8008654:	3314      	adds	r3, #20
 8008656:	3114      	adds	r1, #20
 8008658:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800865c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008660:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008664:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008668:	4295      	cmp	r5, r2
 800866a:	d003      	beq.n	8008674 <__mcmp+0x2c>
 800866c:	d205      	bcs.n	800867a <__mcmp+0x32>
 800866e:	f04f 30ff 	mov.w	r0, #4294967295
 8008672:	bd30      	pop	{r4, r5, pc}
 8008674:	42a3      	cmp	r3, r4
 8008676:	d3f3      	bcc.n	8008660 <__mcmp+0x18>
 8008678:	e7fb      	b.n	8008672 <__mcmp+0x2a>
 800867a:	2001      	movs	r0, #1
 800867c:	e7f9      	b.n	8008672 <__mcmp+0x2a>
	...

08008680 <__mdiff>:
 8008680:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008684:	4689      	mov	r9, r1
 8008686:	4606      	mov	r6, r0
 8008688:	4611      	mov	r1, r2
 800868a:	4648      	mov	r0, r9
 800868c:	4614      	mov	r4, r2
 800868e:	f7ff ffdb 	bl	8008648 <__mcmp>
 8008692:	1e05      	subs	r5, r0, #0
 8008694:	d112      	bne.n	80086bc <__mdiff+0x3c>
 8008696:	4629      	mov	r1, r5
 8008698:	4630      	mov	r0, r6
 800869a:	f7ff fd63 	bl	8008164 <_Balloc>
 800869e:	4602      	mov	r2, r0
 80086a0:	b928      	cbnz	r0, 80086ae <__mdiff+0x2e>
 80086a2:	f240 2137 	movw	r1, #567	@ 0x237
 80086a6:	4b3e      	ldr	r3, [pc, #248]	@ (80087a0 <__mdiff+0x120>)
 80086a8:	483e      	ldr	r0, [pc, #248]	@ (80087a4 <__mdiff+0x124>)
 80086aa:	f000 fe99 	bl	80093e0 <__assert_func>
 80086ae:	2301      	movs	r3, #1
 80086b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086b4:	4610      	mov	r0, r2
 80086b6:	b003      	add	sp, #12
 80086b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086bc:	bfbc      	itt	lt
 80086be:	464b      	movlt	r3, r9
 80086c0:	46a1      	movlt	r9, r4
 80086c2:	4630      	mov	r0, r6
 80086c4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80086c8:	bfba      	itte	lt
 80086ca:	461c      	movlt	r4, r3
 80086cc:	2501      	movlt	r5, #1
 80086ce:	2500      	movge	r5, #0
 80086d0:	f7ff fd48 	bl	8008164 <_Balloc>
 80086d4:	4602      	mov	r2, r0
 80086d6:	b918      	cbnz	r0, 80086e0 <__mdiff+0x60>
 80086d8:	f240 2145 	movw	r1, #581	@ 0x245
 80086dc:	4b30      	ldr	r3, [pc, #192]	@ (80087a0 <__mdiff+0x120>)
 80086de:	e7e3      	b.n	80086a8 <__mdiff+0x28>
 80086e0:	f100 0b14 	add.w	fp, r0, #20
 80086e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80086e8:	f109 0310 	add.w	r3, r9, #16
 80086ec:	60c5      	str	r5, [r0, #12]
 80086ee:	f04f 0c00 	mov.w	ip, #0
 80086f2:	f109 0514 	add.w	r5, r9, #20
 80086f6:	46d9      	mov	r9, fp
 80086f8:	6926      	ldr	r6, [r4, #16]
 80086fa:	f104 0e14 	add.w	lr, r4, #20
 80086fe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008702:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008706:	9301      	str	r3, [sp, #4]
 8008708:	9b01      	ldr	r3, [sp, #4]
 800870a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800870e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008712:	b281      	uxth	r1, r0
 8008714:	9301      	str	r3, [sp, #4]
 8008716:	fa1f f38a 	uxth.w	r3, sl
 800871a:	1a5b      	subs	r3, r3, r1
 800871c:	0c00      	lsrs	r0, r0, #16
 800871e:	4463      	add	r3, ip
 8008720:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008724:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008728:	b29b      	uxth	r3, r3
 800872a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800872e:	4576      	cmp	r6, lr
 8008730:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008734:	f849 3b04 	str.w	r3, [r9], #4
 8008738:	d8e6      	bhi.n	8008708 <__mdiff+0x88>
 800873a:	1b33      	subs	r3, r6, r4
 800873c:	3b15      	subs	r3, #21
 800873e:	f023 0303 	bic.w	r3, r3, #3
 8008742:	3415      	adds	r4, #21
 8008744:	3304      	adds	r3, #4
 8008746:	42a6      	cmp	r6, r4
 8008748:	bf38      	it	cc
 800874a:	2304      	movcc	r3, #4
 800874c:	441d      	add	r5, r3
 800874e:	445b      	add	r3, fp
 8008750:	461e      	mov	r6, r3
 8008752:	462c      	mov	r4, r5
 8008754:	4544      	cmp	r4, r8
 8008756:	d30e      	bcc.n	8008776 <__mdiff+0xf6>
 8008758:	f108 0103 	add.w	r1, r8, #3
 800875c:	1b49      	subs	r1, r1, r5
 800875e:	f021 0103 	bic.w	r1, r1, #3
 8008762:	3d03      	subs	r5, #3
 8008764:	45a8      	cmp	r8, r5
 8008766:	bf38      	it	cc
 8008768:	2100      	movcc	r1, #0
 800876a:	440b      	add	r3, r1
 800876c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008770:	b199      	cbz	r1, 800879a <__mdiff+0x11a>
 8008772:	6117      	str	r7, [r2, #16]
 8008774:	e79e      	b.n	80086b4 <__mdiff+0x34>
 8008776:	46e6      	mov	lr, ip
 8008778:	f854 1b04 	ldr.w	r1, [r4], #4
 800877c:	fa1f fc81 	uxth.w	ip, r1
 8008780:	44f4      	add	ip, lr
 8008782:	0c08      	lsrs	r0, r1, #16
 8008784:	4471      	add	r1, lr
 8008786:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800878a:	b289      	uxth	r1, r1
 800878c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008790:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008794:	f846 1b04 	str.w	r1, [r6], #4
 8008798:	e7dc      	b.n	8008754 <__mdiff+0xd4>
 800879a:	3f01      	subs	r7, #1
 800879c:	e7e6      	b.n	800876c <__mdiff+0xec>
 800879e:	bf00      	nop
 80087a0:	08009e10 	.word	0x08009e10
 80087a4:	08009e21 	.word	0x08009e21

080087a8 <__d2b>:
 80087a8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80087ac:	2101      	movs	r1, #1
 80087ae:	4690      	mov	r8, r2
 80087b0:	4699      	mov	r9, r3
 80087b2:	9e08      	ldr	r6, [sp, #32]
 80087b4:	f7ff fcd6 	bl	8008164 <_Balloc>
 80087b8:	4604      	mov	r4, r0
 80087ba:	b930      	cbnz	r0, 80087ca <__d2b+0x22>
 80087bc:	4602      	mov	r2, r0
 80087be:	f240 310f 	movw	r1, #783	@ 0x30f
 80087c2:	4b23      	ldr	r3, [pc, #140]	@ (8008850 <__d2b+0xa8>)
 80087c4:	4823      	ldr	r0, [pc, #140]	@ (8008854 <__d2b+0xac>)
 80087c6:	f000 fe0b 	bl	80093e0 <__assert_func>
 80087ca:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80087ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80087d2:	b10d      	cbz	r5, 80087d8 <__d2b+0x30>
 80087d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80087d8:	9301      	str	r3, [sp, #4]
 80087da:	f1b8 0300 	subs.w	r3, r8, #0
 80087de:	d024      	beq.n	800882a <__d2b+0x82>
 80087e0:	4668      	mov	r0, sp
 80087e2:	9300      	str	r3, [sp, #0]
 80087e4:	f7ff fd85 	bl	80082f2 <__lo0bits>
 80087e8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80087ec:	b1d8      	cbz	r0, 8008826 <__d2b+0x7e>
 80087ee:	f1c0 0320 	rsb	r3, r0, #32
 80087f2:	fa02 f303 	lsl.w	r3, r2, r3
 80087f6:	430b      	orrs	r3, r1
 80087f8:	40c2      	lsrs	r2, r0
 80087fa:	6163      	str	r3, [r4, #20]
 80087fc:	9201      	str	r2, [sp, #4]
 80087fe:	9b01      	ldr	r3, [sp, #4]
 8008800:	2b00      	cmp	r3, #0
 8008802:	bf0c      	ite	eq
 8008804:	2201      	moveq	r2, #1
 8008806:	2202      	movne	r2, #2
 8008808:	61a3      	str	r3, [r4, #24]
 800880a:	6122      	str	r2, [r4, #16]
 800880c:	b1ad      	cbz	r5, 800883a <__d2b+0x92>
 800880e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008812:	4405      	add	r5, r0
 8008814:	6035      	str	r5, [r6, #0]
 8008816:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800881a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800881c:	6018      	str	r0, [r3, #0]
 800881e:	4620      	mov	r0, r4
 8008820:	b002      	add	sp, #8
 8008822:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008826:	6161      	str	r1, [r4, #20]
 8008828:	e7e9      	b.n	80087fe <__d2b+0x56>
 800882a:	a801      	add	r0, sp, #4
 800882c:	f7ff fd61 	bl	80082f2 <__lo0bits>
 8008830:	9b01      	ldr	r3, [sp, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	6163      	str	r3, [r4, #20]
 8008836:	3020      	adds	r0, #32
 8008838:	e7e7      	b.n	800880a <__d2b+0x62>
 800883a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800883e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008842:	6030      	str	r0, [r6, #0]
 8008844:	6918      	ldr	r0, [r3, #16]
 8008846:	f7ff fd35 	bl	80082b4 <__hi0bits>
 800884a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800884e:	e7e4      	b.n	800881a <__d2b+0x72>
 8008850:	08009e10 	.word	0x08009e10
 8008854:	08009e21 	.word	0x08009e21

08008858 <__ssputs_r>:
 8008858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800885c:	461f      	mov	r7, r3
 800885e:	688e      	ldr	r6, [r1, #8]
 8008860:	4682      	mov	sl, r0
 8008862:	42be      	cmp	r6, r7
 8008864:	460c      	mov	r4, r1
 8008866:	4690      	mov	r8, r2
 8008868:	680b      	ldr	r3, [r1, #0]
 800886a:	d82d      	bhi.n	80088c8 <__ssputs_r+0x70>
 800886c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008870:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008874:	d026      	beq.n	80088c4 <__ssputs_r+0x6c>
 8008876:	6965      	ldr	r5, [r4, #20]
 8008878:	6909      	ldr	r1, [r1, #16]
 800887a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800887e:	eba3 0901 	sub.w	r9, r3, r1
 8008882:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008886:	1c7b      	adds	r3, r7, #1
 8008888:	444b      	add	r3, r9
 800888a:	106d      	asrs	r5, r5, #1
 800888c:	429d      	cmp	r5, r3
 800888e:	bf38      	it	cc
 8008890:	461d      	movcc	r5, r3
 8008892:	0553      	lsls	r3, r2, #21
 8008894:	d527      	bpl.n	80088e6 <__ssputs_r+0x8e>
 8008896:	4629      	mov	r1, r5
 8008898:	f7ff fbd8 	bl	800804c <_malloc_r>
 800889c:	4606      	mov	r6, r0
 800889e:	b360      	cbz	r0, 80088fa <__ssputs_r+0xa2>
 80088a0:	464a      	mov	r2, r9
 80088a2:	6921      	ldr	r1, [r4, #16]
 80088a4:	f000 fd8e 	bl	80093c4 <memcpy>
 80088a8:	89a3      	ldrh	r3, [r4, #12]
 80088aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80088ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088b2:	81a3      	strh	r3, [r4, #12]
 80088b4:	6126      	str	r6, [r4, #16]
 80088b6:	444e      	add	r6, r9
 80088b8:	6026      	str	r6, [r4, #0]
 80088ba:	463e      	mov	r6, r7
 80088bc:	6165      	str	r5, [r4, #20]
 80088be:	eba5 0509 	sub.w	r5, r5, r9
 80088c2:	60a5      	str	r5, [r4, #8]
 80088c4:	42be      	cmp	r6, r7
 80088c6:	d900      	bls.n	80088ca <__ssputs_r+0x72>
 80088c8:	463e      	mov	r6, r7
 80088ca:	4632      	mov	r2, r6
 80088cc:	4641      	mov	r1, r8
 80088ce:	6820      	ldr	r0, [r4, #0]
 80088d0:	f000 fd4d 	bl	800936e <memmove>
 80088d4:	2000      	movs	r0, #0
 80088d6:	68a3      	ldr	r3, [r4, #8]
 80088d8:	1b9b      	subs	r3, r3, r6
 80088da:	60a3      	str	r3, [r4, #8]
 80088dc:	6823      	ldr	r3, [r4, #0]
 80088de:	4433      	add	r3, r6
 80088e0:	6023      	str	r3, [r4, #0]
 80088e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088e6:	462a      	mov	r2, r5
 80088e8:	f000 fdbe 	bl	8009468 <_realloc_r>
 80088ec:	4606      	mov	r6, r0
 80088ee:	2800      	cmp	r0, #0
 80088f0:	d1e0      	bne.n	80088b4 <__ssputs_r+0x5c>
 80088f2:	4650      	mov	r0, sl
 80088f4:	6921      	ldr	r1, [r4, #16]
 80088f6:	f7ff fb37 	bl	8007f68 <_free_r>
 80088fa:	230c      	movs	r3, #12
 80088fc:	f8ca 3000 	str.w	r3, [sl]
 8008900:	89a3      	ldrh	r3, [r4, #12]
 8008902:	f04f 30ff 	mov.w	r0, #4294967295
 8008906:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800890a:	81a3      	strh	r3, [r4, #12]
 800890c:	e7e9      	b.n	80088e2 <__ssputs_r+0x8a>
	...

08008910 <_svfiprintf_r>:
 8008910:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008914:	4698      	mov	r8, r3
 8008916:	898b      	ldrh	r3, [r1, #12]
 8008918:	4607      	mov	r7, r0
 800891a:	061b      	lsls	r3, r3, #24
 800891c:	460d      	mov	r5, r1
 800891e:	4614      	mov	r4, r2
 8008920:	b09d      	sub	sp, #116	@ 0x74
 8008922:	d510      	bpl.n	8008946 <_svfiprintf_r+0x36>
 8008924:	690b      	ldr	r3, [r1, #16]
 8008926:	b973      	cbnz	r3, 8008946 <_svfiprintf_r+0x36>
 8008928:	2140      	movs	r1, #64	@ 0x40
 800892a:	f7ff fb8f 	bl	800804c <_malloc_r>
 800892e:	6028      	str	r0, [r5, #0]
 8008930:	6128      	str	r0, [r5, #16]
 8008932:	b930      	cbnz	r0, 8008942 <_svfiprintf_r+0x32>
 8008934:	230c      	movs	r3, #12
 8008936:	603b      	str	r3, [r7, #0]
 8008938:	f04f 30ff 	mov.w	r0, #4294967295
 800893c:	b01d      	add	sp, #116	@ 0x74
 800893e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008942:	2340      	movs	r3, #64	@ 0x40
 8008944:	616b      	str	r3, [r5, #20]
 8008946:	2300      	movs	r3, #0
 8008948:	9309      	str	r3, [sp, #36]	@ 0x24
 800894a:	2320      	movs	r3, #32
 800894c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008950:	2330      	movs	r3, #48	@ 0x30
 8008952:	f04f 0901 	mov.w	r9, #1
 8008956:	f8cd 800c 	str.w	r8, [sp, #12]
 800895a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008af4 <_svfiprintf_r+0x1e4>
 800895e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008962:	4623      	mov	r3, r4
 8008964:	469a      	mov	sl, r3
 8008966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800896a:	b10a      	cbz	r2, 8008970 <_svfiprintf_r+0x60>
 800896c:	2a25      	cmp	r2, #37	@ 0x25
 800896e:	d1f9      	bne.n	8008964 <_svfiprintf_r+0x54>
 8008970:	ebba 0b04 	subs.w	fp, sl, r4
 8008974:	d00b      	beq.n	800898e <_svfiprintf_r+0x7e>
 8008976:	465b      	mov	r3, fp
 8008978:	4622      	mov	r2, r4
 800897a:	4629      	mov	r1, r5
 800897c:	4638      	mov	r0, r7
 800897e:	f7ff ff6b 	bl	8008858 <__ssputs_r>
 8008982:	3001      	adds	r0, #1
 8008984:	f000 80a7 	beq.w	8008ad6 <_svfiprintf_r+0x1c6>
 8008988:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800898a:	445a      	add	r2, fp
 800898c:	9209      	str	r2, [sp, #36]	@ 0x24
 800898e:	f89a 3000 	ldrb.w	r3, [sl]
 8008992:	2b00      	cmp	r3, #0
 8008994:	f000 809f 	beq.w	8008ad6 <_svfiprintf_r+0x1c6>
 8008998:	2300      	movs	r3, #0
 800899a:	f04f 32ff 	mov.w	r2, #4294967295
 800899e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80089a2:	f10a 0a01 	add.w	sl, sl, #1
 80089a6:	9304      	str	r3, [sp, #16]
 80089a8:	9307      	str	r3, [sp, #28]
 80089aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80089ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80089b0:	4654      	mov	r4, sl
 80089b2:	2205      	movs	r2, #5
 80089b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089b8:	484e      	ldr	r0, [pc, #312]	@ (8008af4 <_svfiprintf_r+0x1e4>)
 80089ba:	f7fe fc6a 	bl	8007292 <memchr>
 80089be:	9a04      	ldr	r2, [sp, #16]
 80089c0:	b9d8      	cbnz	r0, 80089fa <_svfiprintf_r+0xea>
 80089c2:	06d0      	lsls	r0, r2, #27
 80089c4:	bf44      	itt	mi
 80089c6:	2320      	movmi	r3, #32
 80089c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089cc:	0711      	lsls	r1, r2, #28
 80089ce:	bf44      	itt	mi
 80089d0:	232b      	movmi	r3, #43	@ 0x2b
 80089d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089d6:	f89a 3000 	ldrb.w	r3, [sl]
 80089da:	2b2a      	cmp	r3, #42	@ 0x2a
 80089dc:	d015      	beq.n	8008a0a <_svfiprintf_r+0xfa>
 80089de:	4654      	mov	r4, sl
 80089e0:	2000      	movs	r0, #0
 80089e2:	f04f 0c0a 	mov.w	ip, #10
 80089e6:	9a07      	ldr	r2, [sp, #28]
 80089e8:	4621      	mov	r1, r4
 80089ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089ee:	3b30      	subs	r3, #48	@ 0x30
 80089f0:	2b09      	cmp	r3, #9
 80089f2:	d94b      	bls.n	8008a8c <_svfiprintf_r+0x17c>
 80089f4:	b1b0      	cbz	r0, 8008a24 <_svfiprintf_r+0x114>
 80089f6:	9207      	str	r2, [sp, #28]
 80089f8:	e014      	b.n	8008a24 <_svfiprintf_r+0x114>
 80089fa:	eba0 0308 	sub.w	r3, r0, r8
 80089fe:	fa09 f303 	lsl.w	r3, r9, r3
 8008a02:	4313      	orrs	r3, r2
 8008a04:	46a2      	mov	sl, r4
 8008a06:	9304      	str	r3, [sp, #16]
 8008a08:	e7d2      	b.n	80089b0 <_svfiprintf_r+0xa0>
 8008a0a:	9b03      	ldr	r3, [sp, #12]
 8008a0c:	1d19      	adds	r1, r3, #4
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	9103      	str	r1, [sp, #12]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	bfbb      	ittet	lt
 8008a16:	425b      	neglt	r3, r3
 8008a18:	f042 0202 	orrlt.w	r2, r2, #2
 8008a1c:	9307      	strge	r3, [sp, #28]
 8008a1e:	9307      	strlt	r3, [sp, #28]
 8008a20:	bfb8      	it	lt
 8008a22:	9204      	strlt	r2, [sp, #16]
 8008a24:	7823      	ldrb	r3, [r4, #0]
 8008a26:	2b2e      	cmp	r3, #46	@ 0x2e
 8008a28:	d10a      	bne.n	8008a40 <_svfiprintf_r+0x130>
 8008a2a:	7863      	ldrb	r3, [r4, #1]
 8008a2c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a2e:	d132      	bne.n	8008a96 <_svfiprintf_r+0x186>
 8008a30:	9b03      	ldr	r3, [sp, #12]
 8008a32:	3402      	adds	r4, #2
 8008a34:	1d1a      	adds	r2, r3, #4
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	9203      	str	r2, [sp, #12]
 8008a3a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a3e:	9305      	str	r3, [sp, #20]
 8008a40:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008af8 <_svfiprintf_r+0x1e8>
 8008a44:	2203      	movs	r2, #3
 8008a46:	4650      	mov	r0, sl
 8008a48:	7821      	ldrb	r1, [r4, #0]
 8008a4a:	f7fe fc22 	bl	8007292 <memchr>
 8008a4e:	b138      	cbz	r0, 8008a60 <_svfiprintf_r+0x150>
 8008a50:	2240      	movs	r2, #64	@ 0x40
 8008a52:	9b04      	ldr	r3, [sp, #16]
 8008a54:	eba0 000a 	sub.w	r0, r0, sl
 8008a58:	4082      	lsls	r2, r0
 8008a5a:	4313      	orrs	r3, r2
 8008a5c:	3401      	adds	r4, #1
 8008a5e:	9304      	str	r3, [sp, #16]
 8008a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a64:	2206      	movs	r2, #6
 8008a66:	4825      	ldr	r0, [pc, #148]	@ (8008afc <_svfiprintf_r+0x1ec>)
 8008a68:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a6c:	f7fe fc11 	bl	8007292 <memchr>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	d036      	beq.n	8008ae2 <_svfiprintf_r+0x1d2>
 8008a74:	4b22      	ldr	r3, [pc, #136]	@ (8008b00 <_svfiprintf_r+0x1f0>)
 8008a76:	bb1b      	cbnz	r3, 8008ac0 <_svfiprintf_r+0x1b0>
 8008a78:	9b03      	ldr	r3, [sp, #12]
 8008a7a:	3307      	adds	r3, #7
 8008a7c:	f023 0307 	bic.w	r3, r3, #7
 8008a80:	3308      	adds	r3, #8
 8008a82:	9303      	str	r3, [sp, #12]
 8008a84:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a86:	4433      	add	r3, r6
 8008a88:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a8a:	e76a      	b.n	8008962 <_svfiprintf_r+0x52>
 8008a8c:	460c      	mov	r4, r1
 8008a8e:	2001      	movs	r0, #1
 8008a90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a94:	e7a8      	b.n	80089e8 <_svfiprintf_r+0xd8>
 8008a96:	2300      	movs	r3, #0
 8008a98:	f04f 0c0a 	mov.w	ip, #10
 8008a9c:	4619      	mov	r1, r3
 8008a9e:	3401      	adds	r4, #1
 8008aa0:	9305      	str	r3, [sp, #20]
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008aa8:	3a30      	subs	r2, #48	@ 0x30
 8008aaa:	2a09      	cmp	r2, #9
 8008aac:	d903      	bls.n	8008ab6 <_svfiprintf_r+0x1a6>
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d0c6      	beq.n	8008a40 <_svfiprintf_r+0x130>
 8008ab2:	9105      	str	r1, [sp, #20]
 8008ab4:	e7c4      	b.n	8008a40 <_svfiprintf_r+0x130>
 8008ab6:	4604      	mov	r4, r0
 8008ab8:	2301      	movs	r3, #1
 8008aba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008abe:	e7f0      	b.n	8008aa2 <_svfiprintf_r+0x192>
 8008ac0:	ab03      	add	r3, sp, #12
 8008ac2:	9300      	str	r3, [sp, #0]
 8008ac4:	462a      	mov	r2, r5
 8008ac6:	4638      	mov	r0, r7
 8008ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8008b04 <_svfiprintf_r+0x1f4>)
 8008aca:	a904      	add	r1, sp, #16
 8008acc:	f7fd fe26 	bl	800671c <_printf_float>
 8008ad0:	1c42      	adds	r2, r0, #1
 8008ad2:	4606      	mov	r6, r0
 8008ad4:	d1d6      	bne.n	8008a84 <_svfiprintf_r+0x174>
 8008ad6:	89ab      	ldrh	r3, [r5, #12]
 8008ad8:	065b      	lsls	r3, r3, #25
 8008ada:	f53f af2d 	bmi.w	8008938 <_svfiprintf_r+0x28>
 8008ade:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ae0:	e72c      	b.n	800893c <_svfiprintf_r+0x2c>
 8008ae2:	ab03      	add	r3, sp, #12
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	462a      	mov	r2, r5
 8008ae8:	4638      	mov	r0, r7
 8008aea:	4b06      	ldr	r3, [pc, #24]	@ (8008b04 <_svfiprintf_r+0x1f4>)
 8008aec:	a904      	add	r1, sp, #16
 8008aee:	f7fe f8b3 	bl	8006c58 <_printf_i>
 8008af2:	e7ed      	b.n	8008ad0 <_svfiprintf_r+0x1c0>
 8008af4:	08009e7a 	.word	0x08009e7a
 8008af8:	08009e80 	.word	0x08009e80
 8008afc:	08009e84 	.word	0x08009e84
 8008b00:	0800671d 	.word	0x0800671d
 8008b04:	08008859 	.word	0x08008859

08008b08 <_sungetc_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	1c4b      	adds	r3, r1, #1
 8008b0c:	4614      	mov	r4, r2
 8008b0e:	d103      	bne.n	8008b18 <_sungetc_r+0x10>
 8008b10:	f04f 35ff 	mov.w	r5, #4294967295
 8008b14:	4628      	mov	r0, r5
 8008b16:	bd38      	pop	{r3, r4, r5, pc}
 8008b18:	8993      	ldrh	r3, [r2, #12]
 8008b1a:	b2cd      	uxtb	r5, r1
 8008b1c:	f023 0320 	bic.w	r3, r3, #32
 8008b20:	8193      	strh	r3, [r2, #12]
 8008b22:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008b24:	6852      	ldr	r2, [r2, #4]
 8008b26:	b18b      	cbz	r3, 8008b4c <_sungetc_r+0x44>
 8008b28:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	dd08      	ble.n	8008b40 <_sungetc_r+0x38>
 8008b2e:	6823      	ldr	r3, [r4, #0]
 8008b30:	1e5a      	subs	r2, r3, #1
 8008b32:	6022      	str	r2, [r4, #0]
 8008b34:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008b38:	6863      	ldr	r3, [r4, #4]
 8008b3a:	3301      	adds	r3, #1
 8008b3c:	6063      	str	r3, [r4, #4]
 8008b3e:	e7e9      	b.n	8008b14 <_sungetc_r+0xc>
 8008b40:	4621      	mov	r1, r4
 8008b42:	f000 fbdc 	bl	80092fe <__submore>
 8008b46:	2800      	cmp	r0, #0
 8008b48:	d0f1      	beq.n	8008b2e <_sungetc_r+0x26>
 8008b4a:	e7e1      	b.n	8008b10 <_sungetc_r+0x8>
 8008b4c:	6921      	ldr	r1, [r4, #16]
 8008b4e:	6823      	ldr	r3, [r4, #0]
 8008b50:	b151      	cbz	r1, 8008b68 <_sungetc_r+0x60>
 8008b52:	4299      	cmp	r1, r3
 8008b54:	d208      	bcs.n	8008b68 <_sungetc_r+0x60>
 8008b56:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008b5a:	42a9      	cmp	r1, r5
 8008b5c:	d104      	bne.n	8008b68 <_sungetc_r+0x60>
 8008b5e:	3b01      	subs	r3, #1
 8008b60:	3201      	adds	r2, #1
 8008b62:	6023      	str	r3, [r4, #0]
 8008b64:	6062      	str	r2, [r4, #4]
 8008b66:	e7d5      	b.n	8008b14 <_sungetc_r+0xc>
 8008b68:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008b6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b70:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b72:	2303      	movs	r3, #3
 8008b74:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008b76:	4623      	mov	r3, r4
 8008b78:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008b7c:	6023      	str	r3, [r4, #0]
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e7dc      	b.n	8008b3c <_sungetc_r+0x34>

08008b82 <__ssrefill_r>:
 8008b82:	b510      	push	{r4, lr}
 8008b84:	460c      	mov	r4, r1
 8008b86:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008b88:	b169      	cbz	r1, 8008ba6 <__ssrefill_r+0x24>
 8008b8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b8e:	4299      	cmp	r1, r3
 8008b90:	d001      	beq.n	8008b96 <__ssrefill_r+0x14>
 8008b92:	f7ff f9e9 	bl	8007f68 <_free_r>
 8008b96:	2000      	movs	r0, #0
 8008b98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b9a:	6360      	str	r0, [r4, #52]	@ 0x34
 8008b9c:	6063      	str	r3, [r4, #4]
 8008b9e:	b113      	cbz	r3, 8008ba6 <__ssrefill_r+0x24>
 8008ba0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008ba2:	6023      	str	r3, [r4, #0]
 8008ba4:	bd10      	pop	{r4, pc}
 8008ba6:	6923      	ldr	r3, [r4, #16]
 8008ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8008bac:	6023      	str	r3, [r4, #0]
 8008bae:	2300      	movs	r3, #0
 8008bb0:	6063      	str	r3, [r4, #4]
 8008bb2:	89a3      	ldrh	r3, [r4, #12]
 8008bb4:	f043 0320 	orr.w	r3, r3, #32
 8008bb8:	81a3      	strh	r3, [r4, #12]
 8008bba:	e7f3      	b.n	8008ba4 <__ssrefill_r+0x22>

08008bbc <__ssvfiscanf_r>:
 8008bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc0:	460c      	mov	r4, r1
 8008bc2:	2100      	movs	r1, #0
 8008bc4:	4606      	mov	r6, r0
 8008bc6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008bca:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008bce:	49ab      	ldr	r1, [pc, #684]	@ (8008e7c <__ssvfiscanf_r+0x2c0>)
 8008bd0:	f10d 0804 	add.w	r8, sp, #4
 8008bd4:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008bd6:	49aa      	ldr	r1, [pc, #680]	@ (8008e80 <__ssvfiscanf_r+0x2c4>)
 8008bd8:	4faa      	ldr	r7, [pc, #680]	@ (8008e84 <__ssvfiscanf_r+0x2c8>)
 8008bda:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008bde:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008be0:	9300      	str	r3, [sp, #0]
 8008be2:	f892 9000 	ldrb.w	r9, [r2]
 8008be6:	f1b9 0f00 	cmp.w	r9, #0
 8008bea:	f000 8159 	beq.w	8008ea0 <__ssvfiscanf_r+0x2e4>
 8008bee:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008bf2:	1c55      	adds	r5, r2, #1
 8008bf4:	f013 0308 	ands.w	r3, r3, #8
 8008bf8:	d019      	beq.n	8008c2e <__ssvfiscanf_r+0x72>
 8008bfa:	6863      	ldr	r3, [r4, #4]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	dd0f      	ble.n	8008c20 <__ssvfiscanf_r+0x64>
 8008c00:	6823      	ldr	r3, [r4, #0]
 8008c02:	781a      	ldrb	r2, [r3, #0]
 8008c04:	5cba      	ldrb	r2, [r7, r2]
 8008c06:	0712      	lsls	r2, r2, #28
 8008c08:	d401      	bmi.n	8008c0e <__ssvfiscanf_r+0x52>
 8008c0a:	462a      	mov	r2, r5
 8008c0c:	e7e9      	b.n	8008be2 <__ssvfiscanf_r+0x26>
 8008c0e:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008c10:	3301      	adds	r3, #1
 8008c12:	3201      	adds	r2, #1
 8008c14:	9245      	str	r2, [sp, #276]	@ 0x114
 8008c16:	6862      	ldr	r2, [r4, #4]
 8008c18:	6023      	str	r3, [r4, #0]
 8008c1a:	3a01      	subs	r2, #1
 8008c1c:	6062      	str	r2, [r4, #4]
 8008c1e:	e7ec      	b.n	8008bfa <__ssvfiscanf_r+0x3e>
 8008c20:	4621      	mov	r1, r4
 8008c22:	4630      	mov	r0, r6
 8008c24:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008c26:	4798      	blx	r3
 8008c28:	2800      	cmp	r0, #0
 8008c2a:	d0e9      	beq.n	8008c00 <__ssvfiscanf_r+0x44>
 8008c2c:	e7ed      	b.n	8008c0a <__ssvfiscanf_r+0x4e>
 8008c2e:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008c32:	f040 8086 	bne.w	8008d42 <__ssvfiscanf_r+0x186>
 8008c36:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c38:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008c3a:	7853      	ldrb	r3, [r2, #1]
 8008c3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c3e:	bf04      	itt	eq
 8008c40:	2310      	moveq	r3, #16
 8008c42:	1c95      	addeq	r5, r2, #2
 8008c44:	f04f 020a 	mov.w	r2, #10
 8008c48:	bf08      	it	eq
 8008c4a:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008c4c:	46aa      	mov	sl, r5
 8008c4e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008c52:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008c56:	2b09      	cmp	r3, #9
 8008c58:	d91e      	bls.n	8008c98 <__ssvfiscanf_r+0xdc>
 8008c5a:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008e88 <__ssvfiscanf_r+0x2cc>
 8008c5e:	2203      	movs	r2, #3
 8008c60:	4658      	mov	r0, fp
 8008c62:	f7fe fb16 	bl	8007292 <memchr>
 8008c66:	b138      	cbz	r0, 8008c78 <__ssvfiscanf_r+0xbc>
 8008c68:	2301      	movs	r3, #1
 8008c6a:	4655      	mov	r5, sl
 8008c6c:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008c6e:	eba0 000b 	sub.w	r0, r0, fp
 8008c72:	4083      	lsls	r3, r0
 8008c74:	4313      	orrs	r3, r2
 8008c76:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c78:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008c7c:	2b78      	cmp	r3, #120	@ 0x78
 8008c7e:	d806      	bhi.n	8008c8e <__ssvfiscanf_r+0xd2>
 8008c80:	2b57      	cmp	r3, #87	@ 0x57
 8008c82:	d810      	bhi.n	8008ca6 <__ssvfiscanf_r+0xea>
 8008c84:	2b25      	cmp	r3, #37	@ 0x25
 8008c86:	d05c      	beq.n	8008d42 <__ssvfiscanf_r+0x186>
 8008c88:	d856      	bhi.n	8008d38 <__ssvfiscanf_r+0x17c>
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d074      	beq.n	8008d78 <__ssvfiscanf_r+0x1bc>
 8008c8e:	2303      	movs	r3, #3
 8008c90:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008c92:	230a      	movs	r3, #10
 8008c94:	9342      	str	r3, [sp, #264]	@ 0x108
 8008c96:	e087      	b.n	8008da8 <__ssvfiscanf_r+0x1ec>
 8008c98:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008c9a:	4655      	mov	r5, sl
 8008c9c:	fb02 1103 	mla	r1, r2, r3, r1
 8008ca0:	3930      	subs	r1, #48	@ 0x30
 8008ca2:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008ca4:	e7d2      	b.n	8008c4c <__ssvfiscanf_r+0x90>
 8008ca6:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008caa:	2a20      	cmp	r2, #32
 8008cac:	d8ef      	bhi.n	8008c8e <__ssvfiscanf_r+0xd2>
 8008cae:	a101      	add	r1, pc, #4	@ (adr r1, 8008cb4 <__ssvfiscanf_r+0xf8>)
 8008cb0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008cb4:	08008d87 	.word	0x08008d87
 8008cb8:	08008c8f 	.word	0x08008c8f
 8008cbc:	08008c8f 	.word	0x08008c8f
 8008cc0:	08008de1 	.word	0x08008de1
 8008cc4:	08008c8f 	.word	0x08008c8f
 8008cc8:	08008c8f 	.word	0x08008c8f
 8008ccc:	08008c8f 	.word	0x08008c8f
 8008cd0:	08008c8f 	.word	0x08008c8f
 8008cd4:	08008c8f 	.word	0x08008c8f
 8008cd8:	08008c8f 	.word	0x08008c8f
 8008cdc:	08008c8f 	.word	0x08008c8f
 8008ce0:	08008df7 	.word	0x08008df7
 8008ce4:	08008ddd 	.word	0x08008ddd
 8008ce8:	08008d3f 	.word	0x08008d3f
 8008cec:	08008d3f 	.word	0x08008d3f
 8008cf0:	08008d3f 	.word	0x08008d3f
 8008cf4:	08008c8f 	.word	0x08008c8f
 8008cf8:	08008d99 	.word	0x08008d99
 8008cfc:	08008c8f 	.word	0x08008c8f
 8008d00:	08008c8f 	.word	0x08008c8f
 8008d04:	08008c8f 	.word	0x08008c8f
 8008d08:	08008c8f 	.word	0x08008c8f
 8008d0c:	08008e07 	.word	0x08008e07
 8008d10:	08008da1 	.word	0x08008da1
 8008d14:	08008d7f 	.word	0x08008d7f
 8008d18:	08008c8f 	.word	0x08008c8f
 8008d1c:	08008c8f 	.word	0x08008c8f
 8008d20:	08008e03 	.word	0x08008e03
 8008d24:	08008c8f 	.word	0x08008c8f
 8008d28:	08008ddd 	.word	0x08008ddd
 8008d2c:	08008c8f 	.word	0x08008c8f
 8008d30:	08008c8f 	.word	0x08008c8f
 8008d34:	08008d87 	.word	0x08008d87
 8008d38:	3b45      	subs	r3, #69	@ 0x45
 8008d3a:	2b02      	cmp	r3, #2
 8008d3c:	d8a7      	bhi.n	8008c8e <__ssvfiscanf_r+0xd2>
 8008d3e:	2305      	movs	r3, #5
 8008d40:	e031      	b.n	8008da6 <__ssvfiscanf_r+0x1ea>
 8008d42:	6863      	ldr	r3, [r4, #4]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	dd0d      	ble.n	8008d64 <__ssvfiscanf_r+0x1a8>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	781a      	ldrb	r2, [r3, #0]
 8008d4c:	454a      	cmp	r2, r9
 8008d4e:	f040 80a7 	bne.w	8008ea0 <__ssvfiscanf_r+0x2e4>
 8008d52:	3301      	adds	r3, #1
 8008d54:	6862      	ldr	r2, [r4, #4]
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008d5a:	3a01      	subs	r2, #1
 8008d5c:	3301      	adds	r3, #1
 8008d5e:	6062      	str	r2, [r4, #4]
 8008d60:	9345      	str	r3, [sp, #276]	@ 0x114
 8008d62:	e752      	b.n	8008c0a <__ssvfiscanf_r+0x4e>
 8008d64:	4621      	mov	r1, r4
 8008d66:	4630      	mov	r0, r6
 8008d68:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008d6a:	4798      	blx	r3
 8008d6c:	2800      	cmp	r0, #0
 8008d6e:	d0eb      	beq.n	8008d48 <__ssvfiscanf_r+0x18c>
 8008d70:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008d72:	2800      	cmp	r0, #0
 8008d74:	f040 808c 	bne.w	8008e90 <__ssvfiscanf_r+0x2d4>
 8008d78:	f04f 30ff 	mov.w	r0, #4294967295
 8008d7c:	e08c      	b.n	8008e98 <__ssvfiscanf_r+0x2dc>
 8008d7e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008d80:	f042 0220 	orr.w	r2, r2, #32
 8008d84:	9241      	str	r2, [sp, #260]	@ 0x104
 8008d86:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008d88:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d8c:	9241      	str	r2, [sp, #260]	@ 0x104
 8008d8e:	2210      	movs	r2, #16
 8008d90:	2b6e      	cmp	r3, #110	@ 0x6e
 8008d92:	9242      	str	r2, [sp, #264]	@ 0x108
 8008d94:	d902      	bls.n	8008d9c <__ssvfiscanf_r+0x1e0>
 8008d96:	e005      	b.n	8008da4 <__ssvfiscanf_r+0x1e8>
 8008d98:	2300      	movs	r3, #0
 8008d9a:	9342      	str	r3, [sp, #264]	@ 0x108
 8008d9c:	2303      	movs	r3, #3
 8008d9e:	e002      	b.n	8008da6 <__ssvfiscanf_r+0x1ea>
 8008da0:	2308      	movs	r3, #8
 8008da2:	9342      	str	r3, [sp, #264]	@ 0x108
 8008da4:	2304      	movs	r3, #4
 8008da6:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008da8:	6863      	ldr	r3, [r4, #4]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	dd39      	ble.n	8008e22 <__ssvfiscanf_r+0x266>
 8008dae:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008db0:	0659      	lsls	r1, r3, #25
 8008db2:	d404      	bmi.n	8008dbe <__ssvfiscanf_r+0x202>
 8008db4:	6823      	ldr	r3, [r4, #0]
 8008db6:	781a      	ldrb	r2, [r3, #0]
 8008db8:	5cba      	ldrb	r2, [r7, r2]
 8008dba:	0712      	lsls	r2, r2, #28
 8008dbc:	d438      	bmi.n	8008e30 <__ssvfiscanf_r+0x274>
 8008dbe:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008dc0:	2b02      	cmp	r3, #2
 8008dc2:	dc47      	bgt.n	8008e54 <__ssvfiscanf_r+0x298>
 8008dc4:	466b      	mov	r3, sp
 8008dc6:	4622      	mov	r2, r4
 8008dc8:	4630      	mov	r0, r6
 8008dca:	a941      	add	r1, sp, #260	@ 0x104
 8008dcc:	f000 f86a 	bl	8008ea4 <_scanf_chars>
 8008dd0:	2801      	cmp	r0, #1
 8008dd2:	d065      	beq.n	8008ea0 <__ssvfiscanf_r+0x2e4>
 8008dd4:	2802      	cmp	r0, #2
 8008dd6:	f47f af18 	bne.w	8008c0a <__ssvfiscanf_r+0x4e>
 8008dda:	e7c9      	b.n	8008d70 <__ssvfiscanf_r+0x1b4>
 8008ddc:	220a      	movs	r2, #10
 8008dde:	e7d7      	b.n	8008d90 <__ssvfiscanf_r+0x1d4>
 8008de0:	4629      	mov	r1, r5
 8008de2:	4640      	mov	r0, r8
 8008de4:	f000 fa52 	bl	800928c <__sccl>
 8008de8:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008dea:	4605      	mov	r5, r0
 8008dec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008df0:	9341      	str	r3, [sp, #260]	@ 0x104
 8008df2:	2301      	movs	r3, #1
 8008df4:	e7d7      	b.n	8008da6 <__ssvfiscanf_r+0x1ea>
 8008df6:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008df8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dfc:	9341      	str	r3, [sp, #260]	@ 0x104
 8008dfe:	2300      	movs	r3, #0
 8008e00:	e7d1      	b.n	8008da6 <__ssvfiscanf_r+0x1ea>
 8008e02:	2302      	movs	r3, #2
 8008e04:	e7cf      	b.n	8008da6 <__ssvfiscanf_r+0x1ea>
 8008e06:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008e08:	06c3      	lsls	r3, r0, #27
 8008e0a:	f53f aefe 	bmi.w	8008c0a <__ssvfiscanf_r+0x4e>
 8008e0e:	9b00      	ldr	r3, [sp, #0]
 8008e10:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008e12:	1d19      	adds	r1, r3, #4
 8008e14:	9100      	str	r1, [sp, #0]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	07c0      	lsls	r0, r0, #31
 8008e1a:	bf4c      	ite	mi
 8008e1c:	801a      	strhmi	r2, [r3, #0]
 8008e1e:	601a      	strpl	r2, [r3, #0]
 8008e20:	e6f3      	b.n	8008c0a <__ssvfiscanf_r+0x4e>
 8008e22:	4621      	mov	r1, r4
 8008e24:	4630      	mov	r0, r6
 8008e26:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008e28:	4798      	blx	r3
 8008e2a:	2800      	cmp	r0, #0
 8008e2c:	d0bf      	beq.n	8008dae <__ssvfiscanf_r+0x1f2>
 8008e2e:	e79f      	b.n	8008d70 <__ssvfiscanf_r+0x1b4>
 8008e30:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008e32:	3201      	adds	r2, #1
 8008e34:	9245      	str	r2, [sp, #276]	@ 0x114
 8008e36:	6862      	ldr	r2, [r4, #4]
 8008e38:	3a01      	subs	r2, #1
 8008e3a:	2a00      	cmp	r2, #0
 8008e3c:	6062      	str	r2, [r4, #4]
 8008e3e:	dd02      	ble.n	8008e46 <__ssvfiscanf_r+0x28a>
 8008e40:	3301      	adds	r3, #1
 8008e42:	6023      	str	r3, [r4, #0]
 8008e44:	e7b6      	b.n	8008db4 <__ssvfiscanf_r+0x1f8>
 8008e46:	4621      	mov	r1, r4
 8008e48:	4630      	mov	r0, r6
 8008e4a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008e4c:	4798      	blx	r3
 8008e4e:	2800      	cmp	r0, #0
 8008e50:	d0b0      	beq.n	8008db4 <__ssvfiscanf_r+0x1f8>
 8008e52:	e78d      	b.n	8008d70 <__ssvfiscanf_r+0x1b4>
 8008e54:	2b04      	cmp	r3, #4
 8008e56:	dc06      	bgt.n	8008e66 <__ssvfiscanf_r+0x2aa>
 8008e58:	466b      	mov	r3, sp
 8008e5a:	4622      	mov	r2, r4
 8008e5c:	4630      	mov	r0, r6
 8008e5e:	a941      	add	r1, sp, #260	@ 0x104
 8008e60:	f000 f87a 	bl	8008f58 <_scanf_i>
 8008e64:	e7b4      	b.n	8008dd0 <__ssvfiscanf_r+0x214>
 8008e66:	4b09      	ldr	r3, [pc, #36]	@ (8008e8c <__ssvfiscanf_r+0x2d0>)
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	f43f aece 	beq.w	8008c0a <__ssvfiscanf_r+0x4e>
 8008e6e:	466b      	mov	r3, sp
 8008e70:	4622      	mov	r2, r4
 8008e72:	4630      	mov	r0, r6
 8008e74:	a941      	add	r1, sp, #260	@ 0x104
 8008e76:	f3af 8000 	nop.w
 8008e7a:	e7a9      	b.n	8008dd0 <__ssvfiscanf_r+0x214>
 8008e7c:	08008b09 	.word	0x08008b09
 8008e80:	08008b83 	.word	0x08008b83
 8008e84:	08009fe9 	.word	0x08009fe9
 8008e88:	08009e80 	.word	0x08009e80
 8008e8c:	00000000 	.word	0x00000000
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	065b      	lsls	r3, r3, #25
 8008e94:	f53f af70 	bmi.w	8008d78 <__ssvfiscanf_r+0x1bc>
 8008e98:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea0:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008ea2:	e7f9      	b.n	8008e98 <__ssvfiscanf_r+0x2dc>

08008ea4 <_scanf_chars>:
 8008ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ea8:	4615      	mov	r5, r2
 8008eaa:	688a      	ldr	r2, [r1, #8]
 8008eac:	4680      	mov	r8, r0
 8008eae:	460c      	mov	r4, r1
 8008eb0:	b932      	cbnz	r2, 8008ec0 <_scanf_chars+0x1c>
 8008eb2:	698a      	ldr	r2, [r1, #24]
 8008eb4:	2a00      	cmp	r2, #0
 8008eb6:	bf14      	ite	ne
 8008eb8:	f04f 32ff 	movne.w	r2, #4294967295
 8008ebc:	2201      	moveq	r2, #1
 8008ebe:	608a      	str	r2, [r1, #8]
 8008ec0:	2700      	movs	r7, #0
 8008ec2:	6822      	ldr	r2, [r4, #0]
 8008ec4:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008f54 <_scanf_chars+0xb0>
 8008ec8:	06d1      	lsls	r1, r2, #27
 8008eca:	bf5f      	itttt	pl
 8008ecc:	681a      	ldrpl	r2, [r3, #0]
 8008ece:	1d11      	addpl	r1, r2, #4
 8008ed0:	6019      	strpl	r1, [r3, #0]
 8008ed2:	6816      	ldrpl	r6, [r2, #0]
 8008ed4:	69a0      	ldr	r0, [r4, #24]
 8008ed6:	b188      	cbz	r0, 8008efc <_scanf_chars+0x58>
 8008ed8:	2801      	cmp	r0, #1
 8008eda:	d107      	bne.n	8008eec <_scanf_chars+0x48>
 8008edc:	682b      	ldr	r3, [r5, #0]
 8008ede:	781a      	ldrb	r2, [r3, #0]
 8008ee0:	6963      	ldr	r3, [r4, #20]
 8008ee2:	5c9b      	ldrb	r3, [r3, r2]
 8008ee4:	b953      	cbnz	r3, 8008efc <_scanf_chars+0x58>
 8008ee6:	2f00      	cmp	r7, #0
 8008ee8:	d031      	beq.n	8008f4e <_scanf_chars+0xaa>
 8008eea:	e022      	b.n	8008f32 <_scanf_chars+0x8e>
 8008eec:	2802      	cmp	r0, #2
 8008eee:	d120      	bne.n	8008f32 <_scanf_chars+0x8e>
 8008ef0:	682b      	ldr	r3, [r5, #0]
 8008ef2:	781b      	ldrb	r3, [r3, #0]
 8008ef4:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008ef8:	071b      	lsls	r3, r3, #28
 8008efa:	d41a      	bmi.n	8008f32 <_scanf_chars+0x8e>
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	3701      	adds	r7, #1
 8008f00:	06da      	lsls	r2, r3, #27
 8008f02:	bf5e      	ittt	pl
 8008f04:	682b      	ldrpl	r3, [r5, #0]
 8008f06:	781b      	ldrbpl	r3, [r3, #0]
 8008f08:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008f0c:	682a      	ldr	r2, [r5, #0]
 8008f0e:	686b      	ldr	r3, [r5, #4]
 8008f10:	3201      	adds	r2, #1
 8008f12:	602a      	str	r2, [r5, #0]
 8008f14:	68a2      	ldr	r2, [r4, #8]
 8008f16:	3b01      	subs	r3, #1
 8008f18:	3a01      	subs	r2, #1
 8008f1a:	606b      	str	r3, [r5, #4]
 8008f1c:	60a2      	str	r2, [r4, #8]
 8008f1e:	b142      	cbz	r2, 8008f32 <_scanf_chars+0x8e>
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	dcd7      	bgt.n	8008ed4 <_scanf_chars+0x30>
 8008f24:	4629      	mov	r1, r5
 8008f26:	4640      	mov	r0, r8
 8008f28:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f2c:	4798      	blx	r3
 8008f2e:	2800      	cmp	r0, #0
 8008f30:	d0d0      	beq.n	8008ed4 <_scanf_chars+0x30>
 8008f32:	6823      	ldr	r3, [r4, #0]
 8008f34:	f013 0310 	ands.w	r3, r3, #16
 8008f38:	d105      	bne.n	8008f46 <_scanf_chars+0xa2>
 8008f3a:	68e2      	ldr	r2, [r4, #12]
 8008f3c:	3201      	adds	r2, #1
 8008f3e:	60e2      	str	r2, [r4, #12]
 8008f40:	69a2      	ldr	r2, [r4, #24]
 8008f42:	b102      	cbz	r2, 8008f46 <_scanf_chars+0xa2>
 8008f44:	7033      	strb	r3, [r6, #0]
 8008f46:	2000      	movs	r0, #0
 8008f48:	6923      	ldr	r3, [r4, #16]
 8008f4a:	443b      	add	r3, r7
 8008f4c:	6123      	str	r3, [r4, #16]
 8008f4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f52:	bf00      	nop
 8008f54:	08009fe9 	.word	0x08009fe9

08008f58 <_scanf_i>:
 8008f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f5c:	460c      	mov	r4, r1
 8008f5e:	4698      	mov	r8, r3
 8008f60:	4b72      	ldr	r3, [pc, #456]	@ (800912c <_scanf_i+0x1d4>)
 8008f62:	b087      	sub	sp, #28
 8008f64:	4682      	mov	sl, r0
 8008f66:	4616      	mov	r6, r2
 8008f68:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f6c:	ab03      	add	r3, sp, #12
 8008f6e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008f72:	4b6f      	ldr	r3, [pc, #444]	@ (8009130 <_scanf_i+0x1d8>)
 8008f74:	69a1      	ldr	r1, [r4, #24]
 8008f76:	4a6f      	ldr	r2, [pc, #444]	@ (8009134 <_scanf_i+0x1dc>)
 8008f78:	4627      	mov	r7, r4
 8008f7a:	2903      	cmp	r1, #3
 8008f7c:	bf08      	it	eq
 8008f7e:	461a      	moveq	r2, r3
 8008f80:	68a3      	ldr	r3, [r4, #8]
 8008f82:	9201      	str	r2, [sp, #4]
 8008f84:	1e5a      	subs	r2, r3, #1
 8008f86:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008f8a:	bf81      	itttt	hi
 8008f8c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008f90:	eb03 0905 	addhi.w	r9, r3, r5
 8008f94:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008f98:	60a3      	strhi	r3, [r4, #8]
 8008f9a:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008f9e:	bf98      	it	ls
 8008fa0:	f04f 0900 	movls.w	r9, #0
 8008fa4:	463d      	mov	r5, r7
 8008fa6:	f04f 0b00 	mov.w	fp, #0
 8008faa:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008fae:	6023      	str	r3, [r4, #0]
 8008fb0:	6831      	ldr	r1, [r6, #0]
 8008fb2:	ab03      	add	r3, sp, #12
 8008fb4:	2202      	movs	r2, #2
 8008fb6:	7809      	ldrb	r1, [r1, #0]
 8008fb8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008fbc:	f7fe f969 	bl	8007292 <memchr>
 8008fc0:	b328      	cbz	r0, 800900e <_scanf_i+0xb6>
 8008fc2:	f1bb 0f01 	cmp.w	fp, #1
 8008fc6:	d159      	bne.n	800907c <_scanf_i+0x124>
 8008fc8:	6862      	ldr	r2, [r4, #4]
 8008fca:	b92a      	cbnz	r2, 8008fd8 <_scanf_i+0x80>
 8008fcc:	2108      	movs	r1, #8
 8008fce:	6822      	ldr	r2, [r4, #0]
 8008fd0:	6061      	str	r1, [r4, #4]
 8008fd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008fd6:	6022      	str	r2, [r4, #0]
 8008fd8:	6822      	ldr	r2, [r4, #0]
 8008fda:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008fde:	6022      	str	r2, [r4, #0]
 8008fe0:	68a2      	ldr	r2, [r4, #8]
 8008fe2:	1e51      	subs	r1, r2, #1
 8008fe4:	60a1      	str	r1, [r4, #8]
 8008fe6:	b192      	cbz	r2, 800900e <_scanf_i+0xb6>
 8008fe8:	6832      	ldr	r2, [r6, #0]
 8008fea:	1c51      	adds	r1, r2, #1
 8008fec:	6031      	str	r1, [r6, #0]
 8008fee:	7812      	ldrb	r2, [r2, #0]
 8008ff0:	f805 2b01 	strb.w	r2, [r5], #1
 8008ff4:	6872      	ldr	r2, [r6, #4]
 8008ff6:	3a01      	subs	r2, #1
 8008ff8:	2a00      	cmp	r2, #0
 8008ffa:	6072      	str	r2, [r6, #4]
 8008ffc:	dc07      	bgt.n	800900e <_scanf_i+0xb6>
 8008ffe:	4631      	mov	r1, r6
 8009000:	4650      	mov	r0, sl
 8009002:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8009006:	4790      	blx	r2
 8009008:	2800      	cmp	r0, #0
 800900a:	f040 8085 	bne.w	8009118 <_scanf_i+0x1c0>
 800900e:	f10b 0b01 	add.w	fp, fp, #1
 8009012:	f1bb 0f03 	cmp.w	fp, #3
 8009016:	d1cb      	bne.n	8008fb0 <_scanf_i+0x58>
 8009018:	6863      	ldr	r3, [r4, #4]
 800901a:	b90b      	cbnz	r3, 8009020 <_scanf_i+0xc8>
 800901c:	230a      	movs	r3, #10
 800901e:	6063      	str	r3, [r4, #4]
 8009020:	6863      	ldr	r3, [r4, #4]
 8009022:	4945      	ldr	r1, [pc, #276]	@ (8009138 <_scanf_i+0x1e0>)
 8009024:	6960      	ldr	r0, [r4, #20]
 8009026:	1ac9      	subs	r1, r1, r3
 8009028:	f000 f930 	bl	800928c <__sccl>
 800902c:	f04f 0b00 	mov.w	fp, #0
 8009030:	68a3      	ldr	r3, [r4, #8]
 8009032:	6822      	ldr	r2, [r4, #0]
 8009034:	2b00      	cmp	r3, #0
 8009036:	d03d      	beq.n	80090b4 <_scanf_i+0x15c>
 8009038:	6831      	ldr	r1, [r6, #0]
 800903a:	6960      	ldr	r0, [r4, #20]
 800903c:	f891 c000 	ldrb.w	ip, [r1]
 8009040:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009044:	2800      	cmp	r0, #0
 8009046:	d035      	beq.n	80090b4 <_scanf_i+0x15c>
 8009048:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800904c:	d124      	bne.n	8009098 <_scanf_i+0x140>
 800904e:	0510      	lsls	r0, r2, #20
 8009050:	d522      	bpl.n	8009098 <_scanf_i+0x140>
 8009052:	f10b 0b01 	add.w	fp, fp, #1
 8009056:	f1b9 0f00 	cmp.w	r9, #0
 800905a:	d003      	beq.n	8009064 <_scanf_i+0x10c>
 800905c:	3301      	adds	r3, #1
 800905e:	f109 39ff 	add.w	r9, r9, #4294967295
 8009062:	60a3      	str	r3, [r4, #8]
 8009064:	6873      	ldr	r3, [r6, #4]
 8009066:	3b01      	subs	r3, #1
 8009068:	2b00      	cmp	r3, #0
 800906a:	6073      	str	r3, [r6, #4]
 800906c:	dd1b      	ble.n	80090a6 <_scanf_i+0x14e>
 800906e:	6833      	ldr	r3, [r6, #0]
 8009070:	3301      	adds	r3, #1
 8009072:	6033      	str	r3, [r6, #0]
 8009074:	68a3      	ldr	r3, [r4, #8]
 8009076:	3b01      	subs	r3, #1
 8009078:	60a3      	str	r3, [r4, #8]
 800907a:	e7d9      	b.n	8009030 <_scanf_i+0xd8>
 800907c:	f1bb 0f02 	cmp.w	fp, #2
 8009080:	d1ae      	bne.n	8008fe0 <_scanf_i+0x88>
 8009082:	6822      	ldr	r2, [r4, #0]
 8009084:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8009088:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800908c:	d1c4      	bne.n	8009018 <_scanf_i+0xc0>
 800908e:	2110      	movs	r1, #16
 8009090:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009094:	6061      	str	r1, [r4, #4]
 8009096:	e7a2      	b.n	8008fde <_scanf_i+0x86>
 8009098:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800909c:	6022      	str	r2, [r4, #0]
 800909e:	780b      	ldrb	r3, [r1, #0]
 80090a0:	f805 3b01 	strb.w	r3, [r5], #1
 80090a4:	e7de      	b.n	8009064 <_scanf_i+0x10c>
 80090a6:	4631      	mov	r1, r6
 80090a8:	4650      	mov	r0, sl
 80090aa:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80090ae:	4798      	blx	r3
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d0df      	beq.n	8009074 <_scanf_i+0x11c>
 80090b4:	6823      	ldr	r3, [r4, #0]
 80090b6:	05d9      	lsls	r1, r3, #23
 80090b8:	d50d      	bpl.n	80090d6 <_scanf_i+0x17e>
 80090ba:	42bd      	cmp	r5, r7
 80090bc:	d909      	bls.n	80090d2 <_scanf_i+0x17a>
 80090be:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80090c2:	4632      	mov	r2, r6
 80090c4:	4650      	mov	r0, sl
 80090c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80090ca:	f105 39ff 	add.w	r9, r5, #4294967295
 80090ce:	4798      	blx	r3
 80090d0:	464d      	mov	r5, r9
 80090d2:	42bd      	cmp	r5, r7
 80090d4:	d028      	beq.n	8009128 <_scanf_i+0x1d0>
 80090d6:	6822      	ldr	r2, [r4, #0]
 80090d8:	f012 0210 	ands.w	r2, r2, #16
 80090dc:	d113      	bne.n	8009106 <_scanf_i+0x1ae>
 80090de:	702a      	strb	r2, [r5, #0]
 80090e0:	4639      	mov	r1, r7
 80090e2:	6863      	ldr	r3, [r4, #4]
 80090e4:	4650      	mov	r0, sl
 80090e6:	9e01      	ldr	r6, [sp, #4]
 80090e8:	47b0      	blx	r6
 80090ea:	f8d8 3000 	ldr.w	r3, [r8]
 80090ee:	6821      	ldr	r1, [r4, #0]
 80090f0:	1d1a      	adds	r2, r3, #4
 80090f2:	f8c8 2000 	str.w	r2, [r8]
 80090f6:	f011 0f20 	tst.w	r1, #32
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	d00f      	beq.n	800911e <_scanf_i+0x1c6>
 80090fe:	6018      	str	r0, [r3, #0]
 8009100:	68e3      	ldr	r3, [r4, #12]
 8009102:	3301      	adds	r3, #1
 8009104:	60e3      	str	r3, [r4, #12]
 8009106:	2000      	movs	r0, #0
 8009108:	6923      	ldr	r3, [r4, #16]
 800910a:	1bed      	subs	r5, r5, r7
 800910c:	445d      	add	r5, fp
 800910e:	442b      	add	r3, r5
 8009110:	6123      	str	r3, [r4, #16]
 8009112:	b007      	add	sp, #28
 8009114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009118:	f04f 0b00 	mov.w	fp, #0
 800911c:	e7ca      	b.n	80090b4 <_scanf_i+0x15c>
 800911e:	07ca      	lsls	r2, r1, #31
 8009120:	bf4c      	ite	mi
 8009122:	8018      	strhmi	r0, [r3, #0]
 8009124:	6018      	strpl	r0, [r3, #0]
 8009126:	e7eb      	b.n	8009100 <_scanf_i+0x1a8>
 8009128:	2001      	movs	r0, #1
 800912a:	e7f2      	b.n	8009112 <_scanf_i+0x1ba>
 800912c:	08009d18 	.word	0x08009d18
 8009130:	080095b9 	.word	0x080095b9
 8009134:	08009699 	.word	0x08009699
 8009138:	08009e9b 	.word	0x08009e9b

0800913c <__sflush_r>:
 800913c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009142:	0716      	lsls	r6, r2, #28
 8009144:	4605      	mov	r5, r0
 8009146:	460c      	mov	r4, r1
 8009148:	d454      	bmi.n	80091f4 <__sflush_r+0xb8>
 800914a:	684b      	ldr	r3, [r1, #4]
 800914c:	2b00      	cmp	r3, #0
 800914e:	dc02      	bgt.n	8009156 <__sflush_r+0x1a>
 8009150:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009152:	2b00      	cmp	r3, #0
 8009154:	dd48      	ble.n	80091e8 <__sflush_r+0xac>
 8009156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009158:	2e00      	cmp	r6, #0
 800915a:	d045      	beq.n	80091e8 <__sflush_r+0xac>
 800915c:	2300      	movs	r3, #0
 800915e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009162:	682f      	ldr	r7, [r5, #0]
 8009164:	6a21      	ldr	r1, [r4, #32]
 8009166:	602b      	str	r3, [r5, #0]
 8009168:	d030      	beq.n	80091cc <__sflush_r+0x90>
 800916a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800916c:	89a3      	ldrh	r3, [r4, #12]
 800916e:	0759      	lsls	r1, r3, #29
 8009170:	d505      	bpl.n	800917e <__sflush_r+0x42>
 8009172:	6863      	ldr	r3, [r4, #4]
 8009174:	1ad2      	subs	r2, r2, r3
 8009176:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009178:	b10b      	cbz	r3, 800917e <__sflush_r+0x42>
 800917a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800917c:	1ad2      	subs	r2, r2, r3
 800917e:	2300      	movs	r3, #0
 8009180:	4628      	mov	r0, r5
 8009182:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009184:	6a21      	ldr	r1, [r4, #32]
 8009186:	47b0      	blx	r6
 8009188:	1c43      	adds	r3, r0, #1
 800918a:	89a3      	ldrh	r3, [r4, #12]
 800918c:	d106      	bne.n	800919c <__sflush_r+0x60>
 800918e:	6829      	ldr	r1, [r5, #0]
 8009190:	291d      	cmp	r1, #29
 8009192:	d82b      	bhi.n	80091ec <__sflush_r+0xb0>
 8009194:	4a28      	ldr	r2, [pc, #160]	@ (8009238 <__sflush_r+0xfc>)
 8009196:	40ca      	lsrs	r2, r1
 8009198:	07d6      	lsls	r6, r2, #31
 800919a:	d527      	bpl.n	80091ec <__sflush_r+0xb0>
 800919c:	2200      	movs	r2, #0
 800919e:	6062      	str	r2, [r4, #4]
 80091a0:	6922      	ldr	r2, [r4, #16]
 80091a2:	04d9      	lsls	r1, r3, #19
 80091a4:	6022      	str	r2, [r4, #0]
 80091a6:	d504      	bpl.n	80091b2 <__sflush_r+0x76>
 80091a8:	1c42      	adds	r2, r0, #1
 80091aa:	d101      	bne.n	80091b0 <__sflush_r+0x74>
 80091ac:	682b      	ldr	r3, [r5, #0]
 80091ae:	b903      	cbnz	r3, 80091b2 <__sflush_r+0x76>
 80091b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80091b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80091b4:	602f      	str	r7, [r5, #0]
 80091b6:	b1b9      	cbz	r1, 80091e8 <__sflush_r+0xac>
 80091b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80091bc:	4299      	cmp	r1, r3
 80091be:	d002      	beq.n	80091c6 <__sflush_r+0x8a>
 80091c0:	4628      	mov	r0, r5
 80091c2:	f7fe fed1 	bl	8007f68 <_free_r>
 80091c6:	2300      	movs	r3, #0
 80091c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80091ca:	e00d      	b.n	80091e8 <__sflush_r+0xac>
 80091cc:	2301      	movs	r3, #1
 80091ce:	4628      	mov	r0, r5
 80091d0:	47b0      	blx	r6
 80091d2:	4602      	mov	r2, r0
 80091d4:	1c50      	adds	r0, r2, #1
 80091d6:	d1c9      	bne.n	800916c <__sflush_r+0x30>
 80091d8:	682b      	ldr	r3, [r5, #0]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d0c6      	beq.n	800916c <__sflush_r+0x30>
 80091de:	2b1d      	cmp	r3, #29
 80091e0:	d001      	beq.n	80091e6 <__sflush_r+0xaa>
 80091e2:	2b16      	cmp	r3, #22
 80091e4:	d11d      	bne.n	8009222 <__sflush_r+0xe6>
 80091e6:	602f      	str	r7, [r5, #0]
 80091e8:	2000      	movs	r0, #0
 80091ea:	e021      	b.n	8009230 <__sflush_r+0xf4>
 80091ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091f0:	b21b      	sxth	r3, r3
 80091f2:	e01a      	b.n	800922a <__sflush_r+0xee>
 80091f4:	690f      	ldr	r7, [r1, #16]
 80091f6:	2f00      	cmp	r7, #0
 80091f8:	d0f6      	beq.n	80091e8 <__sflush_r+0xac>
 80091fa:	0793      	lsls	r3, r2, #30
 80091fc:	bf18      	it	ne
 80091fe:	2300      	movne	r3, #0
 8009200:	680e      	ldr	r6, [r1, #0]
 8009202:	bf08      	it	eq
 8009204:	694b      	ldreq	r3, [r1, #20]
 8009206:	1bf6      	subs	r6, r6, r7
 8009208:	600f      	str	r7, [r1, #0]
 800920a:	608b      	str	r3, [r1, #8]
 800920c:	2e00      	cmp	r6, #0
 800920e:	ddeb      	ble.n	80091e8 <__sflush_r+0xac>
 8009210:	4633      	mov	r3, r6
 8009212:	463a      	mov	r2, r7
 8009214:	4628      	mov	r0, r5
 8009216:	6a21      	ldr	r1, [r4, #32]
 8009218:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800921c:	47e0      	blx	ip
 800921e:	2800      	cmp	r0, #0
 8009220:	dc07      	bgt.n	8009232 <__sflush_r+0xf6>
 8009222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009226:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800922a:	f04f 30ff 	mov.w	r0, #4294967295
 800922e:	81a3      	strh	r3, [r4, #12]
 8009230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009232:	4407      	add	r7, r0
 8009234:	1a36      	subs	r6, r6, r0
 8009236:	e7e9      	b.n	800920c <__sflush_r+0xd0>
 8009238:	20400001 	.word	0x20400001

0800923c <_fflush_r>:
 800923c:	b538      	push	{r3, r4, r5, lr}
 800923e:	690b      	ldr	r3, [r1, #16]
 8009240:	4605      	mov	r5, r0
 8009242:	460c      	mov	r4, r1
 8009244:	b913      	cbnz	r3, 800924c <_fflush_r+0x10>
 8009246:	2500      	movs	r5, #0
 8009248:	4628      	mov	r0, r5
 800924a:	bd38      	pop	{r3, r4, r5, pc}
 800924c:	b118      	cbz	r0, 8009256 <_fflush_r+0x1a>
 800924e:	6a03      	ldr	r3, [r0, #32]
 8009250:	b90b      	cbnz	r3, 8009256 <_fflush_r+0x1a>
 8009252:	f7fd feab 	bl	8006fac <__sinit>
 8009256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d0f3      	beq.n	8009246 <_fflush_r+0xa>
 800925e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009260:	07d0      	lsls	r0, r2, #31
 8009262:	d404      	bmi.n	800926e <_fflush_r+0x32>
 8009264:	0599      	lsls	r1, r3, #22
 8009266:	d402      	bmi.n	800926e <_fflush_r+0x32>
 8009268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800926a:	f7fe f810 	bl	800728e <__retarget_lock_acquire_recursive>
 800926e:	4628      	mov	r0, r5
 8009270:	4621      	mov	r1, r4
 8009272:	f7ff ff63 	bl	800913c <__sflush_r>
 8009276:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009278:	4605      	mov	r5, r0
 800927a:	07da      	lsls	r2, r3, #31
 800927c:	d4e4      	bmi.n	8009248 <_fflush_r+0xc>
 800927e:	89a3      	ldrh	r3, [r4, #12]
 8009280:	059b      	lsls	r3, r3, #22
 8009282:	d4e1      	bmi.n	8009248 <_fflush_r+0xc>
 8009284:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009286:	f7fe f803 	bl	8007290 <__retarget_lock_release_recursive>
 800928a:	e7dd      	b.n	8009248 <_fflush_r+0xc>

0800928c <__sccl>:
 800928c:	b570      	push	{r4, r5, r6, lr}
 800928e:	780b      	ldrb	r3, [r1, #0]
 8009290:	4604      	mov	r4, r0
 8009292:	2b5e      	cmp	r3, #94	@ 0x5e
 8009294:	bf0b      	itete	eq
 8009296:	784b      	ldrbeq	r3, [r1, #1]
 8009298:	1c4a      	addne	r2, r1, #1
 800929a:	1c8a      	addeq	r2, r1, #2
 800929c:	2100      	movne	r1, #0
 800929e:	bf08      	it	eq
 80092a0:	2101      	moveq	r1, #1
 80092a2:	3801      	subs	r0, #1
 80092a4:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80092a8:	f800 1f01 	strb.w	r1, [r0, #1]!
 80092ac:	42a8      	cmp	r0, r5
 80092ae:	d1fb      	bne.n	80092a8 <__sccl+0x1c>
 80092b0:	b90b      	cbnz	r3, 80092b6 <__sccl+0x2a>
 80092b2:	1e50      	subs	r0, r2, #1
 80092b4:	bd70      	pop	{r4, r5, r6, pc}
 80092b6:	f081 0101 	eor.w	r1, r1, #1
 80092ba:	4610      	mov	r0, r2
 80092bc:	54e1      	strb	r1, [r4, r3]
 80092be:	4602      	mov	r2, r0
 80092c0:	f812 5b01 	ldrb.w	r5, [r2], #1
 80092c4:	2d2d      	cmp	r5, #45	@ 0x2d
 80092c6:	d005      	beq.n	80092d4 <__sccl+0x48>
 80092c8:	2d5d      	cmp	r5, #93	@ 0x5d
 80092ca:	d016      	beq.n	80092fa <__sccl+0x6e>
 80092cc:	2d00      	cmp	r5, #0
 80092ce:	d0f1      	beq.n	80092b4 <__sccl+0x28>
 80092d0:	462b      	mov	r3, r5
 80092d2:	e7f2      	b.n	80092ba <__sccl+0x2e>
 80092d4:	7846      	ldrb	r6, [r0, #1]
 80092d6:	2e5d      	cmp	r6, #93	@ 0x5d
 80092d8:	d0fa      	beq.n	80092d0 <__sccl+0x44>
 80092da:	42b3      	cmp	r3, r6
 80092dc:	dcf8      	bgt.n	80092d0 <__sccl+0x44>
 80092de:	461a      	mov	r2, r3
 80092e0:	3002      	adds	r0, #2
 80092e2:	3201      	adds	r2, #1
 80092e4:	4296      	cmp	r6, r2
 80092e6:	54a1      	strb	r1, [r4, r2]
 80092e8:	dcfb      	bgt.n	80092e2 <__sccl+0x56>
 80092ea:	1af2      	subs	r2, r6, r3
 80092ec:	3a01      	subs	r2, #1
 80092ee:	42b3      	cmp	r3, r6
 80092f0:	bfa8      	it	ge
 80092f2:	2200      	movge	r2, #0
 80092f4:	1c5d      	adds	r5, r3, #1
 80092f6:	18ab      	adds	r3, r5, r2
 80092f8:	e7e1      	b.n	80092be <__sccl+0x32>
 80092fa:	4610      	mov	r0, r2
 80092fc:	e7da      	b.n	80092b4 <__sccl+0x28>

080092fe <__submore>:
 80092fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009302:	460c      	mov	r4, r1
 8009304:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009306:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800930a:	4299      	cmp	r1, r3
 800930c:	d11b      	bne.n	8009346 <__submore+0x48>
 800930e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8009312:	f7fe fe9b 	bl	800804c <_malloc_r>
 8009316:	b918      	cbnz	r0, 8009320 <__submore+0x22>
 8009318:	f04f 30ff 	mov.w	r0, #4294967295
 800931c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009320:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009324:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009326:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800932a:	6360      	str	r0, [r4, #52]	@ 0x34
 800932c:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009330:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8009334:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009338:	7043      	strb	r3, [r0, #1]
 800933a:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800933e:	7003      	strb	r3, [r0, #0]
 8009340:	6020      	str	r0, [r4, #0]
 8009342:	2000      	movs	r0, #0
 8009344:	e7ea      	b.n	800931c <__submore+0x1e>
 8009346:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009348:	0077      	lsls	r7, r6, #1
 800934a:	463a      	mov	r2, r7
 800934c:	f000 f88c 	bl	8009468 <_realloc_r>
 8009350:	4605      	mov	r5, r0
 8009352:	2800      	cmp	r0, #0
 8009354:	d0e0      	beq.n	8009318 <__submore+0x1a>
 8009356:	eb00 0806 	add.w	r8, r0, r6
 800935a:	4601      	mov	r1, r0
 800935c:	4632      	mov	r2, r6
 800935e:	4640      	mov	r0, r8
 8009360:	f000 f830 	bl	80093c4 <memcpy>
 8009364:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8009368:	f8c4 8000 	str.w	r8, [r4]
 800936c:	e7e9      	b.n	8009342 <__submore+0x44>

0800936e <memmove>:
 800936e:	4288      	cmp	r0, r1
 8009370:	b510      	push	{r4, lr}
 8009372:	eb01 0402 	add.w	r4, r1, r2
 8009376:	d902      	bls.n	800937e <memmove+0x10>
 8009378:	4284      	cmp	r4, r0
 800937a:	4623      	mov	r3, r4
 800937c:	d807      	bhi.n	800938e <memmove+0x20>
 800937e:	1e43      	subs	r3, r0, #1
 8009380:	42a1      	cmp	r1, r4
 8009382:	d008      	beq.n	8009396 <memmove+0x28>
 8009384:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009388:	f803 2f01 	strb.w	r2, [r3, #1]!
 800938c:	e7f8      	b.n	8009380 <memmove+0x12>
 800938e:	4601      	mov	r1, r0
 8009390:	4402      	add	r2, r0
 8009392:	428a      	cmp	r2, r1
 8009394:	d100      	bne.n	8009398 <memmove+0x2a>
 8009396:	bd10      	pop	{r4, pc}
 8009398:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800939c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80093a0:	e7f7      	b.n	8009392 <memmove+0x24>
	...

080093a4 <_sbrk_r>:
 80093a4:	b538      	push	{r3, r4, r5, lr}
 80093a6:	2300      	movs	r3, #0
 80093a8:	4d05      	ldr	r5, [pc, #20]	@ (80093c0 <_sbrk_r+0x1c>)
 80093aa:	4604      	mov	r4, r0
 80093ac:	4608      	mov	r0, r1
 80093ae:	602b      	str	r3, [r5, #0]
 80093b0:	f7f8 feda 	bl	8002168 <_sbrk>
 80093b4:	1c43      	adds	r3, r0, #1
 80093b6:	d102      	bne.n	80093be <_sbrk_r+0x1a>
 80093b8:	682b      	ldr	r3, [r5, #0]
 80093ba:	b103      	cbz	r3, 80093be <_sbrk_r+0x1a>
 80093bc:	6023      	str	r3, [r4, #0]
 80093be:	bd38      	pop	{r3, r4, r5, pc}
 80093c0:	20000518 	.word	0x20000518

080093c4 <memcpy>:
 80093c4:	440a      	add	r2, r1
 80093c6:	4291      	cmp	r1, r2
 80093c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80093cc:	d100      	bne.n	80093d0 <memcpy+0xc>
 80093ce:	4770      	bx	lr
 80093d0:	b510      	push	{r4, lr}
 80093d2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093d6:	4291      	cmp	r1, r2
 80093d8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093dc:	d1f9      	bne.n	80093d2 <memcpy+0xe>
 80093de:	bd10      	pop	{r4, pc}

080093e0 <__assert_func>:
 80093e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80093e2:	4614      	mov	r4, r2
 80093e4:	461a      	mov	r2, r3
 80093e6:	4b09      	ldr	r3, [pc, #36]	@ (800940c <__assert_func+0x2c>)
 80093e8:	4605      	mov	r5, r0
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68d8      	ldr	r0, [r3, #12]
 80093ee:	b14c      	cbz	r4, 8009404 <__assert_func+0x24>
 80093f0:	4b07      	ldr	r3, [pc, #28]	@ (8009410 <__assert_func+0x30>)
 80093f2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80093f6:	9100      	str	r1, [sp, #0]
 80093f8:	462b      	mov	r3, r5
 80093fa:	4906      	ldr	r1, [pc, #24]	@ (8009414 <__assert_func+0x34>)
 80093fc:	f000 f95c 	bl	80096b8 <fiprintf>
 8009400:	f000 f96c 	bl	80096dc <abort>
 8009404:	4b04      	ldr	r3, [pc, #16]	@ (8009418 <__assert_func+0x38>)
 8009406:	461c      	mov	r4, r3
 8009408:	e7f3      	b.n	80093f2 <__assert_func+0x12>
 800940a:	bf00      	nop
 800940c:	20000020 	.word	0x20000020
 8009410:	08009eb0 	.word	0x08009eb0
 8009414:	08009ebd 	.word	0x08009ebd
 8009418:	08009eeb 	.word	0x08009eeb

0800941c <_calloc_r>:
 800941c:	b570      	push	{r4, r5, r6, lr}
 800941e:	fba1 5402 	umull	r5, r4, r1, r2
 8009422:	b934      	cbnz	r4, 8009432 <_calloc_r+0x16>
 8009424:	4629      	mov	r1, r5
 8009426:	f7fe fe11 	bl	800804c <_malloc_r>
 800942a:	4606      	mov	r6, r0
 800942c:	b928      	cbnz	r0, 800943a <_calloc_r+0x1e>
 800942e:	4630      	mov	r0, r6
 8009430:	bd70      	pop	{r4, r5, r6, pc}
 8009432:	220c      	movs	r2, #12
 8009434:	2600      	movs	r6, #0
 8009436:	6002      	str	r2, [r0, #0]
 8009438:	e7f9      	b.n	800942e <_calloc_r+0x12>
 800943a:	462a      	mov	r2, r5
 800943c:	4621      	mov	r1, r4
 800943e:	f7fd fe92 	bl	8007166 <memset>
 8009442:	e7f4      	b.n	800942e <_calloc_r+0x12>

08009444 <__ascii_mbtowc>:
 8009444:	b082      	sub	sp, #8
 8009446:	b901      	cbnz	r1, 800944a <__ascii_mbtowc+0x6>
 8009448:	a901      	add	r1, sp, #4
 800944a:	b142      	cbz	r2, 800945e <__ascii_mbtowc+0x1a>
 800944c:	b14b      	cbz	r3, 8009462 <__ascii_mbtowc+0x1e>
 800944e:	7813      	ldrb	r3, [r2, #0]
 8009450:	600b      	str	r3, [r1, #0]
 8009452:	7812      	ldrb	r2, [r2, #0]
 8009454:	1e10      	subs	r0, r2, #0
 8009456:	bf18      	it	ne
 8009458:	2001      	movne	r0, #1
 800945a:	b002      	add	sp, #8
 800945c:	4770      	bx	lr
 800945e:	4610      	mov	r0, r2
 8009460:	e7fb      	b.n	800945a <__ascii_mbtowc+0x16>
 8009462:	f06f 0001 	mvn.w	r0, #1
 8009466:	e7f8      	b.n	800945a <__ascii_mbtowc+0x16>

08009468 <_realloc_r>:
 8009468:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800946c:	4607      	mov	r7, r0
 800946e:	4614      	mov	r4, r2
 8009470:	460d      	mov	r5, r1
 8009472:	b921      	cbnz	r1, 800947e <_realloc_r+0x16>
 8009474:	4611      	mov	r1, r2
 8009476:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800947a:	f7fe bde7 	b.w	800804c <_malloc_r>
 800947e:	b92a      	cbnz	r2, 800948c <_realloc_r+0x24>
 8009480:	f7fe fd72 	bl	8007f68 <_free_r>
 8009484:	4625      	mov	r5, r4
 8009486:	4628      	mov	r0, r5
 8009488:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800948c:	f000 f92d 	bl	80096ea <_malloc_usable_size_r>
 8009490:	4284      	cmp	r4, r0
 8009492:	4606      	mov	r6, r0
 8009494:	d802      	bhi.n	800949c <_realloc_r+0x34>
 8009496:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800949a:	d8f4      	bhi.n	8009486 <_realloc_r+0x1e>
 800949c:	4621      	mov	r1, r4
 800949e:	4638      	mov	r0, r7
 80094a0:	f7fe fdd4 	bl	800804c <_malloc_r>
 80094a4:	4680      	mov	r8, r0
 80094a6:	b908      	cbnz	r0, 80094ac <_realloc_r+0x44>
 80094a8:	4645      	mov	r5, r8
 80094aa:	e7ec      	b.n	8009486 <_realloc_r+0x1e>
 80094ac:	42b4      	cmp	r4, r6
 80094ae:	4622      	mov	r2, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	bf28      	it	cs
 80094b4:	4632      	movcs	r2, r6
 80094b6:	f7ff ff85 	bl	80093c4 <memcpy>
 80094ba:	4629      	mov	r1, r5
 80094bc:	4638      	mov	r0, r7
 80094be:	f7fe fd53 	bl	8007f68 <_free_r>
 80094c2:	e7f1      	b.n	80094a8 <_realloc_r+0x40>

080094c4 <_strtol_l.isra.0>:
 80094c4:	2b24      	cmp	r3, #36	@ 0x24
 80094c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ca:	4686      	mov	lr, r0
 80094cc:	4690      	mov	r8, r2
 80094ce:	d801      	bhi.n	80094d4 <_strtol_l.isra.0+0x10>
 80094d0:	2b01      	cmp	r3, #1
 80094d2:	d106      	bne.n	80094e2 <_strtol_l.isra.0+0x1e>
 80094d4:	f7fd feb0 	bl	8007238 <__errno>
 80094d8:	2316      	movs	r3, #22
 80094da:	6003      	str	r3, [r0, #0]
 80094dc:	2000      	movs	r0, #0
 80094de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e2:	460d      	mov	r5, r1
 80094e4:	4833      	ldr	r0, [pc, #204]	@ (80095b4 <_strtol_l.isra.0+0xf0>)
 80094e6:	462a      	mov	r2, r5
 80094e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094ec:	5d06      	ldrb	r6, [r0, r4]
 80094ee:	f016 0608 	ands.w	r6, r6, #8
 80094f2:	d1f8      	bne.n	80094e6 <_strtol_l.isra.0+0x22>
 80094f4:	2c2d      	cmp	r4, #45	@ 0x2d
 80094f6:	d110      	bne.n	800951a <_strtol_l.isra.0+0x56>
 80094f8:	2601      	movs	r6, #1
 80094fa:	782c      	ldrb	r4, [r5, #0]
 80094fc:	1c95      	adds	r5, r2, #2
 80094fe:	f033 0210 	bics.w	r2, r3, #16
 8009502:	d115      	bne.n	8009530 <_strtol_l.isra.0+0x6c>
 8009504:	2c30      	cmp	r4, #48	@ 0x30
 8009506:	d10d      	bne.n	8009524 <_strtol_l.isra.0+0x60>
 8009508:	782a      	ldrb	r2, [r5, #0]
 800950a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800950e:	2a58      	cmp	r2, #88	@ 0x58
 8009510:	d108      	bne.n	8009524 <_strtol_l.isra.0+0x60>
 8009512:	786c      	ldrb	r4, [r5, #1]
 8009514:	3502      	adds	r5, #2
 8009516:	2310      	movs	r3, #16
 8009518:	e00a      	b.n	8009530 <_strtol_l.isra.0+0x6c>
 800951a:	2c2b      	cmp	r4, #43	@ 0x2b
 800951c:	bf04      	itt	eq
 800951e:	782c      	ldrbeq	r4, [r5, #0]
 8009520:	1c95      	addeq	r5, r2, #2
 8009522:	e7ec      	b.n	80094fe <_strtol_l.isra.0+0x3a>
 8009524:	2b00      	cmp	r3, #0
 8009526:	d1f6      	bne.n	8009516 <_strtol_l.isra.0+0x52>
 8009528:	2c30      	cmp	r4, #48	@ 0x30
 800952a:	bf14      	ite	ne
 800952c:	230a      	movne	r3, #10
 800952e:	2308      	moveq	r3, #8
 8009530:	2200      	movs	r2, #0
 8009532:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009536:	f10c 3cff 	add.w	ip, ip, #4294967295
 800953a:	fbbc f9f3 	udiv	r9, ip, r3
 800953e:	4610      	mov	r0, r2
 8009540:	fb03 ca19 	mls	sl, r3, r9, ip
 8009544:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009548:	2f09      	cmp	r7, #9
 800954a:	d80f      	bhi.n	800956c <_strtol_l.isra.0+0xa8>
 800954c:	463c      	mov	r4, r7
 800954e:	42a3      	cmp	r3, r4
 8009550:	dd1b      	ble.n	800958a <_strtol_l.isra.0+0xc6>
 8009552:	1c57      	adds	r7, r2, #1
 8009554:	d007      	beq.n	8009566 <_strtol_l.isra.0+0xa2>
 8009556:	4581      	cmp	r9, r0
 8009558:	d314      	bcc.n	8009584 <_strtol_l.isra.0+0xc0>
 800955a:	d101      	bne.n	8009560 <_strtol_l.isra.0+0x9c>
 800955c:	45a2      	cmp	sl, r4
 800955e:	db11      	blt.n	8009584 <_strtol_l.isra.0+0xc0>
 8009560:	2201      	movs	r2, #1
 8009562:	fb00 4003 	mla	r0, r0, r3, r4
 8009566:	f815 4b01 	ldrb.w	r4, [r5], #1
 800956a:	e7eb      	b.n	8009544 <_strtol_l.isra.0+0x80>
 800956c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009570:	2f19      	cmp	r7, #25
 8009572:	d801      	bhi.n	8009578 <_strtol_l.isra.0+0xb4>
 8009574:	3c37      	subs	r4, #55	@ 0x37
 8009576:	e7ea      	b.n	800954e <_strtol_l.isra.0+0x8a>
 8009578:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800957c:	2f19      	cmp	r7, #25
 800957e:	d804      	bhi.n	800958a <_strtol_l.isra.0+0xc6>
 8009580:	3c57      	subs	r4, #87	@ 0x57
 8009582:	e7e4      	b.n	800954e <_strtol_l.isra.0+0x8a>
 8009584:	f04f 32ff 	mov.w	r2, #4294967295
 8009588:	e7ed      	b.n	8009566 <_strtol_l.isra.0+0xa2>
 800958a:	1c53      	adds	r3, r2, #1
 800958c:	d108      	bne.n	80095a0 <_strtol_l.isra.0+0xdc>
 800958e:	2322      	movs	r3, #34	@ 0x22
 8009590:	4660      	mov	r0, ip
 8009592:	f8ce 3000 	str.w	r3, [lr]
 8009596:	f1b8 0f00 	cmp.w	r8, #0
 800959a:	d0a0      	beq.n	80094de <_strtol_l.isra.0+0x1a>
 800959c:	1e69      	subs	r1, r5, #1
 800959e:	e006      	b.n	80095ae <_strtol_l.isra.0+0xea>
 80095a0:	b106      	cbz	r6, 80095a4 <_strtol_l.isra.0+0xe0>
 80095a2:	4240      	negs	r0, r0
 80095a4:	f1b8 0f00 	cmp.w	r8, #0
 80095a8:	d099      	beq.n	80094de <_strtol_l.isra.0+0x1a>
 80095aa:	2a00      	cmp	r2, #0
 80095ac:	d1f6      	bne.n	800959c <_strtol_l.isra.0+0xd8>
 80095ae:	f8c8 1000 	str.w	r1, [r8]
 80095b2:	e794      	b.n	80094de <_strtol_l.isra.0+0x1a>
 80095b4:	08009fe9 	.word	0x08009fe9

080095b8 <_strtol_r>:
 80095b8:	f7ff bf84 	b.w	80094c4 <_strtol_l.isra.0>

080095bc <_strtoul_l.isra.0>:
 80095bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80095c0:	4686      	mov	lr, r0
 80095c2:	460d      	mov	r5, r1
 80095c4:	4e33      	ldr	r6, [pc, #204]	@ (8009694 <_strtoul_l.isra.0+0xd8>)
 80095c6:	4628      	mov	r0, r5
 80095c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80095cc:	5d37      	ldrb	r7, [r6, r4]
 80095ce:	f017 0708 	ands.w	r7, r7, #8
 80095d2:	d1f8      	bne.n	80095c6 <_strtoul_l.isra.0+0xa>
 80095d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80095d6:	d110      	bne.n	80095fa <_strtoul_l.isra.0+0x3e>
 80095d8:	2701      	movs	r7, #1
 80095da:	782c      	ldrb	r4, [r5, #0]
 80095dc:	1c85      	adds	r5, r0, #2
 80095de:	f033 0010 	bics.w	r0, r3, #16
 80095e2:	d115      	bne.n	8009610 <_strtoul_l.isra.0+0x54>
 80095e4:	2c30      	cmp	r4, #48	@ 0x30
 80095e6:	d10d      	bne.n	8009604 <_strtoul_l.isra.0+0x48>
 80095e8:	7828      	ldrb	r0, [r5, #0]
 80095ea:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80095ee:	2858      	cmp	r0, #88	@ 0x58
 80095f0:	d108      	bne.n	8009604 <_strtoul_l.isra.0+0x48>
 80095f2:	786c      	ldrb	r4, [r5, #1]
 80095f4:	3502      	adds	r5, #2
 80095f6:	2310      	movs	r3, #16
 80095f8:	e00a      	b.n	8009610 <_strtoul_l.isra.0+0x54>
 80095fa:	2c2b      	cmp	r4, #43	@ 0x2b
 80095fc:	bf04      	itt	eq
 80095fe:	782c      	ldrbeq	r4, [r5, #0]
 8009600:	1c85      	addeq	r5, r0, #2
 8009602:	e7ec      	b.n	80095de <_strtoul_l.isra.0+0x22>
 8009604:	2b00      	cmp	r3, #0
 8009606:	d1f6      	bne.n	80095f6 <_strtoul_l.isra.0+0x3a>
 8009608:	2c30      	cmp	r4, #48	@ 0x30
 800960a:	bf14      	ite	ne
 800960c:	230a      	movne	r3, #10
 800960e:	2308      	moveq	r3, #8
 8009610:	f04f 38ff 	mov.w	r8, #4294967295
 8009614:	fbb8 f8f3 	udiv	r8, r8, r3
 8009618:	2600      	movs	r6, #0
 800961a:	fb03 f908 	mul.w	r9, r3, r8
 800961e:	4630      	mov	r0, r6
 8009620:	ea6f 0909 	mvn.w	r9, r9
 8009624:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009628:	f1bc 0f09 	cmp.w	ip, #9
 800962c:	d810      	bhi.n	8009650 <_strtoul_l.isra.0+0x94>
 800962e:	4664      	mov	r4, ip
 8009630:	42a3      	cmp	r3, r4
 8009632:	dd1e      	ble.n	8009672 <_strtoul_l.isra.0+0xb6>
 8009634:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009638:	d007      	beq.n	800964a <_strtoul_l.isra.0+0x8e>
 800963a:	4580      	cmp	r8, r0
 800963c:	d316      	bcc.n	800966c <_strtoul_l.isra.0+0xb0>
 800963e:	d101      	bne.n	8009644 <_strtoul_l.isra.0+0x88>
 8009640:	45a1      	cmp	r9, r4
 8009642:	db13      	blt.n	800966c <_strtoul_l.isra.0+0xb0>
 8009644:	2601      	movs	r6, #1
 8009646:	fb00 4003 	mla	r0, r0, r3, r4
 800964a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800964e:	e7e9      	b.n	8009624 <_strtoul_l.isra.0+0x68>
 8009650:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009654:	f1bc 0f19 	cmp.w	ip, #25
 8009658:	d801      	bhi.n	800965e <_strtoul_l.isra.0+0xa2>
 800965a:	3c37      	subs	r4, #55	@ 0x37
 800965c:	e7e8      	b.n	8009630 <_strtoul_l.isra.0+0x74>
 800965e:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009662:	f1bc 0f19 	cmp.w	ip, #25
 8009666:	d804      	bhi.n	8009672 <_strtoul_l.isra.0+0xb6>
 8009668:	3c57      	subs	r4, #87	@ 0x57
 800966a:	e7e1      	b.n	8009630 <_strtoul_l.isra.0+0x74>
 800966c:	f04f 36ff 	mov.w	r6, #4294967295
 8009670:	e7eb      	b.n	800964a <_strtoul_l.isra.0+0x8e>
 8009672:	1c73      	adds	r3, r6, #1
 8009674:	d106      	bne.n	8009684 <_strtoul_l.isra.0+0xc8>
 8009676:	2322      	movs	r3, #34	@ 0x22
 8009678:	4630      	mov	r0, r6
 800967a:	f8ce 3000 	str.w	r3, [lr]
 800967e:	b932      	cbnz	r2, 800968e <_strtoul_l.isra.0+0xd2>
 8009680:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009684:	b107      	cbz	r7, 8009688 <_strtoul_l.isra.0+0xcc>
 8009686:	4240      	negs	r0, r0
 8009688:	2a00      	cmp	r2, #0
 800968a:	d0f9      	beq.n	8009680 <_strtoul_l.isra.0+0xc4>
 800968c:	b106      	cbz	r6, 8009690 <_strtoul_l.isra.0+0xd4>
 800968e:	1e69      	subs	r1, r5, #1
 8009690:	6011      	str	r1, [r2, #0]
 8009692:	e7f5      	b.n	8009680 <_strtoul_l.isra.0+0xc4>
 8009694:	08009fe9 	.word	0x08009fe9

08009698 <_strtoul_r>:
 8009698:	f7ff bf90 	b.w	80095bc <_strtoul_l.isra.0>

0800969c <__ascii_wctomb>:
 800969c:	4603      	mov	r3, r0
 800969e:	4608      	mov	r0, r1
 80096a0:	b141      	cbz	r1, 80096b4 <__ascii_wctomb+0x18>
 80096a2:	2aff      	cmp	r2, #255	@ 0xff
 80096a4:	d904      	bls.n	80096b0 <__ascii_wctomb+0x14>
 80096a6:	228a      	movs	r2, #138	@ 0x8a
 80096a8:	f04f 30ff 	mov.w	r0, #4294967295
 80096ac:	601a      	str	r2, [r3, #0]
 80096ae:	4770      	bx	lr
 80096b0:	2001      	movs	r0, #1
 80096b2:	700a      	strb	r2, [r1, #0]
 80096b4:	4770      	bx	lr
	...

080096b8 <fiprintf>:
 80096b8:	b40e      	push	{r1, r2, r3}
 80096ba:	b503      	push	{r0, r1, lr}
 80096bc:	4601      	mov	r1, r0
 80096be:	ab03      	add	r3, sp, #12
 80096c0:	4805      	ldr	r0, [pc, #20]	@ (80096d8 <fiprintf+0x20>)
 80096c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80096c6:	6800      	ldr	r0, [r0, #0]
 80096c8:	9301      	str	r3, [sp, #4]
 80096ca:	f000 f83d 	bl	8009748 <_vfiprintf_r>
 80096ce:	b002      	add	sp, #8
 80096d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80096d4:	b003      	add	sp, #12
 80096d6:	4770      	bx	lr
 80096d8:	20000020 	.word	0x20000020

080096dc <abort>:
 80096dc:	2006      	movs	r0, #6
 80096de:	b508      	push	{r3, lr}
 80096e0:	f000 fa06 	bl	8009af0 <raise>
 80096e4:	2001      	movs	r0, #1
 80096e6:	f7f8 fcca 	bl	800207e <_exit>

080096ea <_malloc_usable_size_r>:
 80096ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80096ee:	1f18      	subs	r0, r3, #4
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	bfbc      	itt	lt
 80096f4:	580b      	ldrlt	r3, [r1, r0]
 80096f6:	18c0      	addlt	r0, r0, r3
 80096f8:	4770      	bx	lr

080096fa <__sfputc_r>:
 80096fa:	6893      	ldr	r3, [r2, #8]
 80096fc:	b410      	push	{r4}
 80096fe:	3b01      	subs	r3, #1
 8009700:	2b00      	cmp	r3, #0
 8009702:	6093      	str	r3, [r2, #8]
 8009704:	da07      	bge.n	8009716 <__sfputc_r+0x1c>
 8009706:	6994      	ldr	r4, [r2, #24]
 8009708:	42a3      	cmp	r3, r4
 800970a:	db01      	blt.n	8009710 <__sfputc_r+0x16>
 800970c:	290a      	cmp	r1, #10
 800970e:	d102      	bne.n	8009716 <__sfputc_r+0x1c>
 8009710:	bc10      	pop	{r4}
 8009712:	f000 b931 	b.w	8009978 <__swbuf_r>
 8009716:	6813      	ldr	r3, [r2, #0]
 8009718:	1c58      	adds	r0, r3, #1
 800971a:	6010      	str	r0, [r2, #0]
 800971c:	7019      	strb	r1, [r3, #0]
 800971e:	4608      	mov	r0, r1
 8009720:	bc10      	pop	{r4}
 8009722:	4770      	bx	lr

08009724 <__sfputs_r>:
 8009724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009726:	4606      	mov	r6, r0
 8009728:	460f      	mov	r7, r1
 800972a:	4614      	mov	r4, r2
 800972c:	18d5      	adds	r5, r2, r3
 800972e:	42ac      	cmp	r4, r5
 8009730:	d101      	bne.n	8009736 <__sfputs_r+0x12>
 8009732:	2000      	movs	r0, #0
 8009734:	e007      	b.n	8009746 <__sfputs_r+0x22>
 8009736:	463a      	mov	r2, r7
 8009738:	4630      	mov	r0, r6
 800973a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800973e:	f7ff ffdc 	bl	80096fa <__sfputc_r>
 8009742:	1c43      	adds	r3, r0, #1
 8009744:	d1f3      	bne.n	800972e <__sfputs_r+0xa>
 8009746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009748 <_vfiprintf_r>:
 8009748:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800974c:	460d      	mov	r5, r1
 800974e:	4614      	mov	r4, r2
 8009750:	4698      	mov	r8, r3
 8009752:	4606      	mov	r6, r0
 8009754:	b09d      	sub	sp, #116	@ 0x74
 8009756:	b118      	cbz	r0, 8009760 <_vfiprintf_r+0x18>
 8009758:	6a03      	ldr	r3, [r0, #32]
 800975a:	b90b      	cbnz	r3, 8009760 <_vfiprintf_r+0x18>
 800975c:	f7fd fc26 	bl	8006fac <__sinit>
 8009760:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009762:	07d9      	lsls	r1, r3, #31
 8009764:	d405      	bmi.n	8009772 <_vfiprintf_r+0x2a>
 8009766:	89ab      	ldrh	r3, [r5, #12]
 8009768:	059a      	lsls	r2, r3, #22
 800976a:	d402      	bmi.n	8009772 <_vfiprintf_r+0x2a>
 800976c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800976e:	f7fd fd8e 	bl	800728e <__retarget_lock_acquire_recursive>
 8009772:	89ab      	ldrh	r3, [r5, #12]
 8009774:	071b      	lsls	r3, r3, #28
 8009776:	d501      	bpl.n	800977c <_vfiprintf_r+0x34>
 8009778:	692b      	ldr	r3, [r5, #16]
 800977a:	b99b      	cbnz	r3, 80097a4 <_vfiprintf_r+0x5c>
 800977c:	4629      	mov	r1, r5
 800977e:	4630      	mov	r0, r6
 8009780:	f000 f938 	bl	80099f4 <__swsetup_r>
 8009784:	b170      	cbz	r0, 80097a4 <_vfiprintf_r+0x5c>
 8009786:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009788:	07dc      	lsls	r4, r3, #31
 800978a:	d504      	bpl.n	8009796 <_vfiprintf_r+0x4e>
 800978c:	f04f 30ff 	mov.w	r0, #4294967295
 8009790:	b01d      	add	sp, #116	@ 0x74
 8009792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009796:	89ab      	ldrh	r3, [r5, #12]
 8009798:	0598      	lsls	r0, r3, #22
 800979a:	d4f7      	bmi.n	800978c <_vfiprintf_r+0x44>
 800979c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800979e:	f7fd fd77 	bl	8007290 <__retarget_lock_release_recursive>
 80097a2:	e7f3      	b.n	800978c <_vfiprintf_r+0x44>
 80097a4:	2300      	movs	r3, #0
 80097a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80097a8:	2320      	movs	r3, #32
 80097aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097ae:	2330      	movs	r3, #48	@ 0x30
 80097b0:	f04f 0901 	mov.w	r9, #1
 80097b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097b8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009964 <_vfiprintf_r+0x21c>
 80097bc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80097c0:	4623      	mov	r3, r4
 80097c2:	469a      	mov	sl, r3
 80097c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097c8:	b10a      	cbz	r2, 80097ce <_vfiprintf_r+0x86>
 80097ca:	2a25      	cmp	r2, #37	@ 0x25
 80097cc:	d1f9      	bne.n	80097c2 <_vfiprintf_r+0x7a>
 80097ce:	ebba 0b04 	subs.w	fp, sl, r4
 80097d2:	d00b      	beq.n	80097ec <_vfiprintf_r+0xa4>
 80097d4:	465b      	mov	r3, fp
 80097d6:	4622      	mov	r2, r4
 80097d8:	4629      	mov	r1, r5
 80097da:	4630      	mov	r0, r6
 80097dc:	f7ff ffa2 	bl	8009724 <__sfputs_r>
 80097e0:	3001      	adds	r0, #1
 80097e2:	f000 80a7 	beq.w	8009934 <_vfiprintf_r+0x1ec>
 80097e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80097e8:	445a      	add	r2, fp
 80097ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80097ec:	f89a 3000 	ldrb.w	r3, [sl]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	f000 809f 	beq.w	8009934 <_vfiprintf_r+0x1ec>
 80097f6:	2300      	movs	r3, #0
 80097f8:	f04f 32ff 	mov.w	r2, #4294967295
 80097fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009800:	f10a 0a01 	add.w	sl, sl, #1
 8009804:	9304      	str	r3, [sp, #16]
 8009806:	9307      	str	r3, [sp, #28]
 8009808:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800980c:	931a      	str	r3, [sp, #104]	@ 0x68
 800980e:	4654      	mov	r4, sl
 8009810:	2205      	movs	r2, #5
 8009812:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009816:	4853      	ldr	r0, [pc, #332]	@ (8009964 <_vfiprintf_r+0x21c>)
 8009818:	f7fd fd3b 	bl	8007292 <memchr>
 800981c:	9a04      	ldr	r2, [sp, #16]
 800981e:	b9d8      	cbnz	r0, 8009858 <_vfiprintf_r+0x110>
 8009820:	06d1      	lsls	r1, r2, #27
 8009822:	bf44      	itt	mi
 8009824:	2320      	movmi	r3, #32
 8009826:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800982a:	0713      	lsls	r3, r2, #28
 800982c:	bf44      	itt	mi
 800982e:	232b      	movmi	r3, #43	@ 0x2b
 8009830:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009834:	f89a 3000 	ldrb.w	r3, [sl]
 8009838:	2b2a      	cmp	r3, #42	@ 0x2a
 800983a:	d015      	beq.n	8009868 <_vfiprintf_r+0x120>
 800983c:	4654      	mov	r4, sl
 800983e:	2000      	movs	r0, #0
 8009840:	f04f 0c0a 	mov.w	ip, #10
 8009844:	9a07      	ldr	r2, [sp, #28]
 8009846:	4621      	mov	r1, r4
 8009848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984c:	3b30      	subs	r3, #48	@ 0x30
 800984e:	2b09      	cmp	r3, #9
 8009850:	d94b      	bls.n	80098ea <_vfiprintf_r+0x1a2>
 8009852:	b1b0      	cbz	r0, 8009882 <_vfiprintf_r+0x13a>
 8009854:	9207      	str	r2, [sp, #28]
 8009856:	e014      	b.n	8009882 <_vfiprintf_r+0x13a>
 8009858:	eba0 0308 	sub.w	r3, r0, r8
 800985c:	fa09 f303 	lsl.w	r3, r9, r3
 8009860:	4313      	orrs	r3, r2
 8009862:	46a2      	mov	sl, r4
 8009864:	9304      	str	r3, [sp, #16]
 8009866:	e7d2      	b.n	800980e <_vfiprintf_r+0xc6>
 8009868:	9b03      	ldr	r3, [sp, #12]
 800986a:	1d19      	adds	r1, r3, #4
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	9103      	str	r1, [sp, #12]
 8009870:	2b00      	cmp	r3, #0
 8009872:	bfbb      	ittet	lt
 8009874:	425b      	neglt	r3, r3
 8009876:	f042 0202 	orrlt.w	r2, r2, #2
 800987a:	9307      	strge	r3, [sp, #28]
 800987c:	9307      	strlt	r3, [sp, #28]
 800987e:	bfb8      	it	lt
 8009880:	9204      	strlt	r2, [sp, #16]
 8009882:	7823      	ldrb	r3, [r4, #0]
 8009884:	2b2e      	cmp	r3, #46	@ 0x2e
 8009886:	d10a      	bne.n	800989e <_vfiprintf_r+0x156>
 8009888:	7863      	ldrb	r3, [r4, #1]
 800988a:	2b2a      	cmp	r3, #42	@ 0x2a
 800988c:	d132      	bne.n	80098f4 <_vfiprintf_r+0x1ac>
 800988e:	9b03      	ldr	r3, [sp, #12]
 8009890:	3402      	adds	r4, #2
 8009892:	1d1a      	adds	r2, r3, #4
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	9203      	str	r2, [sp, #12]
 8009898:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800989c:	9305      	str	r3, [sp, #20]
 800989e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009968 <_vfiprintf_r+0x220>
 80098a2:	2203      	movs	r2, #3
 80098a4:	4650      	mov	r0, sl
 80098a6:	7821      	ldrb	r1, [r4, #0]
 80098a8:	f7fd fcf3 	bl	8007292 <memchr>
 80098ac:	b138      	cbz	r0, 80098be <_vfiprintf_r+0x176>
 80098ae:	2240      	movs	r2, #64	@ 0x40
 80098b0:	9b04      	ldr	r3, [sp, #16]
 80098b2:	eba0 000a 	sub.w	r0, r0, sl
 80098b6:	4082      	lsls	r2, r0
 80098b8:	4313      	orrs	r3, r2
 80098ba:	3401      	adds	r4, #1
 80098bc:	9304      	str	r3, [sp, #16]
 80098be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c2:	2206      	movs	r2, #6
 80098c4:	4829      	ldr	r0, [pc, #164]	@ (800996c <_vfiprintf_r+0x224>)
 80098c6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80098ca:	f7fd fce2 	bl	8007292 <memchr>
 80098ce:	2800      	cmp	r0, #0
 80098d0:	d03f      	beq.n	8009952 <_vfiprintf_r+0x20a>
 80098d2:	4b27      	ldr	r3, [pc, #156]	@ (8009970 <_vfiprintf_r+0x228>)
 80098d4:	bb1b      	cbnz	r3, 800991e <_vfiprintf_r+0x1d6>
 80098d6:	9b03      	ldr	r3, [sp, #12]
 80098d8:	3307      	adds	r3, #7
 80098da:	f023 0307 	bic.w	r3, r3, #7
 80098de:	3308      	adds	r3, #8
 80098e0:	9303      	str	r3, [sp, #12]
 80098e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80098e4:	443b      	add	r3, r7
 80098e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80098e8:	e76a      	b.n	80097c0 <_vfiprintf_r+0x78>
 80098ea:	460c      	mov	r4, r1
 80098ec:	2001      	movs	r0, #1
 80098ee:	fb0c 3202 	mla	r2, ip, r2, r3
 80098f2:	e7a8      	b.n	8009846 <_vfiprintf_r+0xfe>
 80098f4:	2300      	movs	r3, #0
 80098f6:	f04f 0c0a 	mov.w	ip, #10
 80098fa:	4619      	mov	r1, r3
 80098fc:	3401      	adds	r4, #1
 80098fe:	9305      	str	r3, [sp, #20]
 8009900:	4620      	mov	r0, r4
 8009902:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009906:	3a30      	subs	r2, #48	@ 0x30
 8009908:	2a09      	cmp	r2, #9
 800990a:	d903      	bls.n	8009914 <_vfiprintf_r+0x1cc>
 800990c:	2b00      	cmp	r3, #0
 800990e:	d0c6      	beq.n	800989e <_vfiprintf_r+0x156>
 8009910:	9105      	str	r1, [sp, #20]
 8009912:	e7c4      	b.n	800989e <_vfiprintf_r+0x156>
 8009914:	4604      	mov	r4, r0
 8009916:	2301      	movs	r3, #1
 8009918:	fb0c 2101 	mla	r1, ip, r1, r2
 800991c:	e7f0      	b.n	8009900 <_vfiprintf_r+0x1b8>
 800991e:	ab03      	add	r3, sp, #12
 8009920:	9300      	str	r3, [sp, #0]
 8009922:	462a      	mov	r2, r5
 8009924:	4630      	mov	r0, r6
 8009926:	4b13      	ldr	r3, [pc, #76]	@ (8009974 <_vfiprintf_r+0x22c>)
 8009928:	a904      	add	r1, sp, #16
 800992a:	f7fc fef7 	bl	800671c <_printf_float>
 800992e:	4607      	mov	r7, r0
 8009930:	1c78      	adds	r0, r7, #1
 8009932:	d1d6      	bne.n	80098e2 <_vfiprintf_r+0x19a>
 8009934:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009936:	07d9      	lsls	r1, r3, #31
 8009938:	d405      	bmi.n	8009946 <_vfiprintf_r+0x1fe>
 800993a:	89ab      	ldrh	r3, [r5, #12]
 800993c:	059a      	lsls	r2, r3, #22
 800993e:	d402      	bmi.n	8009946 <_vfiprintf_r+0x1fe>
 8009940:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009942:	f7fd fca5 	bl	8007290 <__retarget_lock_release_recursive>
 8009946:	89ab      	ldrh	r3, [r5, #12]
 8009948:	065b      	lsls	r3, r3, #25
 800994a:	f53f af1f 	bmi.w	800978c <_vfiprintf_r+0x44>
 800994e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009950:	e71e      	b.n	8009790 <_vfiprintf_r+0x48>
 8009952:	ab03      	add	r3, sp, #12
 8009954:	9300      	str	r3, [sp, #0]
 8009956:	462a      	mov	r2, r5
 8009958:	4630      	mov	r0, r6
 800995a:	4b06      	ldr	r3, [pc, #24]	@ (8009974 <_vfiprintf_r+0x22c>)
 800995c:	a904      	add	r1, sp, #16
 800995e:	f7fd f97b 	bl	8006c58 <_printf_i>
 8009962:	e7e4      	b.n	800992e <_vfiprintf_r+0x1e6>
 8009964:	08009e7a 	.word	0x08009e7a
 8009968:	08009e80 	.word	0x08009e80
 800996c:	08009e84 	.word	0x08009e84
 8009970:	0800671d 	.word	0x0800671d
 8009974:	08009725 	.word	0x08009725

08009978 <__swbuf_r>:
 8009978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800997a:	460e      	mov	r6, r1
 800997c:	4614      	mov	r4, r2
 800997e:	4605      	mov	r5, r0
 8009980:	b118      	cbz	r0, 800998a <__swbuf_r+0x12>
 8009982:	6a03      	ldr	r3, [r0, #32]
 8009984:	b90b      	cbnz	r3, 800998a <__swbuf_r+0x12>
 8009986:	f7fd fb11 	bl	8006fac <__sinit>
 800998a:	69a3      	ldr	r3, [r4, #24]
 800998c:	60a3      	str	r3, [r4, #8]
 800998e:	89a3      	ldrh	r3, [r4, #12]
 8009990:	071a      	lsls	r2, r3, #28
 8009992:	d501      	bpl.n	8009998 <__swbuf_r+0x20>
 8009994:	6923      	ldr	r3, [r4, #16]
 8009996:	b943      	cbnz	r3, 80099aa <__swbuf_r+0x32>
 8009998:	4621      	mov	r1, r4
 800999a:	4628      	mov	r0, r5
 800999c:	f000 f82a 	bl	80099f4 <__swsetup_r>
 80099a0:	b118      	cbz	r0, 80099aa <__swbuf_r+0x32>
 80099a2:	f04f 37ff 	mov.w	r7, #4294967295
 80099a6:	4638      	mov	r0, r7
 80099a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099aa:	6823      	ldr	r3, [r4, #0]
 80099ac:	6922      	ldr	r2, [r4, #16]
 80099ae:	b2f6      	uxtb	r6, r6
 80099b0:	1a98      	subs	r0, r3, r2
 80099b2:	6963      	ldr	r3, [r4, #20]
 80099b4:	4637      	mov	r7, r6
 80099b6:	4283      	cmp	r3, r0
 80099b8:	dc05      	bgt.n	80099c6 <__swbuf_r+0x4e>
 80099ba:	4621      	mov	r1, r4
 80099bc:	4628      	mov	r0, r5
 80099be:	f7ff fc3d 	bl	800923c <_fflush_r>
 80099c2:	2800      	cmp	r0, #0
 80099c4:	d1ed      	bne.n	80099a2 <__swbuf_r+0x2a>
 80099c6:	68a3      	ldr	r3, [r4, #8]
 80099c8:	3b01      	subs	r3, #1
 80099ca:	60a3      	str	r3, [r4, #8]
 80099cc:	6823      	ldr	r3, [r4, #0]
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	6022      	str	r2, [r4, #0]
 80099d2:	701e      	strb	r6, [r3, #0]
 80099d4:	6962      	ldr	r2, [r4, #20]
 80099d6:	1c43      	adds	r3, r0, #1
 80099d8:	429a      	cmp	r2, r3
 80099da:	d004      	beq.n	80099e6 <__swbuf_r+0x6e>
 80099dc:	89a3      	ldrh	r3, [r4, #12]
 80099de:	07db      	lsls	r3, r3, #31
 80099e0:	d5e1      	bpl.n	80099a6 <__swbuf_r+0x2e>
 80099e2:	2e0a      	cmp	r6, #10
 80099e4:	d1df      	bne.n	80099a6 <__swbuf_r+0x2e>
 80099e6:	4621      	mov	r1, r4
 80099e8:	4628      	mov	r0, r5
 80099ea:	f7ff fc27 	bl	800923c <_fflush_r>
 80099ee:	2800      	cmp	r0, #0
 80099f0:	d0d9      	beq.n	80099a6 <__swbuf_r+0x2e>
 80099f2:	e7d6      	b.n	80099a2 <__swbuf_r+0x2a>

080099f4 <__swsetup_r>:
 80099f4:	b538      	push	{r3, r4, r5, lr}
 80099f6:	4b29      	ldr	r3, [pc, #164]	@ (8009a9c <__swsetup_r+0xa8>)
 80099f8:	4605      	mov	r5, r0
 80099fa:	6818      	ldr	r0, [r3, #0]
 80099fc:	460c      	mov	r4, r1
 80099fe:	b118      	cbz	r0, 8009a08 <__swsetup_r+0x14>
 8009a00:	6a03      	ldr	r3, [r0, #32]
 8009a02:	b90b      	cbnz	r3, 8009a08 <__swsetup_r+0x14>
 8009a04:	f7fd fad2 	bl	8006fac <__sinit>
 8009a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a0c:	0719      	lsls	r1, r3, #28
 8009a0e:	d422      	bmi.n	8009a56 <__swsetup_r+0x62>
 8009a10:	06da      	lsls	r2, r3, #27
 8009a12:	d407      	bmi.n	8009a24 <__swsetup_r+0x30>
 8009a14:	2209      	movs	r2, #9
 8009a16:	602a      	str	r2, [r5, #0]
 8009a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a1c:	f04f 30ff 	mov.w	r0, #4294967295
 8009a20:	81a3      	strh	r3, [r4, #12]
 8009a22:	e033      	b.n	8009a8c <__swsetup_r+0x98>
 8009a24:	0758      	lsls	r0, r3, #29
 8009a26:	d512      	bpl.n	8009a4e <__swsetup_r+0x5a>
 8009a28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a2a:	b141      	cbz	r1, 8009a3e <__swsetup_r+0x4a>
 8009a2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a30:	4299      	cmp	r1, r3
 8009a32:	d002      	beq.n	8009a3a <__swsetup_r+0x46>
 8009a34:	4628      	mov	r0, r5
 8009a36:	f7fe fa97 	bl	8007f68 <_free_r>
 8009a3a:	2300      	movs	r3, #0
 8009a3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a3e:	89a3      	ldrh	r3, [r4, #12]
 8009a40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a44:	81a3      	strh	r3, [r4, #12]
 8009a46:	2300      	movs	r3, #0
 8009a48:	6063      	str	r3, [r4, #4]
 8009a4a:	6923      	ldr	r3, [r4, #16]
 8009a4c:	6023      	str	r3, [r4, #0]
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	f043 0308 	orr.w	r3, r3, #8
 8009a54:	81a3      	strh	r3, [r4, #12]
 8009a56:	6923      	ldr	r3, [r4, #16]
 8009a58:	b94b      	cbnz	r3, 8009a6e <__swsetup_r+0x7a>
 8009a5a:	89a3      	ldrh	r3, [r4, #12]
 8009a5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009a64:	d003      	beq.n	8009a6e <__swsetup_r+0x7a>
 8009a66:	4621      	mov	r1, r4
 8009a68:	4628      	mov	r0, r5
 8009a6a:	f000 f882 	bl	8009b72 <__smakebuf_r>
 8009a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a72:	f013 0201 	ands.w	r2, r3, #1
 8009a76:	d00a      	beq.n	8009a8e <__swsetup_r+0x9a>
 8009a78:	2200      	movs	r2, #0
 8009a7a:	60a2      	str	r2, [r4, #8]
 8009a7c:	6962      	ldr	r2, [r4, #20]
 8009a7e:	4252      	negs	r2, r2
 8009a80:	61a2      	str	r2, [r4, #24]
 8009a82:	6922      	ldr	r2, [r4, #16]
 8009a84:	b942      	cbnz	r2, 8009a98 <__swsetup_r+0xa4>
 8009a86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009a8a:	d1c5      	bne.n	8009a18 <__swsetup_r+0x24>
 8009a8c:	bd38      	pop	{r3, r4, r5, pc}
 8009a8e:	0799      	lsls	r1, r3, #30
 8009a90:	bf58      	it	pl
 8009a92:	6962      	ldrpl	r2, [r4, #20]
 8009a94:	60a2      	str	r2, [r4, #8]
 8009a96:	e7f4      	b.n	8009a82 <__swsetup_r+0x8e>
 8009a98:	2000      	movs	r0, #0
 8009a9a:	e7f7      	b.n	8009a8c <__swsetup_r+0x98>
 8009a9c:	20000020 	.word	0x20000020

08009aa0 <_raise_r>:
 8009aa0:	291f      	cmp	r1, #31
 8009aa2:	b538      	push	{r3, r4, r5, lr}
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	460c      	mov	r4, r1
 8009aa8:	d904      	bls.n	8009ab4 <_raise_r+0x14>
 8009aaa:	2316      	movs	r3, #22
 8009aac:	6003      	str	r3, [r0, #0]
 8009aae:	f04f 30ff 	mov.w	r0, #4294967295
 8009ab2:	bd38      	pop	{r3, r4, r5, pc}
 8009ab4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009ab6:	b112      	cbz	r2, 8009abe <_raise_r+0x1e>
 8009ab8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009abc:	b94b      	cbnz	r3, 8009ad2 <_raise_r+0x32>
 8009abe:	4628      	mov	r0, r5
 8009ac0:	f000 f830 	bl	8009b24 <_getpid_r>
 8009ac4:	4622      	mov	r2, r4
 8009ac6:	4601      	mov	r1, r0
 8009ac8:	4628      	mov	r0, r5
 8009aca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009ace:	f000 b817 	b.w	8009b00 <_kill_r>
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d00a      	beq.n	8009aec <_raise_r+0x4c>
 8009ad6:	1c59      	adds	r1, r3, #1
 8009ad8:	d103      	bne.n	8009ae2 <_raise_r+0x42>
 8009ada:	2316      	movs	r3, #22
 8009adc:	6003      	str	r3, [r0, #0]
 8009ade:	2001      	movs	r0, #1
 8009ae0:	e7e7      	b.n	8009ab2 <_raise_r+0x12>
 8009ae2:	2100      	movs	r1, #0
 8009ae4:	4620      	mov	r0, r4
 8009ae6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009aea:	4798      	blx	r3
 8009aec:	2000      	movs	r0, #0
 8009aee:	e7e0      	b.n	8009ab2 <_raise_r+0x12>

08009af0 <raise>:
 8009af0:	4b02      	ldr	r3, [pc, #8]	@ (8009afc <raise+0xc>)
 8009af2:	4601      	mov	r1, r0
 8009af4:	6818      	ldr	r0, [r3, #0]
 8009af6:	f7ff bfd3 	b.w	8009aa0 <_raise_r>
 8009afa:	bf00      	nop
 8009afc:	20000020 	.word	0x20000020

08009b00 <_kill_r>:
 8009b00:	b538      	push	{r3, r4, r5, lr}
 8009b02:	2300      	movs	r3, #0
 8009b04:	4d06      	ldr	r5, [pc, #24]	@ (8009b20 <_kill_r+0x20>)
 8009b06:	4604      	mov	r4, r0
 8009b08:	4608      	mov	r0, r1
 8009b0a:	4611      	mov	r1, r2
 8009b0c:	602b      	str	r3, [r5, #0]
 8009b0e:	f7f8 faa6 	bl	800205e <_kill>
 8009b12:	1c43      	adds	r3, r0, #1
 8009b14:	d102      	bne.n	8009b1c <_kill_r+0x1c>
 8009b16:	682b      	ldr	r3, [r5, #0]
 8009b18:	b103      	cbz	r3, 8009b1c <_kill_r+0x1c>
 8009b1a:	6023      	str	r3, [r4, #0]
 8009b1c:	bd38      	pop	{r3, r4, r5, pc}
 8009b1e:	bf00      	nop
 8009b20:	20000518 	.word	0x20000518

08009b24 <_getpid_r>:
 8009b24:	f7f8 ba94 	b.w	8002050 <_getpid>

08009b28 <__swhatbuf_r>:
 8009b28:	b570      	push	{r4, r5, r6, lr}
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b30:	4615      	mov	r5, r2
 8009b32:	2900      	cmp	r1, #0
 8009b34:	461e      	mov	r6, r3
 8009b36:	b096      	sub	sp, #88	@ 0x58
 8009b38:	da0c      	bge.n	8009b54 <__swhatbuf_r+0x2c>
 8009b3a:	89a3      	ldrh	r3, [r4, #12]
 8009b3c:	2100      	movs	r1, #0
 8009b3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b42:	bf14      	ite	ne
 8009b44:	2340      	movne	r3, #64	@ 0x40
 8009b46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b4a:	2000      	movs	r0, #0
 8009b4c:	6031      	str	r1, [r6, #0]
 8009b4e:	602b      	str	r3, [r5, #0]
 8009b50:	b016      	add	sp, #88	@ 0x58
 8009b52:	bd70      	pop	{r4, r5, r6, pc}
 8009b54:	466a      	mov	r2, sp
 8009b56:	f000 f849 	bl	8009bec <_fstat_r>
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	dbed      	blt.n	8009b3a <__swhatbuf_r+0x12>
 8009b5e:	9901      	ldr	r1, [sp, #4]
 8009b60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009b64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009b68:	4259      	negs	r1, r3
 8009b6a:	4159      	adcs	r1, r3
 8009b6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009b70:	e7eb      	b.n	8009b4a <__swhatbuf_r+0x22>

08009b72 <__smakebuf_r>:
 8009b72:	898b      	ldrh	r3, [r1, #12]
 8009b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b76:	079d      	lsls	r5, r3, #30
 8009b78:	4606      	mov	r6, r0
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	d507      	bpl.n	8009b8e <__smakebuf_r+0x1c>
 8009b7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009b82:	6023      	str	r3, [r4, #0]
 8009b84:	6123      	str	r3, [r4, #16]
 8009b86:	2301      	movs	r3, #1
 8009b88:	6163      	str	r3, [r4, #20]
 8009b8a:	b003      	add	sp, #12
 8009b8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b8e:	466a      	mov	r2, sp
 8009b90:	ab01      	add	r3, sp, #4
 8009b92:	f7ff ffc9 	bl	8009b28 <__swhatbuf_r>
 8009b96:	9f00      	ldr	r7, [sp, #0]
 8009b98:	4605      	mov	r5, r0
 8009b9a:	4639      	mov	r1, r7
 8009b9c:	4630      	mov	r0, r6
 8009b9e:	f7fe fa55 	bl	800804c <_malloc_r>
 8009ba2:	b948      	cbnz	r0, 8009bb8 <__smakebuf_r+0x46>
 8009ba4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ba8:	059a      	lsls	r2, r3, #22
 8009baa:	d4ee      	bmi.n	8009b8a <__smakebuf_r+0x18>
 8009bac:	f023 0303 	bic.w	r3, r3, #3
 8009bb0:	f043 0302 	orr.w	r3, r3, #2
 8009bb4:	81a3      	strh	r3, [r4, #12]
 8009bb6:	e7e2      	b.n	8009b7e <__smakebuf_r+0xc>
 8009bb8:	89a3      	ldrh	r3, [r4, #12]
 8009bba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009bbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009bc2:	81a3      	strh	r3, [r4, #12]
 8009bc4:	9b01      	ldr	r3, [sp, #4]
 8009bc6:	6020      	str	r0, [r4, #0]
 8009bc8:	b15b      	cbz	r3, 8009be2 <__smakebuf_r+0x70>
 8009bca:	4630      	mov	r0, r6
 8009bcc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009bd0:	f000 f81e 	bl	8009c10 <_isatty_r>
 8009bd4:	b128      	cbz	r0, 8009be2 <__smakebuf_r+0x70>
 8009bd6:	89a3      	ldrh	r3, [r4, #12]
 8009bd8:	f023 0303 	bic.w	r3, r3, #3
 8009bdc:	f043 0301 	orr.w	r3, r3, #1
 8009be0:	81a3      	strh	r3, [r4, #12]
 8009be2:	89a3      	ldrh	r3, [r4, #12]
 8009be4:	431d      	orrs	r5, r3
 8009be6:	81a5      	strh	r5, [r4, #12]
 8009be8:	e7cf      	b.n	8009b8a <__smakebuf_r+0x18>
	...

08009bec <_fstat_r>:
 8009bec:	b538      	push	{r3, r4, r5, lr}
 8009bee:	2300      	movs	r3, #0
 8009bf0:	4d06      	ldr	r5, [pc, #24]	@ (8009c0c <_fstat_r+0x20>)
 8009bf2:	4604      	mov	r4, r0
 8009bf4:	4608      	mov	r0, r1
 8009bf6:	4611      	mov	r1, r2
 8009bf8:	602b      	str	r3, [r5, #0]
 8009bfa:	f7f8 fa8f 	bl	800211c <_fstat>
 8009bfe:	1c43      	adds	r3, r0, #1
 8009c00:	d102      	bne.n	8009c08 <_fstat_r+0x1c>
 8009c02:	682b      	ldr	r3, [r5, #0]
 8009c04:	b103      	cbz	r3, 8009c08 <_fstat_r+0x1c>
 8009c06:	6023      	str	r3, [r4, #0]
 8009c08:	bd38      	pop	{r3, r4, r5, pc}
 8009c0a:	bf00      	nop
 8009c0c:	20000518 	.word	0x20000518

08009c10 <_isatty_r>:
 8009c10:	b538      	push	{r3, r4, r5, lr}
 8009c12:	2300      	movs	r3, #0
 8009c14:	4d05      	ldr	r5, [pc, #20]	@ (8009c2c <_isatty_r+0x1c>)
 8009c16:	4604      	mov	r4, r0
 8009c18:	4608      	mov	r0, r1
 8009c1a:	602b      	str	r3, [r5, #0]
 8009c1c:	f7f8 fa8d 	bl	800213a <_isatty>
 8009c20:	1c43      	adds	r3, r0, #1
 8009c22:	d102      	bne.n	8009c2a <_isatty_r+0x1a>
 8009c24:	682b      	ldr	r3, [r5, #0]
 8009c26:	b103      	cbz	r3, 8009c2a <_isatty_r+0x1a>
 8009c28:	6023      	str	r3, [r4, #0]
 8009c2a:	bd38      	pop	{r3, r4, r5, pc}
 8009c2c:	20000518 	.word	0x20000518

08009c30 <_init>:
 8009c30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c32:	bf00      	nop
 8009c34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c36:	bc08      	pop	{r3}
 8009c38:	469e      	mov	lr, r3
 8009c3a:	4770      	bx	lr

08009c3c <_fini>:
 8009c3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3e:	bf00      	nop
 8009c40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c42:	bc08      	pop	{r3}
 8009c44:	469e      	mov	lr, r3
 8009c46:	4770      	bx	lr
