$version Generated by VerilatedVcd $end
$timescale 1s $end
 $scope module TOP $end
  $var wire 1 ' enable $end
  $var wire 2 ( ab_i [1:0] $end
  $var wire 4 ) wxyz_o [3:0] $end
  $scope module decoder_2x4 $end
   $var wire 1 ' enable $end
   $var wire 2 ( ab_i [1:0] $end
   $var wire 4 ) wxyz_o [3:0] $end
   $var wire 1 # z $end
   $var wire 1 $ y $end
   $var wire 1 % x $end
   $var wire 1 & w $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
0&
0'
b00 (
b0000 )
#1
1'
#2
1%
b01 (
b0010 )
#3
1$
0%
b10 (
b0100 )
#4
1#
0$
b11 (
b1000 )
#7
