0.6
2018.2
Jun 14 2018
20:41:02
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.srcs/sim_1/new/sc_inferred_CLA_Adder.v,1551315125,verilog,,,,sc_inferred_CLA_Adder,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.srcs/sim_1/new/tb_inferred_CLA_Adder.v,1551313483,verilog,,,,tb_inferred_CLA_Adder,,,,,,,,
D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.srcs/sources_1/new/inferred_CLA_Adder.v,1551312666,verilog,,D:/Documents HDD/School/Cmpe 125/Cmpe 125 Projects/inferred_CLA_Adder/inferred_CLA_Adder.srcs/sim_1/new/sc_inferred_CLA_Adder.v,,inferred_CLA_Adder,,,,,,,,
