{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 08 19:13:51 2025 " "Info: Processing started: Wed Oct 08 19:13:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Q2_lyf -c Q2_lyf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Info: Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk100_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk100_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk100_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LedMatrix:LedMatrix_Inst\|clk_div " "Info: Detected ripple clock \"LedMatrix:LedMatrix_Inst\|clk_div\" as buffer" {  } { { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LedMatrix:LedMatrix_Inst\|clk_div" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Clk_Generater:clkgen_inst\|clk1k_r " "Info: Detected ripple clock \"Clk_Generater:clkgen_inst\|clk1k_r\" as buffer" {  } { { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } } { "c:/resource/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/resource/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clk_Generater:clkgen_inst\|clk1k_r" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register is_manual register Beep:Beep_Inst\|cnt\[1\] 41.95 MHz 23.839 ns Internal " "Info: Clock \"clk\" has Internal fmax of 41.95 MHz between source register \"is_manual\" and destination register \"Beep:Beep_Inst\|cnt\[1\]\" (period= 23.839 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.437 ns + Longest register register " "Info: + Longest register to register delay is 17.437 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns is_manual 1 REG LC_X6_Y7_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N0; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.511 ns) 1.535 ns stage\[1\]~1 2 COMB LC_X6_Y7_N9 27 " "Info: 2: + IC(1.024 ns) + CELL(0.511 ns) = 1.535 ns; Loc. = LC_X6_Y7_N9; Fanout = 27; COMB Node = 'stage\[1\]~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.535 ns" { is_manual stage[1]~1 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.112 ns) + CELL(0.747 ns) 5.394 ns Beep:Beep_Inst\|Add0~7 3 COMB LC_X6_Y8_N6 2 " "Info: 3: + IC(3.112 ns) + CELL(0.747 ns) = 5.394 ns; Loc. = LC_X6_Y8_N6; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.859 ns" { stage[1]~1 Beep:Beep_Inst|Add0~7 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.517 ns Beep:Beep_Inst\|Add0~12 4 COMB LC_X6_Y8_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 5.517 ns; Loc. = LC_X6_Y8_N7; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~7 Beep:Beep_Inst|Add0~12 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 5.640 ns Beep:Beep_Inst\|Add0~17 5 COMB LC_X6_Y8_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 5.640 ns; Loc. = LC_X6_Y8_N8; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Add0~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { Beep:Beep_Inst|Add0~12 Beep:Beep_Inst|Add0~17 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 6.039 ns Beep:Beep_Inst\|Add0~22 6 COMB LC_X6_Y8_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 6.039 ns; Loc. = LC_X6_Y8_N9; Fanout = 6; COMB Node = 'Beep:Beep_Inst\|Add0~22'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.399 ns" { Beep:Beep_Inst|Add0~17 Beep:Beep_Inst|Add0~22 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 7.273 ns Beep:Beep_Inst\|Add0~30 7 COMB LC_X7_Y8_N1 1 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 7.273 ns; Loc. = LC_X7_Y8_N1; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Add0~30'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.234 ns" { Beep:Beep_Inst|Add0~22 Beep:Beep_Inst|Add0~30 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.487 ns) + CELL(0.511 ns) 10.271 ns Beep:Beep_Inst\|Equal1~5 8 COMB LC_X9_Y8_N2 1 " "Info: 8: + IC(2.487 ns) + CELL(0.511 ns) = 10.271 ns; Loc. = LC_X9_Y8_N2; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~5'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.998 ns" { Beep:Beep_Inst|Add0~30 Beep:Beep_Inst|Equal1~5 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.511 ns) 11.962 ns Beep:Beep_Inst\|Equal1~9 9 COMB LC_X8_Y8_N2 1 " "Info: 9: + IC(1.180 ns) + CELL(0.511 ns) = 11.962 ns; Loc. = LC_X8_Y8_N2; Fanout = 1; COMB Node = 'Beep:Beep_Inst\|Equal1~9'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.691 ns" { Beep:Beep_Inst|Equal1~5 Beep:Beep_Inst|Equal1~9 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 12.882 ns Beep:Beep_Inst\|Equal1~16 10 COMB LC_X8_Y8_N0 2 " "Info: 10: + IC(0.720 ns) + CELL(0.200 ns) = 12.882 ns; Loc. = LC_X8_Y8_N0; Fanout = 2; COMB Node = 'Beep:Beep_Inst\|Equal1~16'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.920 ns" { Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 13.387 ns Beep:Beep_Inst\|cnt\[4\]~64 11 COMB LC_X8_Y8_N1 32 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 13.387 ns; Loc. = LC_X8_Y8_N1; Fanout = 32; COMB Node = 'Beep:Beep_Inst\|cnt\[4\]~64'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[4]~64 } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(1.760 ns) 17.437 ns Beep:Beep_Inst\|cnt\[1\] 12 REG LC_X6_Y10_N5 4 " "Info: 12: + IC(2.290 ns) + CELL(1.760 ns) = 17.437 ns; Loc. = LC_X6_Y10_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.050 ns" { Beep:Beep_Inst|cnt[4]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.319 ns ( 36.24 % ) " "Info: Total cell delay = 6.319 ns ( 36.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.118 ns ( 63.76 % ) " "Info: Total interconnect delay = 11.118 ns ( 63.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.437 ns" { is_manual stage[1]~1 Beep:Beep_Inst|Add0~7 Beep:Beep_Inst|Add0~12 Beep:Beep_Inst|Add0~17 Beep:Beep_Inst|Add0~22 Beep:Beep_Inst|Add0~30 Beep:Beep_Inst|Equal1~5 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[4]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.437 ns" { is_manual {} stage[1]~1 {} Beep:Beep_Inst|Add0~7 {} Beep:Beep_Inst|Add0~12 {} Beep:Beep_Inst|Add0~17 {} Beep:Beep_Inst|Add0~22 {} Beep:Beep_Inst|Add0~30 {} Beep:Beep_Inst|Equal1~5 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[4]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 1.024ns 3.112ns 0.000ns 0.000ns 0.000ns 0.000ns 2.487ns 1.180ns 0.720ns 0.305ns 2.290ns } { 0.000ns 0.511ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.693 ns - Smallest " "Info: - Smallest clock skew is -5.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Beep:Beep_Inst\|cnt\[1\] 2 REG LC_X6_Y10_N5 4 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X6_Y10_N5; Fanout = 4; REG Node = 'Beep:Beep_Inst\|cnt\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.512 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk1k_r 2 REG LC_X10_Y5_N8 63 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y5_N8; Fanout = 63; REG Node = 'Clk_Generater:clkgen_inst\|clk1k_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk1k_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.399 ns) + CELL(0.918 ns) 9.512 ns is_manual 3 REG LC_X6_Y7_N0 11 " "Info: 3: + IC(4.399 ns) + CELL(0.918 ns) = 9.512 ns; Loc. = LC_X6_Y7_N0; Fanout = 11; REG Node = 'is_manual'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.317 ns" { Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.48 % ) " "Info: Total cell delay = 3.375 ns ( 35.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.137 ns ( 64.52 % ) " "Info: Total interconnect delay = 6.137 ns ( 64.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "9.512 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "9.512 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 4.399ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "9.512 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "9.512 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 4.399ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "Beep.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Beep.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "17.437 ns" { is_manual stage[1]~1 Beep:Beep_Inst|Add0~7 Beep:Beep_Inst|Add0~12 Beep:Beep_Inst|Add0~17 Beep:Beep_Inst|Add0~22 Beep:Beep_Inst|Add0~30 Beep:Beep_Inst|Equal1~5 Beep:Beep_Inst|Equal1~9 Beep:Beep_Inst|Equal1~16 Beep:Beep_Inst|cnt[4]~64 Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "17.437 ns" { is_manual {} stage[1]~1 {} Beep:Beep_Inst|Add0~7 {} Beep:Beep_Inst|Add0~12 {} Beep:Beep_Inst|Add0~17 {} Beep:Beep_Inst|Add0~22 {} Beep:Beep_Inst|Add0~30 {} Beep:Beep_Inst|Equal1~5 {} Beep:Beep_Inst|Equal1~9 {} Beep:Beep_Inst|Equal1~16 {} Beep:Beep_Inst|cnt[4]~64 {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 1.024ns 3.112ns 0.000ns 0.000ns 0.000ns 0.000ns 2.487ns 1.180ns 0.720ns 0.305ns 2.290ns } { 0.000ns 0.511ns 0.747ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.511ns 0.200ns 0.200ns 1.760ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Beep:Beep_Inst|cnt[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Beep:Beep_Inst|cnt[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "9.512 ns" { clk Clk_Generater:clkgen_inst|clk1k_r is_manual } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "9.512 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk1k_r {} is_manual {} } { 0.000ns 0.000ns 1.738ns 4.399ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 68 " "Warning: Circuit may not operate. Detected 68 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "auto_stage\[2\] LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\] clk 6.128 ns " "Info: Found hold time violation between source  pin or register \"auto_stage\[2\]\" and destination pin or register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\]\" for clock \"clk\" (Hold time is 6.128 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "12.880 ns + Largest " "Info: + Largest clock skew is 12.880 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.699 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X6_Y9_N6 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y9_N6; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.791 ns) + CELL(1.294 ns) 11.280 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X14_Y7_N0 14 " "Info: 3: + IC(5.791 ns) + CELL(1.294 ns) = 11.280 ns; Loc. = LC_X14_Y7_N0; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.085 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.501 ns) + CELL(0.918 ns) 16.699 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\] 4 REG LC_X7_Y7_N1 5 " "Info: 4: + IC(4.501 ns) + CELL(0.918 ns) = 16.699 ns; Loc. = LC_X7_Y7_N1; Fanout = 5; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.419 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 27.96 % ) " "Info: Total cell delay = 4.669 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.030 ns ( 72.04 % ) " "Info: Total interconnect delay = 12.030 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "16.699 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "16.699 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] {} } { 0.000ns 0.000ns 1.738ns 5.791ns 4.501ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns auto_stage\[2\] 2 REG LC_X8_Y4_N0 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y4_N0; Fanout = 2; REG Node = 'auto_stage\[2\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk auto_stage[2] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "16.699 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "16.699 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] {} } { 0.000ns 0.000ns 1.738ns 5.791ns 4.501ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 255 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.597 ns - Shortest register register " "Info: - Shortest register to register delay is 6.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns auto_stage\[2\] 1 REG LC_X8_Y4_N0 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y4_N0; Fanout = 2; REG Node = 'auto_stage\[2\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stage[2] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.614 ns) + CELL(0.740 ns) 3.354 ns stage\[2\]~2 2 COMB LC_X6_Y7_N4 27 " "Info: 2: + IC(2.614 ns) + CELL(0.740 ns) = 3.354 ns; Loc. = LC_X6_Y7_N4; Fanout = 27; COMB Node = 'stage\[2\]~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.354 ns" { auto_stage[2] stage[2]~2 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.060 ns) + CELL(1.183 ns) 6.597 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\] 3 REG LC_X7_Y7_N1 5 " "Info: 3: + IC(2.060 ns) + CELL(1.183 ns) = 6.597 ns; Loc. = LC_X7_Y7_N1; Fanout = 5; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_R\[41\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.243 ns" { stage[2]~2 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.923 ns ( 29.15 % ) " "Info: Total cell delay = 1.923 ns ( 29.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.674 ns ( 70.85 % ) " "Info: Total interconnect delay = 4.674 ns ( 70.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.597 ns" { auto_stage[2] stage[2]~2 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.597 ns" { auto_stage[2] {} stage[2]~2 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] {} } { 0.000ns 2.614ns 2.060ns } { 0.000ns 0.740ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "16.699 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "16.699 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] {} } { 0.000ns 0.000ns 1.738ns 5.791ns 4.501ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk auto_stage[2] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} auto_stage[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.597 ns" { auto_stage[2] stage[2]~2 LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.597 ns" { auto_stage[2] {} stage[2]~2 {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_R[41] {} } { 0.000ns 2.614ns 2.060ns } { 0.000ns 0.740ns 1.183ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\] sda clk 3.043 ns register " "Info: tsu for register \"Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\]\" (data pin = \"sda\", clock pin = \"clk\") is 3.043 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.529 ns + Longest pin register " "Info: + Longest pin to register delay is 6.529 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sda 1 PIN PIN_50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_50; Fanout = 1; PIN Node = 'sda'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sda } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns sda~0 2 COMB IOC_X7_Y3_N1 15 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X7_Y3_N1; Fanout = 15; COMB Node = 'sda~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.132 ns" { sda sda~0 } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.333 ns) + CELL(0.740 ns) 5.205 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter_v~11 3 COMB LC_X11_Y5_N9 1 " "Info: 3: + IC(3.333 ns) + CELL(0.740 ns) = 5.205 ns; Loc. = LC_X11_Y5_N9; Fanout = 1; COMB Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|shifter_v~11'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.073 ns" { sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 } "NODE_NAME" } } { "Tempreature_I2C.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature_I2C.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.591 ns) 6.529 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\] 4 REG LC_X11_Y5_N0 3 " "Info: 4: + IC(0.733 ns) + CELL(0.591 ns) = 6.529 ns; Loc. = LC_X11_Y5_N0; Fanout = 3; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.324 ns" { Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.463 ns ( 37.72 % ) " "Info: Total cell delay = 2.463 ns ( 37.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.066 ns ( 62.28 % ) " "Info: Total interconnect delay = 4.066 ns ( 62.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.529 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.529 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] {} } { 0.000ns 0.000ns 3.333ns 0.733ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\] 2 REG LC_X11_Y5_N0 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y5_N0; Fanout = 3; REG Node = 'Tempreature:Temp_Inst\|Temperature_I2C:I2C_Master\|\\combined_proc:shifter_v\[1\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.529 ns" { sda sda~0 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "6.529 ns" { sda {} sda~0 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|shifter_v~11 {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] {} } { 0.000ns 0.000ns 3.333ns 0.733ns } { 0.000ns 1.132ns 0.740ns 0.591ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|Temperature_I2C:I2C_Master|\combined_proc:shifter_v[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk deg_out\[4\] Tempreature:Temp_Inst\|temp_twice\[0\] 35.802 ns register " "Info: tco from clock \"clk\" to destination pin \"deg_out\[4\]\" through register \"Tempreature:Temp_Inst\|temp_twice\[0\]\" is 35.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns Tempreature:Temp_Inst\|temp_twice\[0\] 2 REG LC_X11_Y4_N9 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.656 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.607 ns + Longest register pin " "Info: + Longest register to pin delay is 31.607 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Tempreature:Temp_Inst\|temp_twice\[0\] 1 REG LC_X11_Y4_N9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N9; Fanout = 2; REG Node = 'Tempreature:Temp_Inst\|temp_twice\[0\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "Tempreature.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Tempreature.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.272 ns) + CELL(0.914 ns) 2.186 ns DigitalDisplay:Display_Inst\|LessThan1~1 2 COMB LC_X12_Y4_N8 1 " "Info: 2: + IC(1.272 ns) + CELL(0.914 ns) = 2.186 ns; Loc. = LC_X12_Y4_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.186 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.200 ns) 3.105 ns DigitalDisplay:Display_Inst\|LessThan1~2 3 COMB LC_X12_Y4_N7 25 " "Info: 3: + IC(0.719 ns) + CELL(0.200 ns) = 3.105 ns; Loc. = LC_X12_Y4_N7; Fanout = 25; COMB Node = 'DigitalDisplay:Display_Inst\|LessThan1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.919 ns" { DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.747 ns) 4.587 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT 4 COMB LC_X12_Y4_N5 1 " "Info: 4: + IC(0.735 ns) + CELL(0.747 ns) = 4.587 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[1\]~COUT'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.482 ns" { DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 5.402 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20 5 COMB LC_X12_Y4_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.815 ns) = 5.402 ns; Loc. = LC_X12_Y4_N6; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~20'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.978 ns) 7.075 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17 6 COMB LC_X12_Y4_N1 2 " "Info: 6: + IC(0.695 ns) + CELL(0.978 ns) = 7.075 ns; Loc. = LC_X12_Y4_N1; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~17'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.673 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.198 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12 7 COMB LC_X12_Y4_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.123 ns) = 7.198 ns; Loc. = LC_X12_Y4_N2; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 7.321 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7 8 COMB LC_X12_Y4_N3 1 " "Info: 8: + IC(0.000 ns) + CELL(0.123 ns) = 7.321 ns; Loc. = LC_X12_Y4_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 8.136 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0 9 COMB LC_X12_Y4_N4 9 " "Info: 9: + IC(0.000 ns) + CELL(0.815 ns) = 8.136 ns; Loc. = LC_X12_Y4_N4; Fanout = 9; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_h7c:add_sub_3\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_h7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_h7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.713 ns) + CELL(0.200 ns) 11.049 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[19\]~6 10 COMB LC_X12_Y7_N3 3 " "Info: 10: + IC(2.713 ns) + CELL(0.200 ns) = 11.049 ns; Loc. = LC_X12_Y7_N3; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[19\]~6'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.913 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.978 ns) 13.156 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7 11 COMB LC_X11_Y7_N6 2 " "Info: 11: + IC(1.129 ns) + CELL(0.978 ns) = 13.156 ns; Loc. = LC_X11_Y7_N6; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.107 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.279 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22 12 COMB LC_X11_Y7_N7 2 " "Info: 12: + IC(0.000 ns) + CELL(0.123 ns) = 13.279 ns; Loc. = LC_X11_Y7_N7; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~22'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 13.402 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12 13 COMB LC_X11_Y7_N8 1 " "Info: 13: + IC(0.000 ns) + CELL(0.123 ns) = 13.402 ns; Loc. = LC_X11_Y7_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.815 ns) 14.217 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0 14 COMB LC_X11_Y7_N9 8 " "Info: 14: + IC(0.000 ns) + CELL(0.815 ns) = 14.217 ns; Loc. = LC_X11_Y7_N9; Fanout = 8; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_i7c:add_sub_4\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.815 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_i7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_i7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.293 ns) + CELL(0.511 ns) 16.021 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[25\]~0 15 COMB LC_X10_Y7_N3 4 " "Info: 15: + IC(1.293 ns) + CELL(0.511 ns) = 16.021 ns; Loc. = LC_X10_Y7_N3; Fanout = 4; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[25\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.804 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.871 ns) + CELL(0.747 ns) 18.639 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~7 16 COMB LC_X9_Y7_N2 2 " "Info: 16: + IC(1.871 ns) + CELL(0.747 ns) = 18.639 ns; Loc. = LC_X9_Y7_N2; Fanout = 2; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~7'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "2.618 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 18.762 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12 17 COMB LC_X9_Y7_N3 1 " "Info: 17: + IC(0.000 ns) + CELL(0.123 ns) = 18.762 ns; Loc. = LC_X9_Y7_N3; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~12'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.123 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 19.023 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27 18 COMB LC_X9_Y7_N4 1 " "Info: 18: + IC(0.000 ns) + CELL(0.261 ns) = 19.023 ns; Loc. = LC_X9_Y7_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~27'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.261 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 19.998 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0 19 COMB LC_X9_Y7_N6 3 " "Info: 19: + IC(0.000 ns) + CELL(0.975 ns) = 19.998 ns; Loc. = LC_X9_Y7_N6; Fanout = 3; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|add_sub_j7c:add_sub_5\|add_sub_cella\[2\]~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.975 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 } "NODE_NAME" } } { "db/add_sub_j7c.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/add_sub_j7c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.511 ns) 21.675 ns DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2 20 COMB LC_X10_Y7_N4 1 " "Info: 20: + IC(1.166 ns) + CELL(0.511 ns) = 21.675 ns; Loc. = LC_X10_Y7_N4; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|lpm_divide:Mod0\|lpm_divide_tnl:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_hie:divider\|StageOut\[32\]~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "1.677 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 } "NODE_NAME" } } { "db/alt_u_div_hie.tdf" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/db/alt_u_div_hie.tdf" 60 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.534 ns) + CELL(0.200 ns) 22.409 ns DigitalDisplay:Display_Inst\|Mux1~1 21 COMB LC_X10_Y7_N5 1 " "Info: 21: + IC(0.534 ns) + CELL(0.200 ns) = 22.409 ns; Loc. = LC_X10_Y7_N5; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 22.914 ns DigitalDisplay:Display_Inst\|Mux1~2 22 COMB LC_X10_Y7_N6 1 " "Info: 22: + IC(0.305 ns) + CELL(0.200 ns) = 22.914 ns; Loc. = LC_X10_Y7_N6; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~2'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalDisplay:Display_Inst|Mux1~1 DigitalDisplay:Display_Inst|Mux1~2 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 23.419 ns DigitalDisplay:Display_Inst\|Mux1~3 23 COMB LC_X10_Y7_N7 7 " "Info: 23: + IC(0.305 ns) + CELL(0.200 ns) = 23.419 ns; Loc. = LC_X10_Y7_N7; Fanout = 7; COMB Node = 'DigitalDisplay:Display_Inst\|Mux1~3'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.505 ns" { DigitalDisplay:Display_Inst|Mux1~2 DigitalDisplay:Display_Inst|Mux1~3 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.577 ns) + CELL(0.511 ns) 26.507 ns DigitalDisplay:Display_Inst\|Mux7~0 24 COMB LC_X9_Y4_N8 1 " "Info: 24: + IC(2.577 ns) + CELL(0.511 ns) = 26.507 ns; Loc. = LC_X9_Y4_N8; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux7~0'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.088 ns" { DigitalDisplay:Display_Inst|Mux1~3 DigitalDisplay:Display_Inst|Mux7~0 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.200 ns) 27.460 ns DigitalDisplay:Display_Inst\|Mux7~1 25 COMB LC_X9_Y4_N0 1 " "Info: 25: + IC(0.753 ns) + CELL(0.200 ns) = 27.460 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'DigitalDisplay:Display_Inst\|Mux7~1'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { DigitalDisplay:Display_Inst|Mux7~0 DigitalDisplay:Display_Inst|Mux7~1 } "NODE_NAME" } } { "DigitalDisplay.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/DigitalDisplay.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(2.322 ns) 31.607 ns deg_out\[4\] 26 PIN PIN_55 0 " "Info: 26: + IC(1.825 ns) + CELL(2.322 ns) = 31.607 ns; Loc. = PIN_55; Fanout = 0; PIN Node = 'deg_out\[4\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "4.147 ns" { DigitalDisplay:Display_Inst|Mux7~1 deg_out[4] } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.715 ns ( 43.39 % ) " "Info: Total cell delay = 13.715 ns ( 43.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.892 ns ( 56.61 % ) " "Info: Total interconnect delay = 17.892 ns ( 56.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "31.607 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~1 DigitalDisplay:Display_Inst|Mux1~2 DigitalDisplay:Display_Inst|Mux1~3 DigitalDisplay:Display_Inst|Mux7~0 DigitalDisplay:Display_Inst|Mux7~1 deg_out[4] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "31.607 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 {} DigitalDisplay:Display_Inst|Mux1~1 {} DigitalDisplay:Display_Inst|Mux1~2 {} DigitalDisplay:Display_Inst|Mux1~3 {} DigitalDisplay:Display_Inst|Mux7~0 {} DigitalDisplay:Display_Inst|Mux7~1 {} deg_out[4] {} } { 0.000ns 1.272ns 0.719ns 0.735ns 0.000ns 0.695ns 0.000ns 0.000ns 0.000ns 2.713ns 1.129ns 0.000ns 0.000ns 0.000ns 1.293ns 1.871ns 0.000ns 0.000ns 0.000ns 1.166ns 0.534ns 0.305ns 0.305ns 2.577ns 0.753ns 1.825ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.819 ns" { clk Tempreature:Temp_Inst|temp_twice[0] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "3.819 ns" { clk {} clk~combout {} Tempreature:Temp_Inst|temp_twice[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "31.607 ns" { Tempreature:Temp_Inst|temp_twice[0] DigitalDisplay:Display_Inst|LessThan1~1 DigitalDisplay:Display_Inst|LessThan1~2 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 DigitalDisplay:Display_Inst|Mux1~1 DigitalDisplay:Display_Inst|Mux1~2 DigitalDisplay:Display_Inst|Mux1~3 DigitalDisplay:Display_Inst|Mux7~0 DigitalDisplay:Display_Inst|Mux7~1 deg_out[4] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "31.607 ns" { Tempreature:Temp_Inst|temp_twice[0] {} DigitalDisplay:Display_Inst|LessThan1~1 {} DigitalDisplay:Display_Inst|LessThan1~2 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[19]~6 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[25]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~7 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~12 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~27 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_j7c:add_sub_5|add_sub_cella[2]~0 {} DigitalDisplay:Display_Inst|lpm_divide:Mod0|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2 {} DigitalDisplay:Display_Inst|Mux1~1 {} DigitalDisplay:Display_Inst|Mux1~2 {} DigitalDisplay:Display_Inst|Mux1~3 {} DigitalDisplay:Display_Inst|Mux7~0 {} DigitalDisplay:Display_Inst|Mux7~1 {} deg_out[4] {} } { 0.000ns 1.272ns 0.719ns 0.735ns 0.000ns 0.695ns 0.000ns 0.000ns 0.000ns 2.713ns 1.129ns 0.000ns 0.000ns 0.000ns 1.293ns 1.871ns 0.000ns 0.000ns 0.000ns 1.166ns 0.534ns 0.305ns 0.305ns 2.577ns 0.753ns 1.825ns } { 0.000ns 0.914ns 0.200ns 0.747ns 0.815ns 0.978ns 0.123ns 0.123ns 0.815ns 0.200ns 0.978ns 0.123ns 0.123ns 0.815ns 0.511ns 0.747ns 0.123ns 0.261ns 0.975ns 0.511ns 0.200ns 0.200ns 0.200ns 0.511ns 0.200ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] rst clk 9.422 ns register " "Info: th for register \"LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]\" (data pin = \"rst\", clock pin = \"clk\") is 9.422 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 16.699 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 16.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_18 287 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 287; CLK Node = 'clk'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns Clk_Generater:clkgen_inst\|clk100_r 2 REG LC_X6_Y9_N6 8 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X6_Y9_N6; Fanout = 8; REG Node = 'Clk_Generater:clkgen_inst\|clk100_r'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "3.032 ns" { clk Clk_Generater:clkgen_inst|clk100_r } "NODE_NAME" } } { "Clk_Generater.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Clk_Generater.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.791 ns) + CELL(1.294 ns) 11.280 ns LedMatrix:LedMatrix_Inst\|clk_div 3 REG LC_X14_Y7_N0 14 " "Info: 3: + IC(5.791 ns) + CELL(1.294 ns) = 11.280 ns; Loc. = LC_X14_Y7_N0; Fanout = 14; REG Node = 'LedMatrix:LedMatrix_Inst\|clk_div'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.085 ns" { Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div } "NODE_NAME" } } { "LedMatrix.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.501 ns) + CELL(0.918 ns) 16.699 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 4 REG LC_X7_Y7_N6 4 " "Info: 4: + IC(4.501 ns) + CELL(0.918 ns) = 16.699 ns; Loc. = LC_X7_Y7_N6; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "5.419 ns" { LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.669 ns ( 27.96 % ) " "Info: Total cell delay = 4.669 ns ( 27.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.030 ns ( 72.04 % ) " "Info: Total interconnect delay = 12.030 ns ( 72.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "16.699 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "16.699 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 5.791ns 4.501ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.498 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns rst 1 PIN PIN_134 350 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_134; Fanout = 350; PIN Node = 'rst'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "Q2_lyf.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/Q2_lyf.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.123 ns) + CELL(1.243 ns) 7.498 ns LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\] 2 REG LC_X7_Y7_N6 4 " "Info: 2: + IC(5.123 ns) + CELL(1.243 ns) = 7.498 ns; Loc. = LC_X7_Y7_N6; Fanout = 4; REG Node = 'LedMatrix:LedMatrix_Inst\|LedMatrix_Animation:LedMatrix_Animation_Inst\|pwm_out_G\[53\]'" {  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "6.366 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "LedMatrix_Animation.vhd" "" { Text "C:/Users/ParaComet/Documents/题目2-刘亦凡/LedMatrix_Animation.vhd" 80 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.375 ns ( 31.68 % ) " "Info: Total cell delay = 2.375 ns ( 31.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.123 ns ( 68.32 % ) " "Info: Total interconnect delay = 5.123 ns ( 68.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 5.123ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "16.699 ns" { clk Clk_Generater:clkgen_inst|clk100_r LedMatrix:LedMatrix_Inst|clk_div LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "16.699 ns" { clk {} clk~combout {} Clk_Generater:clkgen_inst|clk100_r {} LedMatrix:LedMatrix_Inst|clk_div {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 1.738ns 5.791ns 4.501ns } { 0.000ns 1.163ns 1.294ns 1.294ns 0.918ns } "" } } { "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/resource/quartus/bin64/TimingClosureFloorplan.fld" "" "7.498 ns" { rst LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] } "NODE_NAME" } } { "c:/resource/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/resource/quartus/bin64/Technology_Viewer.qrui" "7.498 ns" { rst {} rst~combout {} LedMatrix:LedMatrix_Inst|LedMatrix_Animation:LedMatrix_Animation_Inst|pwm_out_G[53] {} } { 0.000ns 0.000ns 5.123ns } { 0.000ns 1.132ns 1.243ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4364 " "Info: Peak virtual memory: 4364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 08 19:13:52 2025 " "Info: Processing ended: Wed Oct 08 19:13:52 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
