# vsim -coverage -do {coverage save -onexit timer_count_dw_clk8_test.ucdb; log -r /*;run -all; exit} -l timer_count_dw_clk8_test.log -voptargs=+acc work.timer_count_dw_clk8_test 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.timer_count_dw_clk8_test(fast)
# Loading work.test_bench(fast)
# Loading work.timer(fast)
# Loading work.counter(fast)
# Loading work.clock_select(fast)
# Loading work.register(fast)
# Loading work.ctr_logic(fast)
# Loading work.system_signal(fast)
# Loading work.cpu_model(fast)
# coverage save -onexit timer_count_dw_clk8_test.ucdb 
#  log -r /* 
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Admin  Hostname: DESKTOP-8521CKI  ProcessID: 2136
# 
#           Attempting to use alternate WLF file "./wlftmivmny".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmivmny
# 
# run -all 
# ==================================
# ========COUNT DW TEST=============
# ==================================
# -STEP-
# 
# At time =    40, write_data TCR 
# 
# At 61 start writing wdata= ff to address= 0
# At 121 write trafer has been finish
# At 161 start writing wdata= 82 to address= 1
# At 221 write trafer has been finish
# At 261 start writing wdata= 32 to address= 1
# At 321 write trafer has been finish
# -----------------------------------
# --STEP2-- 
# 
# At time =   321, wait UDF 
# 
# --STEP2.1--
# 
# At time = 10320, wait 250 clk_in, read_data TSR 
# 
# --STEP2.2--
# 
# At time = 10320, after 250 clk_in, read_data TSR 
# 
# At 10361 start reading rdata at address= 2
# At 10420 rdata= 2
# At 10421 read trafer has been finish
# At time = 10421, TSR = 8'h02, UNDERFLOW --FAIL--
# 
# ------------------------------------
# 
# --STEP3--
# 
# At time = 41280, after 256 clk_in, read_data TSR 
# 
# At 41321 start reading rdata at address= 2
# At 41380 rdata= 2
# At 41381 read trafer has been finish
# At time = 41381, TSR = 8'h02, UNDERFLOW --PASS--
# 
# ------------------------------------
# 
# --STEP4--
# 
# At time = 41381, clear TSR 
# 
# At 41421 start writing wdata= 0 to address= 2
# At 41481 write trafer has been finish
# ------------------------------------
# 
# --STEP5--
# 
# At time = 41481, read_data TSR 
# 
# At 41521 start reading rdata at address= 2
# At 41580 rdata= 0
# At 41581 read trafer has been finish
# At time = 41581, TSR = 8'h00 
# 
# BIT UNDERFLOW CLEAR --PASS-- 
# 
# --------------------------------
# =============================
# =========TEST FAIL===========
# =============================
