Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 13 21:14:46 2025
| Host         : Ay-sus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.627        0.000                      0                  138        0.249        0.000                      0                  138        9.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.627        0.000                      0                  138        0.249        0.000                      0                  138        9.500        0.000                       0                    73  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.612%)  route 4.380ns (75.388%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551    22.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[17]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X41Y76         FDRE (Setup_fdre_C_CE)      -0.205    22.466    design_1_i/code_0/inst/value_reg[17]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.612%)  route 4.380ns (75.388%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551    22.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[18]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X41Y76         FDRE (Setup_fdre_C_CE)      -0.205    22.466    design_1_i/code_0/inst/value_reg[18]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.612%)  route 4.380ns (75.388%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551    22.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[19]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X41Y76         FDRE (Setup_fdre_C_CE)      -0.205    22.466    design_1_i/code_0/inst/value_reg[19]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.612%)  route 4.380ns (75.388%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 22.743 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551    22.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/C
                         clock pessimism              0.230    22.973    
                         clock uncertainty           -0.302    22.671    
    SLICE_X41Y76         FDRE (Setup_fdre_C_CE)      -0.205    22.466    design_1_i/code_0/inst/value_reg[20]
  -------------------------------------------------------------------
                         required time                         22.466    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.611%)  route 4.380ns (75.389%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552    22.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[21]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205    22.467    design_1_i/code_0/inst/value_reg[21]
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.611%)  route 4.380ns (75.389%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552    22.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[22]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205    22.467    design_1_i/code_0/inst/value_reg[22]
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.627ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 1.430ns (24.611%)  route 4.380ns (75.389%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     8.839    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552    22.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[23]/C
                         clock pessimism              0.230    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X41Y77         FDRE (Setup_fdre_C_CE)      -0.205    22.467    design_1_i/code_0/inst/value_reg[23]
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                          -8.839    
  -------------------------------------------------------------------
                         slack                                 13.627    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.430ns (25.223%)  route 4.239ns (74.777%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     8.698    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549    22.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[13]/C
                         clock pessimism              0.230    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X41Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.464    design_1_i/code_0/inst/value_reg[13]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.430ns (25.223%)  route 4.239ns (74.777%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     8.698    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549    22.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[14]/C
                         clock pessimism              0.230    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X41Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.464    design_1_i/code_0/inst/value_reg[14]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 13.766    

Slack (MET) :             13.766ns  (required time - arrival time)
  Source:                 design_1_i/code_0/inst/speed_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.669ns  (logic 1.430ns (25.223%)  route 4.239ns (74.777%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.741 - 20.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.721     3.029    design_1_i/code_0/inst/clk
    SLICE_X39Y75         FDCE                                         r  design_1_i/code_0/inst/speed_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y75         FDCE (Prop_fdce_C_Q)         0.456     3.485 r  design_1_i/code_0/inst/speed_reg[16]/Q
                         net (fo=7, routed)           0.885     4.370    design_1_i/code_0/inst/speed_reg[16]
    SLICE_X38Y75         LUT4 (Prop_lut4_I0_O)        0.146     4.516 r  design_1_i/code_0/inst/speed[6]_i_16/O
                         net (fo=1, routed)           0.663     5.179    design_1_i/code_0/inst/speed[6]_i_16_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.328     5.507 r  design_1_i/code_0/inst/speed[6]_i_4/O
                         net (fo=1, routed)           0.794     6.301    design_1_i/code_0/inst/speed[6]_i_4_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I4_O)        0.152     6.453 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     7.783    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     8.131 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     8.698    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549    22.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[15]/C
                         clock pessimism              0.230    22.971    
                         clock uncertainty           -0.302    22.669    
    SLICE_X41Y75         FDRE (Setup_fdre_C_CE)      -0.205    22.464    design_1_i/code_0/inst/value_reg[15]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                 13.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/mode_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.246ns (66.470%)  route 0.124ns (33.530%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/mode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.148     1.069 r  design_1_i/code_0/inst/mode_reg[1]/Q
                         net (fo=5, routed)           0.124     1.193    design_1_i/code_0/inst/mode_reg_n_0_[1]
    SLICE_X42Y71         LUT6 (Prop_lut6_I1_O)        0.098     1.291 r  design_1_i/code_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_1_i/code_0/inst/led[2]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.848     1.218    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/C
                         clock pessimism             -0.297     0.921    
    SLICE_X42Y71         FDCE (Hold_fdce_C_D)         0.121     1.042    design_1_i/code_0/inst/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/speed_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/speed_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.575     0.916    design_1_i/code_0/inst/clk
    SLICE_X39Y74         FDPE                                         r  design_1_i/code_0/inst/speed_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.057 r  design_1_i/code_0/inst/speed_reg[10]/Q
                         net (fo=8, routed)           0.090     1.147    design_1_i/code_0/inst/speed_reg[10]
    SLICE_X39Y74         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.271 r  design_1_i/code_0/inst/speed_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.271    design_1_i/code_0/inst/speed_reg[10]_i_1_n_6
    SLICE_X39Y74         FDCE                                         r  design_1_i/code_0/inst/speed_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.842     1.212    design_1_i/code_0/inst/clk
    SLICE_X39Y74         FDCE                                         r  design_1_i/code_0/inst/speed_reg[11]/C
                         clock pessimism             -0.296     0.916    
    SLICE_X39Y74         FDCE (Hold_fdce_C_D)         0.105     1.021    design_1_i/code_0/inst/speed_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/speed_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/speed_reg[23]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.578     0.919    design_1_i/code_0/inst/clk
    SLICE_X39Y77         FDCE                                         r  design_1_i/code_0/inst/speed_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77         FDCE (Prop_fdce_C_Q)         0.141     1.060 r  design_1_i/code_0/inst/speed_reg[22]/Q
                         net (fo=8, routed)           0.091     1.151    design_1_i/code_0/inst/speed_reg[22]
    SLICE_X39Y77         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.275 r  design_1_i/code_0/inst/speed_reg[22]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.275    design_1_i/code_0/inst/speed_reg[22]_i_1_n_6
    SLICE_X39Y77         FDPE                                         r  design_1_i/code_0/inst/speed_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.845     1.215    design_1_i/code_0/inst/clk
    SLICE_X39Y77         FDPE                                         r  design_1_i/code_0/inst/speed_reg[23]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X39Y77         FDPE (Hold_fdpe_C_D)         0.105     1.024    design_1_i/code_0/inst/speed_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/speed_reg[20]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/speed_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.268ns (74.840%)  route 0.090ns (25.160%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.576     0.917    design_1_i/code_0/inst/clk
    SLICE_X39Y76         FDPE                                         r  design_1_i/code_0/inst/speed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.058 r  design_1_i/code_0/inst/speed_reg[20]/Q
                         net (fo=8, routed)           0.090     1.148    design_1_i/code_0/inst/speed_reg[20]
    SLICE_X39Y76         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.275 r  design_1_i/code_0/inst/speed_reg[18]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.275    design_1_i/code_0/inst/speed_reg[18]_i_1_n_4
    SLICE_X39Y76         FDCE                                         r  design_1_i/code_0/inst/speed_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.843     1.213    design_1_i/code_0/inst/clk
    SLICE_X39Y76         FDCE                                         r  design_1_i/code_0/inst/speed_reg[21]/C
                         clock pessimism             -0.296     0.917    
    SLICE_X39Y76         FDCE (Hold_fdce_C_D)         0.105     1.022    design_1_i/code_0/inst/speed_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/speed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/speed_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.595%)  route 0.091ns (25.405%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.917ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.576     0.917    design_1_i/code_0/inst/clk
    SLICE_X39Y73         FDCE                                         r  design_1_i/code_0/inst/speed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDCE (Prop_fdce_C_Q)         0.141     1.058 r  design_1_i/code_0/inst/speed_reg[8]/Q
                         net (fo=8, routed)           0.091     1.149    design_1_i/code_0/inst/speed_reg[8]
    SLICE_X39Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.276 r  design_1_i/code_0/inst/speed_reg[6]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.276    design_1_i/code_0/inst/speed_reg[6]_i_2_n_4
    SLICE_X39Y73         FDPE                                         r  design_1_i/code_0/inst/speed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.843     1.213    design_1_i/code_0/inst/clk
    SLICE_X39Y73         FDPE                                         r  design_1_i/code_0/inst/speed_reg[9]/C
                         clock pessimism             -0.296     0.917    
    SLICE_X39Y73         FDPE (Hold_fdpe_C_D)         0.105     1.022    design_1_i/code_0/inst/speed_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.577     0.918    design_1_i/code_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  design_1_i/code_0/inst/value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/code_0/inst/value_reg[12]/Q
                         net (fo=3, routed)           0.120     1.179    design_1_i/code_0/inst/value[12]
    SLICE_X41Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  design_1_i/code_0/inst/value_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.287    design_1_i/code_0/inst/value0[12]
    SLICE_X41Y74         FDRE                                         r  design_1_i/code_0/inst/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.844     1.214    design_1_i/code_0/inst/clk
    SLICE_X41Y74         FDRE                                         r  design_1_i/code_0/inst/value_reg[12]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.105     1.023    design_1_i/code_0/inst/value_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/value_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.578     0.919    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y76         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/code_0/inst/value_reg[20]/Q
                         net (fo=3, routed)           0.120     1.180    design_1_i/code_0/inst/value[20]
    SLICE_X41Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  design_1_i/code_0/inst/value_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/code_0/inst/value0[20]
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.845     1.215    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X41Y76         FDRE (Hold_fdre_C_D)         0.105     1.024    design_1_i/code_0/inst/value_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/value_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.578     0.919    design_1_i/code_0/inst/clk
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/code_0/inst/value_reg[8]/Q
                         net (fo=3, routed)           0.120     1.180    design_1_i/code_0/inst/value[8]
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.288 r  design_1_i/code_0/inst/value_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.288    design_1_i/code_0/inst/value0[8]
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.845     1.215    design_1_i/code_0/inst/clk
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[8]/C
                         clock pessimism             -0.296     0.919    
    SLICE_X41Y73         FDRE (Hold_fdre_C_D)         0.105     1.024    design_1_i/code_0/inst/value_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.921ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/code_0/inst/value_reg[4]/Q
                         net (fo=2, routed)           0.120     1.182    design_1_i/code_0/inst/value[4]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.290 r  design_1_i/code_0/inst/value_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.290    design_1_i/code_0/inst/value0[4]
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.847     1.217    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[4]/C
                         clock pessimism             -0.296     0.921    
    SLICE_X41Y72         FDRE (Hold_fdre_C_D)         0.105     1.026    design_1_i/code_0/inst/value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.290    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/code_0/inst/value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/code_0/inst/value_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.577     0.918    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_1_i/code_0/inst/value_reg[16]/Q
                         net (fo=3, routed)           0.120     1.179    design_1_i/code_0/inst/value[16]
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.287 r  design_1_i/code_0/inst/value_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.287    design_1_i/code_0/inst/value0[16]
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.844     1.214    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[16]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.105     1.023    design_1_i/code_0/inst/value_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y71   design_1_i/code_0/inst/buzzer_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y70   design_1_i/code_0/inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y74   design_1_i/code_0/inst/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   design_1_i/code_0/inst/buzzer_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   design_1_i/code_0/inst/buzzer_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y70   design_1_i/code_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y70   design_1_i/code_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   design_1_i/code_0/inst/buzzer_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y71   design_1_i/code_0/inst/buzzer_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y70   design_1_i/code_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y70   design_1_i/code_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   design_1_i/code_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   design_1_i/code_0/inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/code_0/inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.514ns  (logic 4.028ns (61.836%)  route 2.486ns (38.164%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.729     3.037    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     3.555 r  design_1_i/code_0/inst/buzzer_reg/Q
                         net (fo=1, routed)           2.486     6.041    buzzer_OBUF
    D18                  OBUF (Prop_obuf_I_O)         3.510     9.551 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     9.551    buzzer
    D18                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.368ns  (logic 4.048ns (63.573%)  route 2.320ns (36.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.726     3.034    design_1_i/code_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/code_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 r  design_1_i/code_0/inst/led_reg[0]/Q
                         net (fo=4, routed)           2.320     5.872    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.402 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.402    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.001ns  (logic 4.065ns (67.730%)  route 1.937ns (32.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.726     3.034    design_1_i/code_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/code_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.518     3.552 r  design_1_i/code_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           1.937     5.489    led_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         3.547     9.035 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.035    led[1]
    K17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.597ns  (logic 4.048ns (72.328%)  route 1.549ns (27.672%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.729     3.037    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.518     3.555 r  design_1_i/code_0/inst/led_reg[2]/Q
                         net (fo=5, routed)           1.549     5.104    led_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         3.530     8.634 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.634    led[2]
    H18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 1.395ns (82.118%)  route 0.304ns (17.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  design_1_i/code_0/inst/led_reg[2]/Q
                         net (fo=5, routed)           0.304     1.388    led_OBUF[2]
    H18                  OBUF (Prop_obuf_I_O)         1.231     2.619 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.619    led[2]
    H18                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.411ns (74.796%)  route 0.476ns (25.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/code_0/inst/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  design_1_i/code_0/inst/led_reg[1]/Q
                         net (fo=4, routed)           0.476     1.560    led_OBUF[1]
    K17                  OBUF (Prop_obuf_I_O)         1.247     2.807 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.807    led[1]
    K17                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.395ns (68.032%)  route 0.656ns (31.968%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X42Y72         FDCE                                         r  design_1_i/code_0/inst/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  design_1_i/code_0/inst/led_reg[0]/Q
                         net (fo=4, routed)           0.656     1.740    led_OBUF[0]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.971 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.971    led[0]
    E19                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/code_0/inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.075ns  (logic 1.375ns (66.268%)  route 0.700ns (33.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.580     0.921    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDCE (Prop_fdce_C_Q)         0.164     1.085 r  design_1_i/code_0/inst/buzzer_reg/Q
                         net (fo=1, routed)           0.700     1.784    buzzer_OBUF
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.995 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     2.995    buzzer
    D18                                                               r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay           138 Endpoints
Min Delay           138 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.737ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552     2.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[21]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.737ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552     2.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[22]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.737ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.744ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.552     2.744    design_1_i/code_0/inst/clk
    SLICE_X41Y77         FDRE                                         r  design_1_i/code_0/inst/value_reg[23]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.736ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551     2.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[17]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.736ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551     2.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[18]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.736ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551     2.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[19]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.939ns  (logic 2.203ns (27.746%)  route 5.736ns (72.254%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.708     7.939    design_1_i/code_0/inst/value_0
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.551     2.743    design_1_i/code_0/inst/clk
    SLICE_X41Y76         FDRE                                         r  design_1_i/code_0/inst/value_reg[20]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 2.203ns (28.247%)  route 5.596ns (71.753%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     7.798    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549     2.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[13]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 2.203ns (28.247%)  route 5.596ns (71.753%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     7.798    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549     2.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[14]/C

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.798ns  (logic 2.203ns (28.247%)  route 5.596ns (71.753%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        2.741ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V20                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    V20                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           2.272     3.762    design_1_i/code_0/inst/btn[4]
    SLICE_X38Y74         LUT3 (Prop_lut3_I0_O)        0.124     3.886 r  design_1_i/code_0/inst/speed[6]_i_10/O
                         net (fo=1, routed)           0.861     4.747    design_1_i/code_0/inst/speed[6]_i_10_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.871 r  design_1_i/code_0/inst/speed[6]_i_3/O
                         net (fo=27, routed)          0.565     5.436    design_1_i/code_0/inst/speed12_out
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.117     5.553 r  design_1_i/code_0/inst/speed[6]_i_1/O
                         net (fo=20, routed)          1.331     6.883    design_1_i/code_0/inst/speed[6]_i_1_n_0
    SLICE_X40Y72         LUT5 (Prop_lut5_I4_O)        0.348     7.231 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.567     7.798    design_1_i/code_0/inst/value_0
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          1.549     2.741    design_1_i/code_0/inst/clk
    SLICE_X41Y75         FDRE                                         r  design_1_i/code_0/inst/value_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/code_0/inst/buzzer_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.341ns (30.321%)  route 0.783ns (69.679%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U19                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  btn_IBUF[3]_inst/O
                         net (fo=5, routed)           0.783     1.078    design_1_i/code_0/inst/btn[3]
    SLICE_X42Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.123 r  design_1_i/code_0/inst/buzzer_i_1/O
                         net (fo=1, routed)           0.000     1.123    design_1_i/code_0/inst/buzzer_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/buzzer_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.848     1.218    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/buzzer_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/mode_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.175ns  (logic 0.292ns (24.808%)  route 0.884ns (75.192%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.884     1.130    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.175 r  design_1_i/code_0/inst/mode[0]_i_1/O
                         net (fo=1, routed)           0.000     1.175    design_1_i/code_0/inst/mode[0]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/mode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.848     1.218    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/mode_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/mode_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.179ns  (logic 0.296ns (25.063%)  route 0.884ns (74.937%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.884     1.130    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT4 (Prop_lut4_I0_O)        0.049     1.179 r  design_1_i/code_0/inst/mode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.179    design_1_i/code_0/inst/mode[1]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/mode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.848     1.218    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/mode_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/code_0/inst/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.419ns  (logic 0.045ns (3.172%)  route 1.374ns (96.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=5, routed)           1.374     1.374    design_1_i/code_0/inst/rst
    SLICE_X42Y71         LUT6 (Prop_lut6_I3_O)        0.045     1.419 r  design_1_i/code_0/inst/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.419    design_1_i/code_0/inst/led[2]_i_1_n_0
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.848     1.218    design_1_i/code_0/inst/clk
    SLICE_X42Y71         FDCE                                         r  design_1_i/code_0/inst/led_reg[2]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.337ns (23.475%)  route 1.097ns (76.525%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.080     1.434    design_1_i/code_0/inst/value_0
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.847     1.217    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[1]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.337ns (23.475%)  route 1.097ns (76.525%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.080     1.434    design_1_i/code_0/inst/value_0
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.847     1.217    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[2]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.337ns (23.475%)  route 1.097ns (76.525%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.080     1.434    design_1_i/code_0/inst/value_0
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.847     1.217    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[3]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.434ns  (logic 0.337ns (23.475%)  route 1.097ns (76.525%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.080     1.434    design_1_i/code_0/inst/value_0
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.847     1.217    design_1_i/code_0/inst/clk
    SLICE_X41Y72         FDRE                                         r  design_1_i/code_0/inst/value_reg[4]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.337ns (22.312%)  route 1.172ns (77.688%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.154     1.508    design_1_i/code_0/inst/value_0
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.845     1.215    design_1_i/code_0/inst/clk
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[5]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/code_0/inst/value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.508ns  (logic 0.337ns (22.312%)  route 1.172ns (77.688%))
  Logic Levels:           3  (IBUF=1 LUT5=2)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  btn_IBUF[2]_inst/O
                         net (fo=5, routed)           0.875     1.121    design_1_i/code_0/inst/btn[2]
    SLICE_X42Y71         LUT5 (Prop_lut5_I2_O)        0.045     1.166 r  design_1_i/code_0/inst/value[23]_i_5/O
                         net (fo=1, routed)           0.143     1.309    design_1_i/code_0/inst/buzzer1__3
    SLICE_X40Y72         LUT5 (Prop_lut5_I0_O)        0.045     1.354 r  design_1_i/code_0/inst/value[23]_i_2/O
                         net (fo=24, routed)          0.154     1.508    design_1_i/code_0/inst/value_0
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=72, routed)          0.845     1.215    design_1_i/code_0/inst/clk
    SLICE_X41Y73         FDRE                                         r  design_1_i/code_0/inst/value_reg[6]/C





