<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MCAN_MsgRamConfig Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MCAN_MsgRamConfig Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure for MCAN Message RAM Configuration Parameters.  
 <a href="struct_m_c_a_n___msg_ram_config.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_m_c_a_n_8h_source.html">MCAN.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ad4be1bf3dac9230840fb91357b28e5d1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#ad4be1bf3dac9230840fb91357b28e5d1">sidFilterStartAddr</a></td></tr>
<tr class="separator:ad4be1bf3dac9230840fb91357b28e5d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7a738519c10ba4c98e7c79c517fd6e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a5b7a738519c10ba4c98e7c79c517fd6e">sidFilterListSize</a></td></tr>
<tr class="separator:a5b7a738519c10ba4c98e7c79c517fd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac236f98b97e9e1998e6edadf7e9305d9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#ac236f98b97e9e1998e6edadf7e9305d9">xidFilterStartAddr</a></td></tr>
<tr class="separator:ac236f98b97e9e1998e6edadf7e9305d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5bb28e69be157811bbc33ecb839ffd"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a9f5bb28e69be157811bbc33ecb839ffd">xidFilterListSize</a></td></tr>
<tr class="separator:a9f5bb28e69be157811bbc33ecb839ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f0ef5724369a9c221c47d41c1f1f286"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a7f0ef5724369a9c221c47d41c1f1f286">rxFifo0StartAddr</a></td></tr>
<tr class="separator:a7f0ef5724369a9c221c47d41c1f1f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a149c0fee5c036efb2b4ad3f1ba283804"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a149c0fee5c036efb2b4ad3f1ba283804">rxFifo0Size</a></td></tr>
<tr class="separator:a149c0fee5c036efb2b4ad3f1ba283804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fdb3bd3eddf6e324743ed49dcafbf8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#ac6fdb3bd3eddf6e324743ed49dcafbf8">rxFifo0Watermark</a></td></tr>
<tr class="separator:ac6fdb3bd3eddf6e324743ed49dcafbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c52e8391fdaf186fc80aeb3acdd72fa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a6c52e8391fdaf186fc80aeb3acdd72fa">rxFifo0OpMode</a></td></tr>
<tr class="separator:a6c52e8391fdaf186fc80aeb3acdd72fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9550b88029c021fd73fbfdbb297cc6fc"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a9550b88029c021fd73fbfdbb297cc6fc">rxFifo1StartAddr</a></td></tr>
<tr class="separator:a9550b88029c021fd73fbfdbb297cc6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5662fd29d9dfa5c3e84d8c31cc810e62"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a5662fd29d9dfa5c3e84d8c31cc810e62">rxFifo1Size</a></td></tr>
<tr class="separator:a5662fd29d9dfa5c3e84d8c31cc810e62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8fc13dde4afbbb8c1f99166dff0941"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a6f8fc13dde4afbbb8c1f99166dff0941">rxFifo1Watermark</a></td></tr>
<tr class="separator:a6f8fc13dde4afbbb8c1f99166dff0941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02ce9cde816d67a95c23fad8bcea333"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#ac02ce9cde816d67a95c23fad8bcea333">rxFifo1OpMode</a></td></tr>
<tr class="separator:ac02ce9cde816d67a95c23fad8bcea333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8203d5298f907f2c77b7de55197d03c6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a8203d5298f907f2c77b7de55197d03c6">rxBufStartAddr</a></td></tr>
<tr class="separator:a8203d5298f907f2c77b7de55197d03c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff7ffef2bda82bba526d5ea4d1ff6186"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#aff7ffef2bda82bba526d5ea4d1ff6186">rxBufElemSize</a></td></tr>
<tr class="separator:aff7ffef2bda82bba526d5ea4d1ff6186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf17c2b1d2b1b1387afef1bbc6209ea8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#adf17c2b1d2b1b1387afef1bbc6209ea8">rxFifo0ElemSize</a></td></tr>
<tr class="separator:adf17c2b1d2b1b1387afef1bbc6209ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31bcbf9b132ec72971c6778eb298540c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a31bcbf9b132ec72971c6778eb298540c">rxFifo1ElemSize</a></td></tr>
<tr class="separator:a31bcbf9b132ec72971c6778eb298540c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0e7fd53d871eec6613f5d135d09206"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#adf0e7fd53d871eec6613f5d135d09206">txEventFifoStartAddr</a></td></tr>
<tr class="separator:adf0e7fd53d871eec6613f5d135d09206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416a626791c8771b5c5567876076605b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a416a626791c8771b5c5567876076605b">txEventFifoSize</a></td></tr>
<tr class="separator:a416a626791c8771b5c5567876076605b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15718248837d20f573fc59c0ce00741c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a15718248837d20f573fc59c0ce00741c">txEventFifoWatermark</a></td></tr>
<tr class="separator:a15718248837d20f573fc59c0ce00741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cad046d84ea91485ea5748fe0107d96"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a9cad046d84ea91485ea5748fe0107d96">txBufStartAddr</a></td></tr>
<tr class="separator:a9cad046d84ea91485ea5748fe0107d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63d66dd376d5b648a147eaeb17ddf688"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a63d66dd376d5b648a147eaeb17ddf688">txBufNum</a></td></tr>
<tr class="separator:a63d66dd376d5b648a147eaeb17ddf688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada6479c75d573904d82a096493197e53"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#ada6479c75d573904d82a096493197e53">txFifoQSize</a></td></tr>
<tr class="separator:ada6479c75d573904d82a096493197e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fdea131e91883234935366e9dbb979b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a0fdea131e91883234935366e9dbb979b">txFifoQMode</a></td></tr>
<tr class="separator:a0fdea131e91883234935366e9dbb979b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9516be0ef9f0d5012b2155b2fd90680a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_m_c_a_n___msg_ram_config.html#a9516be0ef9f0d5012b2155b2fd90680a">txBufElemSize</a></td></tr>
<tr class="separator:a9516be0ef9f0d5012b2155b2fd90680a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure for MCAN Message RAM Configuration Parameters. </p>
<p>Message RAM can contain following sections:</p><ul>
<li>Standard ID filters,</li>
<li>Extended ID filters,</li>
<li>Rx FIFO0,</li>
<li>Rx FIFO1,</li>
<li>Rx Buffers,</li>
<li>Tx Event FIFO,</li>
<li>Tx Buffers,</li>
<li>Tx FIFO (or Tx Queue)</li>
</ul>
<dl class="section note"><dt>Note</dt><dd>If any section in the message RAM is not used then its size should be initialized to '0'. (Number of buffers in case of Tx/Rx buffer). </dd></dl>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad4be1bf3dac9230840fb91357b28e5d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4be1bf3dac9230840fb91357b28e5d1">&sect;&nbsp;</a></span>sidFilterStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::sidFilterStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard ID Filter List Start Address </p>

</div>
</div>
<a id="a5b7a738519c10ba4c98e7c79c517fd6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b7a738519c10ba4c98e7c79c517fd6e">&sect;&nbsp;</a></span>sidFilterListSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::sidFilterListSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID <br />
 0 = No standard Message ID filter <br />
 1-128 = Number of standard Message ID filter elements </p>

</div>
</div>
<a id="ac236f98b97e9e1998e6edadf7e9305d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac236f98b97e9e1998e6edadf7e9305d9">&sect;&nbsp;</a></span>xidFilterStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::xidFilterStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended ID Filter List Start Address </p>

</div>
</div>
<a id="a9f5bb28e69be157811bbc33ecb839ffd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f5bb28e69be157811bbc33ecb839ffd">&sect;&nbsp;</a></span>xidFilterListSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::xidFilterListSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID <br />
 0 = No standard Message ID filter <br />
 1-64 = Number of standard Message ID filter elements </p>

</div>
</div>
<a id="a7f0ef5724369a9c221c47d41c1f1f286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f0ef5724369a9c221c47d41c1f1f286">&sect;&nbsp;</a></span>rxFifo0StartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo0StartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Start Address </p>

</div>
</div>
<a id="a149c0fee5c036efb2b4ad3f1ba283804"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a149c0fee5c036efb2b4ad3f1ba283804">&sect;&nbsp;</a></span>rxFifo0Size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo0Size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size <br />
 0 = No Rx FIFO <br />
 1-64 = Number of Rx FIFO elements </p>

</div>
</div>
<a id="ac6fdb3bd3eddf6e324743ed49dcafbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fdb3bd3eddf6e324743ed49dcafbf8">&sect;&nbsp;</a></span>rxFifo0Watermark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo0Watermark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark <br />
 0 = Watermark interrupt disabled <br />
 1-64 = Level for Rx FIFO 0 watermark interrupt </p>

</div>
</div>
<a id="a6c52e8391fdaf186fc80aeb3acdd72fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c52e8391fdaf186fc80aeb3acdd72fa">&sect;&nbsp;</a></span>rxFifo0OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode <br />
 0 = FIFO blocking mode <br />
 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="a9550b88029c021fd73fbfdbb297cc6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9550b88029c021fd73fbfdbb297cc6fc">&sect;&nbsp;</a></span>rxFifo1StartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo1StartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Start Address </p>

</div>
</div>
<a id="a5662fd29d9dfa5c3e84d8c31cc810e62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5662fd29d9dfa5c3e84d8c31cc810e62">&sect;&nbsp;</a></span>rxFifo1Size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo1Size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size <br />
 0 = No Rx FIFO <br />
 1-64 = Number of Rx FIFO elements </p>

</div>
</div>
<a id="a6f8fc13dde4afbbb8c1f99166dff0941"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f8fc13dde4afbbb8c1f99166dff0941">&sect;&nbsp;</a></span>rxFifo1Watermark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo1Watermark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark <br />
 0 = Watermark interrupt disabled <br />
 1-64 = Level for Rx FIFO 1 watermark interrupt </p>

</div>
</div>
<a id="ac02ce9cde816d67a95c23fad8bcea333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac02ce9cde816d67a95c23fad8bcea333">&sect;&nbsp;</a></span>rxFifo1OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode <br />
 0 = FIFO blocking mode <br />
 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="a8203d5298f907f2c77b7de55197d03c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8203d5298f907f2c77b7de55197d03c6">&sect;&nbsp;</a></span>rxBufStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Start Address </p>

</div>
</div>
<a id="aff7ffef2bda82bba526d5ea4d1ff6186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff7ffef2bda82bba526d5ea4d1ff6186">&sect;&nbsp;</a></span>rxBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Element Size </p>

</div>
</div>
<a id="adf17c2b1d2b1b1387afef1bbc6209ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf17c2b1d2b1b1387afef1bbc6209ea8">&sect;&nbsp;</a></span>rxFifo0ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo0ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Element Size </p>

</div>
</div>
<a id="a31bcbf9b132ec72971c6778eb298540c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31bcbf9b132ec72971c6778eb298540c">&sect;&nbsp;</a></span>rxFifo1ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::rxFifo1ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Element Size </p>

</div>
</div>
<a id="adf0e7fd53d871eec6613f5d135d09206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0e7fd53d871eec6613f5d135d09206">&sect;&nbsp;</a></span>txEventFifoStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txEventFifoStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Start Address </p>

</div>
</div>
<a id="a416a626791c8771b5c5567876076605b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416a626791c8771b5c5567876076605b">&sect;&nbsp;</a></span>txEventFifoSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txEventFifoSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size <br />
 0 = Tx Event FIFO disabled <br />
 1-32 = Number of Tx Event FIFO elements </p>

</div>
</div>
<a id="a15718248837d20f573fc59c0ce00741c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15718248837d20f573fc59c0ce00741c">&sect;&nbsp;</a></span>txEventFifoWatermark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txEventFifoWatermark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark <br />
 0 = Watermark interrupt disabled <br />
 1-32 = Level for Tx Event FIFO watermark interrupt </p>

</div>
</div>
<a id="a9cad046d84ea91485ea5748fe0107d96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cad046d84ea91485ea5748fe0107d96">&sect;&nbsp;</a></span>txBufStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffers Start Address </p>

</div>
</div>
<a id="a63d66dd376d5b648a147eaeb17ddf688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63d66dd376d5b648a147eaeb17ddf688">&sect;&nbsp;</a></span>txBufNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txBufNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers <br />
 0 = No Dedicated Tx Buffers <br />
 1-32 = Number of Dedicated Tx Buffers </p>

</div>
</div>
<a id="ada6479c75d573904d82a096493197e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada6479c75d573904d82a096493197e53">&sect;&nbsp;</a></span>txFifoQSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txFifoQSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size <br />
 0 = No Tx FIFO/Queue <br />
 1-32 = Number of Tx Buffers used for Tx FIFO/Queue </p>

</div>
</div>
<a id="a0fdea131e91883234935366e9dbb979b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fdea131e91883234935366e9dbb979b">&sect;&nbsp;</a></span>txFifoQMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txFifoQMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode <br />
 0 = Tx FIFO operation <br />
 1 = Tx Queue operation </p>

</div>
</div>
<a id="a9516be0ef9f0d5012b2155b2fd90680a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9516be0ef9f0d5012b2155b2fd90680a">&sect;&nbsp;</a></span>txBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t MCAN_MsgRamConfig::txBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer Element Size </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="_m_c_a_n_8h_source.html">MCAN.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">Â© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
