{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695470179174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695470179174 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 23 17:26:19 2023 " "Processing started: Sat Sep 23 17:26:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695470179174 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695470179174 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695470179174 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695470179561 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695470179561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470187998 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470187998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470187998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470187998 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470187998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470187998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 43 21 " "Found 43 design units, including 21 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_4-Equations " "Found design unit 5: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NAND_3-Equations " "Found design unit 7: NAND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NAND_4-Equations " "Found design unit 8: NAND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_2-Equations " "Found design unit 9: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3-Equations " "Found design unit 10: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_4-Equations " "Found design unit 11: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 NOR_2-Equations " "Found design unit 12: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 NOR_3-Equations " "Found design unit 13: NOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR_4-Equations " "Found design unit 14: NOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 XOR_2-Equations " "Found design unit 15: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 XOR_3-Equations " "Found design unit 16: XOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 XOR_4-Equations " "Found design unit 17: XOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 XNOR_2-Equations " "Found design unit 18: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 XNOR_3-Equations " "Found design unit 19: XNOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 288 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR_4-Equations " "Found design unit 20: XNOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 HALF_ADDER-Equations " "Found design unit 21: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 FULL_ADDER-Equations " "Found design unit 22: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 322 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "6 NAND_3 " "Found entity 6: NAND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "7 NAND_4 " "Found entity 7: NAND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_2 " "Found entity 8: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3 " "Found entity 9: OR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_4 " "Found entity 10: OR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOR_2 " "Found entity 11: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR_3 " "Found entity 12: NOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR_4 " "Found entity 13: NOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "14 XOR_2 " "Found entity 14: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "15 XOR_3 " "Found entity 15: XOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "16 XOR_4 " "Found entity 16: XOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "17 XNOR_2 " "Found entity 17: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR_3 " "Found entity 18: XNOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR_4 " "Found entity 19: XNOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "20 HALF_ADDER " "Found entity 20: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "21 FULL_ADDER " "Found entity 21: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4-bit_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fourbit_Adder-Struct " "Found design unit 1: Fourbit_Adder-Struct" {  } { { "4-bit_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_Adder " "Found entity 1: Fourbit_Adder" {  } { { "4-bit_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mult.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mult-Struct " "Found design unit 1: mult-Struct" {  } { { "mult.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""} { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "mult.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695470188012 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695470188043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult mult:add_instance " "Elaborating entity \"mult\" for hierarchy \"mult:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/DUT.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695470188043 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s\[11..10\] mult.vhdl(18) " "Using initial value X (don't care) for net \"s\[11..10\]\" at mult.vhdl(18)" {  } { { "mult.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1695470188043 "|DUT|mult:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 mult:add_instance\|AND_2:\\i_loop:0:j_loop:0:ANDing " "Elaborating entity \"AND_2\" for hierarchy \"mult:add_instance\|AND_2:\\i_loop:0:j_loop:0:ANDing\"" {  } { { "mult.vhdl" "\\i_loop:0:j_loop:0:ANDing" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695470188059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fourbit_Adder mult:add_instance\|Fourbit_Adder:fouradd1 " "Elaborating entity \"Fourbit_Adder\" for hierarchy \"mult:add_instance\|Fourbit_Adder:fouradd1\"" {  } { { "mult.vhdl" "fouradd1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695470188059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER mult:add_instance\|Fourbit_Adder:fouradd1\|HALF_ADDER:Half_adder_0 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"mult:add_instance\|Fourbit_Adder:fouradd1\|HALF_ADDER:Half_adder_0\"" {  } { { "4-bit_adder.vhdl" "Half_adder_0" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695470188075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER mult:add_instance\|Fourbit_Adder:fouradd1\|FULL_ADDER:Full_adder_1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"mult:add_instance\|Fourbit_Adder:fouradd1\|FULL_ADDER:Full_adder_1\"" {  } { { "4-bit_adder.vhdl" "Full_adder_1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695470188075 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mult:add_instance\|s\[6\] mult:add_instance\|Fourbit_Adder:fouradd1\|B_2 " "Net \"mult:add_instance\|s\[6\]\", which fans out to \"mult:add_instance\|Fourbit_Adder:fouradd1\|B_2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mult:add_instance\|AND_2:\\i_loop:0:j_loop:2:ANDing\|Y " "Net is fed by \"mult:add_instance\|AND_2:\\i_loop:0:j_loop:2:ANDing\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 107 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695470188106 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mult:add_instance\|AND_2:\\i_loop:3:j_loop:1:ANDing\|Y " "Net is fed by \"mult:add_instance\|AND_2:\\i_loop:3:j_loop:1:ANDing\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 107 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695470188106 ""}  } { { "mult.vhdl" "s\[6\]" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 18 -1 0 } } { "4-bit_adder.vhdl" "B_2" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1695470188106 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "mult:add_instance\|s\[3\] mult:add_instance\|Fourbit_Adder:fouradd1\|A_2 " "Net \"mult:add_instance\|s\[3\]\", which fans out to \"mult:add_instance\|Fourbit_Adder:fouradd1\|A_2\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mult:add_instance\|AND_2:\\i_loop:0:j_loop:1:ANDing\|Y " "Net is fed by \"mult:add_instance\|AND_2:\\i_loop:0:j_loop:1:ANDing\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 107 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695470188106 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "mult:add_instance\|AND_2:\\i_loop:3:j_loop:0:ANDing\|Y " "Net is fed by \"mult:add_instance\|AND_2:\\i_loop:3:j_loop:0:ANDing\|Y\"" {  } { { "Gates.vhdl" "Y" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/Gates.vhdl" 107 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695470188106 ""}  } { { "mult.vhdl" "s\[3\]" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/mult.vhdl" 18 -1 0 } } { "4-bit_adder.vhdl" "A_2" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/Multiplier/4-bit_adder.vhdl" 7 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Design Software" 0 -1 1695470188106 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695470188171 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Sep 23 17:26:28 2023 " "Processing ended: Sat Sep 23 17:26:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695470188171 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695470188171 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695470188171 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695470188171 ""}
