<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: SPD3_BASE_SECTION Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structSPD3__BASE__SECTION-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">SPD3_BASE_SECTION Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="SdramSpdDdr3_8h_source.html">SdramSpdDdr3.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPD3_BASE_SECTION:</div>
<div class="dyncontent">
<div class="center"><img src="structSPD3__BASE__SECTION__coll__graph.png" border="0" usemap="#aSPD3__BASE__SECTION_coll__map" alt="Collaboration graph"/></div>
<map name="aSPD3__BASE__SECTION_coll__map" id="aSPD3__BASE__SECTION_coll__map">
<area shape="rect" title=" " alt="" coords="769,1025,931,1050"/>
<area shape="rect" href="unionSPD3__DEVICE__DESCRIPTION__STRUCT.html" title=" " alt="" coords="319,20,526,60"/>
<area shape="poly" title=" " alt="" coords="540,18,594,18,649,25,702,43,726,57,747,76,760,97,772,133,793,239,810,379,824,536,843,840,851,1024,846,1025,838,841,819,537,805,380,788,240,767,135,756,100,743,79,723,62,700,48,648,30,593,23,540,23"/>
<area shape="rect" href="unionSPD3__REVISION__STRUCT.html" title=" " alt="" coords="331,85,515,110"/>
<area shape="poly" title=" " alt="" coords="529,93,593,96,657,102,711,114,732,122,747,133,760,153,771,187,791,286,808,417,822,564,842,850,851,1024,845,1024,837,850,817,565,803,418,786,287,766,188,755,156,743,136,730,127,710,119,656,107,593,101,528,99"/>
<area shape="rect" href="unionSPD3__DRAM__DEVICE__TYPE__STRUCT.html" title=" " alt="" coords="324,135,521,175"/>
<area shape="poly" title=" " alt="" coords="535,150,598,153,660,159,712,170,733,178,747,189,759,208,770,239,790,332,806,454,821,592,841,860,851,1024,845,1025,836,860,815,593,801,455,784,333,765,241,754,210,743,192,730,183,711,175,659,164,598,158,535,156"/>
<area shape="rect" href="unionSPD3__MODULE__TYPE__STRUCT.html" title=" " alt="" coords="313,199,532,225"/>
<area shape="poly" title=" " alt="" coords="546,207,606,210,665,216,714,227,733,235,747,245,758,263,769,292,788,378,805,492,819,620,840,870,851,1024,845,1025,835,870,814,621,799,493,783,379,764,293,754,265,743,249,731,240,713,232,664,221,606,215,546,213"/>
<area shape="rect" href="unionSPD3__SDRAM__DENSITY__BANKS__STRUCT.html" title=" " alt="" coords="335,249,510,289"/>
<area shape="poly" title=" " alt="" coords="524,263,589,263,654,268,710,278,731,286,747,297,767,322,784,355,798,396,811,443,829,550,842,667,852,887,852,1024,846,1024,846,887,836,667,824,551,805,444,793,397,779,357,762,324,744,301,729,291,708,283,653,273,589,269,524,268"/>
<area shape="rect" href="unionSPD3__SDRAM__ADDRESSING__STRUCT.html" title=" " alt="" coords="321,313,525,353"/>
<area shape="poly" title=" " alt="" coords="538,314,592,314,648,322,701,341,725,355,747,373,765,395,780,425,805,504,823,599,836,703,849,901,851,1024,846,1025,843,901,831,704,818,600,800,505,775,427,760,398,743,377,722,359,699,346,647,327,592,320,538,319"/>
<area shape="rect" href="unionSPD3__MODULE__NOMINAL__VOLTAGE__STRUCT.html" title=" " alt="" coords="328,377,517,417"/>
<area shape="poly" title=" " alt="" coords="531,391,595,392,658,397,711,407,732,415,747,425,764,445,778,472,802,544,821,631,833,727,847,909,851,1024,846,1025,842,909,828,727,815,632,797,545,774,474,759,448,744,429,730,420,710,412,657,402,594,397,531,396"/>
<area shape="rect" href="unionSPD3__MODULE__ORGANIZATION__STRUCT.html" title=" " alt="" coords="309,441,537,481"/>
<area shape="poly" title=" " alt="" coords="550,442,602,444,654,453,704,471,747,501,762,518,775,542,797,604,814,680,828,763,844,921,851,1024,845,1024,839,922,823,764,809,681,792,606,770,544,757,521,744,505,701,476,653,458,601,449,550,448"/>
<area shape="rect" href="unionSPD3__MODULE__MEMORY__BUS__WIDTH__STRUCT.html" title=" " alt="" coords="330,505,515,545"/>
<area shape="poly" title=" " alt="" coords="529,519,593,520,656,525,710,535,732,543,747,553,761,568,773,590,794,645,811,713,825,787,843,931,851,1024,845,1025,838,931,820,788,806,714,789,647,768,592,756,571,744,557,729,548,709,540,655,530,592,526,529,525"/>
<area shape="rect" href="unionSPD3__FINE__TIMEBASE__STRUCT.html" title=" " alt="" coords="339,569,506,609"/>
<area shape="poly" title=" " alt="" coords="519,571,576,569,637,575,695,591,722,605,747,623,770,654,789,701,806,758,820,821,840,942,850,1024,845,1025,835,943,815,822,801,760,784,703,765,657,743,627,720,610,693,596,636,580,576,574,520,576"/>
<area shape="rect" href="structSPD3__MEDIUM__TIMEBASE.html" title=" " alt="" coords="327,634,519,659"/>
<area shape="poly" title=" " alt="" coords="533,642,596,643,658,649,711,659,732,666,747,675,768,702,786,742,817,846,838,951,850,1024,844,1025,833,952,811,847,781,744,763,705,744,679,729,671,709,664,657,654,595,649,533,647"/>
<area shape="rect" href="unionSPD3__MEDIUM__TIMEBASE__DIVIDEND__STRUCT.html" title=" " alt="" coords="5,595,197,635"/>
<area shape="poly" title=" " alt="" coords="211,623,327,634,326,640,211,628"/>
<area shape="rect" href="unionSPD3__MEDIUM__TIMEBASE__DIVISOR__STRUCT.html" title=" " alt="" coords="5,659,197,699"/>
<area shape="poly" title=" " alt="" coords="211,665,326,654,327,659,211,670"/>
<area shape="rect" href="unionSPD3__TCK__MIN__MTB__STRUCT.html" title=" " alt="" coords="315,683,531,709"/>
<area shape="poly" title=" " alt="" coords="544,691,663,698,713,708,747,723,780,757,805,797,824,840,837,885,849,968,852,1024,846,1025,844,969,831,886,819,842,800,799,776,760,744,728,711,713,662,703,544,696"/>
<area shape="rect" href="unionSPD3__CAS__LATENCIES__SUPPORTED__STRUCT.html" title=" " alt="" coords="339,733,506,773"/>
<area shape="poly" title=" " alt="" coords="520,738,575,738,635,744,694,761,721,773,747,790,774,816,796,846,814,880,827,914,844,978,850,1024,845,1025,838,980,822,916,809,882,792,849,770,819,744,794,719,778,692,766,634,750,575,743,520,744"/>
<area shape="rect" href="unionSPD3__TAA__MIN__MTB__STRUCT.html" title=" " alt="" coords="315,798,531,823"/>
<area shape="poly" title=" " alt="" coords="545,808,662,817,712,826,747,840,770,860,790,883,820,936,839,987,849,1024,844,1025,834,988,815,938,786,886,767,864,744,845,710,832,661,822,544,814"/>
<area shape="rect" href="unionSPD3__TWR__MIN__MTB__STRUCT.html" title=" " alt="" coords="312,847,533,873"/>
<area shape="poly" title=" " alt="" coords="547,859,663,867,712,876,747,888,784,919,813,957,834,994,846,1023,841,1025,829,996,808,960,780,922,744,893,710,881,662,872,547,864"/>
<area shape="rect" href="unionSPD3__TRCD__MIN__MTB__STRUCT.html" title=" " alt="" coords="309,897,536,922"/>
<area shape="poly" title=" " alt="" coords="550,906,648,917,698,930,746,947,776,963,802,984,840,1023,836,1026,798,988,773,968,744,952,697,935,647,923,549,911"/>
<area shape="rect" href="unionSPD3__TRRD__MIN__MTB__STRUCT.html" title=" " alt="" coords="309,946,536,971"/>
<area shape="poly" title=" " alt="" coords="550,965,647,977,746,996,821,1022,819,1027,745,1001,646,982,549,970"/>
<area shape="rect" href="unionSPD3__TRP__MIN__MTB__STRUCT.html" title=" " alt="" coords="315,995,531,1021"/>
<area shape="poly" title=" " alt="" coords="545,1014,769,1029,769,1034,545,1019"/>
<area shape="rect" href="unionSPD3__TRAS__TRC__MIN__MTB__STRUCT.html" title=" " alt="" coords="323,1045,522,1085"/>
<area shape="poly" title=" " alt="" coords="535,1061,745,1049,769,1047,770,1052,746,1055,536,1066"/>
<area shape="rect" href="unionSPD3__TRAS__MIN__MTB__STRUCT.html" title=" " alt="" coords="310,1110,535,1135"/>
<area shape="poly" title=" " alt="" coords="549,1113,645,1101,745,1080,787,1065,824,1048,826,1053,789,1070,746,1085,646,1106,549,1118"/>
<area shape="rect" href="unionSPD3__TRC__MIN__MTB__STRUCT.html" title=" " alt="" coords="314,1159,531,1185"/>
<area shape="poly" title=" " alt="" coords="545,1173,594,1170,645,1163,696,1150,744,1132,774,1114,800,1091,838,1048,842,1052,804,1095,777,1118,747,1137,697,1155,646,1168,594,1175,545,1178"/>
<area shape="rect" href="unionSPD3__TRFC__MIN__MTB__STRUCT.html" title=" " alt="" coords="310,1209,535,1234"/>
<area shape="poly" title=" " alt="" coords="527,1232,580,1233,636,1228,692,1215,744,1192,764,1178,781,1161,810,1120,830,1080,842,1049,847,1051,835,1082,815,1123,785,1164,767,1182,747,1197,694,1220,637,1233,580,1238,527,1238"/>
<area shape="rect" href="unionSPD3__TWTR__MIN__MTB__STRUCT.html" title=" " alt="" coords="308,1258,537,1283"/>
<area shape="poly" title=" " alt="" coords="489,1283,547,1291,614,1292,682,1281,714,1270,744,1254,769,1233,790,1207,806,1178,819,1148,837,1091,845,1050,850,1051,842,1092,824,1150,811,1181,794,1210,773,1236,747,1258,716,1275,683,1287,614,1297,547,1296,488,1289"/>
<area shape="rect" href="unionSPD3__TRTP__MIN__MTB__STRUCT.html" title=" " alt="" coords="311,1307,534,1333"/>
<area shape="poly" title=" " alt="" coords="548,1330,664,1332,711,1326,744,1314,774,1286,798,1252,815,1215,828,1175,842,1102,846,1050,851,1050,847,1102,833,1177,820,1217,802,1255,778,1290,747,1318,713,1331,664,1337,548,1335"/>
<area shape="rect" href="unionSPD3__TFAW__MIN__MTB__UPPER__STRUCT.html" title=" " alt="" coords="314,1357,531,1397"/>
<area shape="poly" title=" " alt="" coords="534,1396,587,1399,642,1395,696,1381,721,1369,744,1354,777,1321,802,1281,820,1237,833,1192,845,1107,846,1050,852,1050,850,1108,838,1193,825,1239,807,1283,781,1324,747,1358,723,1374,698,1386,643,1400,587,1404,534,1402"/>
<area shape="rect" href="unionSPD3__TFAW__MIN__MTB__STRUCT.html" title=" " alt="" coords="309,1422,536,1447"/>
<area shape="poly" title=" " alt="" coords="550,1442,609,1443,665,1441,712,1434,744,1421,765,1394,784,1352,800,1299,814,1241,834,1127,845,1050,850,1051,839,1128,819,1242,805,1300,789,1354,769,1397,747,1425,714,1439,666,1447,609,1449,550,1447"/>
<area shape="rect" href="unionSPD3__SDRAM__OPTIONAL__FEATURES__STRUCT.html" title=" " alt="" coords="331,1472,515,1512"/>
<area shape="poly" title=" " alt="" coords="529,1510,583,1513,640,1509,695,1494,721,1481,743,1465,766,1434,786,1386,803,1326,817,1261,836,1134,845,1050,850,1050,841,1135,822,1262,808,1328,791,1388,771,1436,747,1469,723,1486,697,1499,641,1514,583,1518,528,1515"/>
<area shape="rect" href="unionSPD3__SDRAM__THERMAL__REFRESH__STRUCT.html" title=" " alt="" coords="332,1536,513,1576"/>
<area shape="poly" title=" " alt="" coords="520,1575,576,1581,636,1578,693,1564,720,1551,744,1534,757,1519,769,1498,791,1441,808,1371,821,1295,839,1147,845,1050,851,1050,844,1147,827,1295,813,1372,796,1443,774,1500,761,1522,747,1538,722,1556,695,1569,637,1583,576,1586,520,1581"/>
<area shape="rect" href="unionSPD3__MODULE__THERMAL__SENSOR__STRUCT.html" title=" " alt="" coords="327,1600,518,1640"/>
<area shape="poly" title=" " alt="" coords="512,1640,570,1647,632,1646,662,1641,691,1633,719,1620,744,1602,759,1585,772,1560,795,1496,813,1415,826,1327,841,1159,846,1050,851,1050,846,1159,831,1328,818,1416,800,1497,777,1563,763,1588,747,1606,722,1624,693,1638,663,1646,632,1651,570,1652,511,1645"/>
<area shape="rect" href="unionSPD3__SDRAM__DEVICE__TYPE__STRUCT.html" title=" " alt="" coords="320,1664,525,1704"/>
<area shape="poly" title=" " alt="" coords="508,1704,566,1712,629,1713,660,1708,690,1700,718,1687,744,1669,760,1649,775,1622,800,1548,818,1458,831,1359,843,1170,846,1050,851,1050,849,1170,836,1359,823,1459,805,1550,780,1624,765,1652,747,1673,721,1691,692,1705,661,1713,629,1718,566,1718,507,1709"/>
<area shape="rect" href="unionSPD3__TCK__MIN__FTB__STRUCT.html" title=" " alt="" coords="317,1729,528,1754"/>
<area shape="poly" title=" " alt="" coords="541,1753,602,1756,662,1756,711,1749,730,1743,744,1735,762,1714,778,1683,793,1646,805,1602,823,1501,835,1391,846,1182,846,1050,852,1050,851,1182,841,1392,829,1502,810,1603,798,1647,783,1685,767,1717,747,1739,732,1748,713,1755,662,1761,602,1762,541,1758"/>
<area shape="rect" href="unionSPD3__TAA__MIN__FTB__STRUCT.html" title=" " alt="" coords="317,1778,528,1803"/>
<area shape="poly" title=" " alt="" coords="542,1799,603,1802,662,1800,712,1793,730,1786,744,1778,763,1754,780,1722,795,1682,807,1635,826,1527,838,1410,844,1293,847,1188,846,1050,852,1050,852,1188,850,1294,843,1411,831,1528,812,1636,800,1683,785,1724,767,1757,747,1782,733,1791,713,1798,662,1805,603,1807,542,1805"/>
<area shape="rect" href="unionSPD3__TRCD__MIN__FTB__STRUCT.html" title=" " alt="" coords="311,1827,534,1853"/>
<area shape="poly" title=" " alt="" coords="548,1847,608,1849,665,1846,713,1838,731,1832,743,1823,754,1807,764,1779,783,1694,800,1581,814,1453,835,1204,845,1050,851,1050,841,1205,820,1454,805,1582,789,1695,769,1781,759,1810,747,1827,733,1836,714,1843,665,1851,608,1854,548,1853"/>
<area shape="rect" href="unionSPD3__TRP__MIN__FTB__STRUCT.html" title=" " alt="" coords="317,1877,528,1902"/>
<area shape="poly" title=" " alt="" coords="542,1896,603,1897,662,1894,712,1885,730,1879,743,1870,754,1853,765,1823,785,1732,802,1612,816,1476,836,1212,845,1050,851,1050,841,1213,821,1477,807,1613,790,1733,770,1825,759,1855,747,1874,733,1883,713,1891,663,1899,603,1902,542,1901"/>
<area shape="rect" href="unionSPD3__TRC__MIN__FTB__STRUCT.html" title=" " alt="" coords="317,1926,529,1951"/>
<area shape="poly" title=" " alt="" coords="542,1944,603,1945,663,1942,712,1933,730,1927,743,1918,755,1900,766,1868,786,1772,803,1644,817,1500,837,1221,845,1050,851,1050,842,1221,823,1501,809,1645,791,1773,771,1870,760,1902,747,1922,733,1931,713,1939,663,1947,604,1951,542,1950"/>
<area shape="rect" href="unionSPD3__MAXIMUM__ACTIVE__COUNT__STRUCT.html" title=" " alt="" coords="330,1976,515,2016"/>
<area shape="poly" title=" " alt="" coords="528,2015,584,2018,642,2014,697,1998,721,1984,743,1966,755,1947,767,1913,787,1811,805,1676,819,1524,838,1229,846,1050,851,1050,843,1229,824,1524,810,1676,793,1812,772,1914,760,1949,747,1970,724,1988,699,2002,643,2019,584,2024,528,2020"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ae40b39604ec8355a2576db7ebce6fb90" id="r_ae40b39604ec8355a2576db7ebce6fb90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__DEVICE__DESCRIPTION__STRUCT.html">SPD3_DEVICE_DESCRIPTION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ae40b39604ec8355a2576db7ebce6fb90">Description</a></td></tr>
<tr class="memdesc:ae40b39604ec8355a2576db7ebce6fb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2  <br /></td></tr>
<tr class="separator:ae40b39604ec8355a2576db7ebce6fb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc056bd5ee3c4afc4121cd781010f6f4" id="r_acc056bd5ee3c4afc4121cd781010f6f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__REVISION__STRUCT.html">SPD3_REVISION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#acc056bd5ee3c4afc4121cd781010f6f4">Revision</a></td></tr>
<tr class="memdesc:acc056bd5ee3c4afc4121cd781010f6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 SPD Revision  <br /></td></tr>
<tr class="separator:acc056bd5ee3c4afc4121cd781010f6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3a479b5bed8ddb29b1a17fdbdb7c338" id="r_aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__DRAM__DEVICE__TYPE__STRUCT.html">SPD3_DRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#aa3a479b5bed8ddb29b1a17fdbdb7c338">DramDeviceType</a></td></tr>
<tr class="memdesc:aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="mdescLeft">&#160;</td><td class="mdescRight">2 DRAM Device Type  <br /></td></tr>
<tr class="separator:aa3a479b5bed8ddb29b1a17fdbdb7c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf58a38eebfd72c447b6c03b3154a45c" id="r_adf58a38eebfd72c447b6c03b3154a45c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MODULE__TYPE__STRUCT.html">SPD3_MODULE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#adf58a38eebfd72c447b6c03b3154a45c">ModuleType</a></td></tr>
<tr class="memdesc:adf58a38eebfd72c447b6c03b3154a45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">3 Module Type  <br /></td></tr>
<tr class="separator:adf58a38eebfd72c447b6c03b3154a45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a572e1327c2bb3974cf45874d6c70192f" id="r_a572e1327c2bb3974cf45874d6c70192f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__SDRAM__DENSITY__BANKS__STRUCT.html">SPD3_SDRAM_DENSITY_BANKS_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a572e1327c2bb3974cf45874d6c70192f">SdramDensityAndBanks</a></td></tr>
<tr class="memdesc:a572e1327c2bb3974cf45874d6c70192f"><td class="mdescLeft">&#160;</td><td class="mdescRight">4 SDRAM Density and Banks  <br /></td></tr>
<tr class="separator:a572e1327c2bb3974cf45874d6c70192f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac840602a177d6de62847c5fa8d6c4a24" id="r_ac840602a177d6de62847c5fa8d6c4a24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__SDRAM__ADDRESSING__STRUCT.html">SPD3_SDRAM_ADDRESSING_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ac840602a177d6de62847c5fa8d6c4a24">SdramAddressing</a></td></tr>
<tr class="memdesc:ac840602a177d6de62847c5fa8d6c4a24"><td class="mdescLeft">&#160;</td><td class="mdescRight">5 SDRAM Addressing  <br /></td></tr>
<tr class="separator:ac840602a177d6de62847c5fa8d6c4a24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d31066517243fe2aa162868f2e5871" id="r_aa0d31066517243fe2aa162868f2e5871"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD3_MODULE_NOMINAL_VOLTAGE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#aa0d31066517243fe2aa162868f2e5871">ModuleNominalVoltage</a></td></tr>
<tr class="memdesc:aa0d31066517243fe2aa162868f2e5871"><td class="mdescLeft">&#160;</td><td class="mdescRight">6 Module Nominal Voltage, VDD  <br /></td></tr>
<tr class="separator:aa0d31066517243fe2aa162868f2e5871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1612c7d4e6f5e3f1e86e4fff8998d7cc" id="r_a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MODULE__ORGANIZATION__STRUCT.html">SPD3_MODULE_ORGANIZATION_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a1612c7d4e6f5e3f1e86e4fff8998d7cc">ModuleOrganization</a></td></tr>
<tr class="memdesc:a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">7 Module Organization  <br /></td></tr>
<tr class="separator:a1612c7d4e6f5e3f1e86e4fff8998d7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341180a8ce3c0b31948adc788039fdcc" id="r_a341180a8ce3c0b31948adc788039fdcc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD3_MODULE_MEMORY_BUS_WIDTH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a341180a8ce3c0b31948adc788039fdcc">ModuleMemoryBusWidth</a></td></tr>
<tr class="memdesc:a341180a8ce3c0b31948adc788039fdcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">8 Module Memory Bus Width  <br /></td></tr>
<tr class="separator:a341180a8ce3c0b31948adc788039fdcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad20e5917fc67eb129bc66d374b06bba7" id="r_ad20e5917fc67eb129bc66d374b06bba7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__FINE__TIMEBASE__STRUCT.html">SPD3_FINE_TIMEBASE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ad20e5917fc67eb129bc66d374b06bba7">FineTimebase</a></td></tr>
<tr class="memdesc:ad20e5917fc67eb129bc66d374b06bba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">9 Fine Timebase (FTB) Dividend / Divisor  <br /></td></tr>
<tr class="separator:ad20e5917fc67eb129bc66d374b06bba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af79aa74446876249d92e4d69729c3850" id="r_af79aa74446876249d92e4d69729c3850"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structSPD3__MEDIUM__TIMEBASE.html">SPD3_MEDIUM_TIMEBASE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af79aa74446876249d92e4d69729c3850">MediumTimebase</a></td></tr>
<tr class="memdesc:af79aa74446876249d92e4d69729c3850"><td class="mdescLeft">&#160;</td><td class="mdescRight">10-11 Medium Timebase (MTB) Dividend  <br /></td></tr>
<tr class="separator:af79aa74446876249d92e4d69729c3850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be67b3cd939ac040a2db5ef1fe02f8b" id="r_a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TCK__MIN__MTB__STRUCT.html">SPD3_TCK_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a2be67b3cd939ac040a2db5ef1fe02f8b">tCKmin</a></td></tr>
<tr class="memdesc:a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">12 SDRAM Minimum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:a2be67b3cd939ac040a2db5ef1fe02f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac88157b3b9228dedccb0678171eab72" id="r_aac88157b3b9228dedccb0678171eab72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#aac88157b3b9228dedccb0678171eab72">Reserved0</a></td></tr>
<tr class="memdesc:aac88157b3b9228dedccb0678171eab72"><td class="mdescLeft">&#160;</td><td class="mdescRight">13 Reserved  <br /></td></tr>
<tr class="separator:aac88157b3b9228dedccb0678171eab72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac51f194fcd10c96656bcfe61ba58018e" id="r_ac51f194fcd10c96656bcfe61ba58018e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD3_CAS_LATENCIES_SUPPORTED_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ac51f194fcd10c96656bcfe61ba58018e">CasLatencies</a></td></tr>
<tr class="memdesc:ac51f194fcd10c96656bcfe61ba58018e"><td class="mdescLeft">&#160;</td><td class="mdescRight">14-15 CAS Latencies Supported  <br /></td></tr>
<tr class="separator:ac51f194fcd10c96656bcfe61ba58018e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bf2734de62788b55042180070c553b7" id="r_a4bf2734de62788b55042180070c553b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TAA__MIN__MTB__STRUCT.html">SPD3_TAA_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a4bf2734de62788b55042180070c553b7">tAAmin</a></td></tr>
<tr class="memdesc:a4bf2734de62788b55042180070c553b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">16 Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:a4bf2734de62788b55042180070c553b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bfa3e322553f88275bd488d03846a55" id="r_a9bfa3e322553f88275bd488d03846a55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TWR__MIN__MTB__STRUCT.html">SPD3_TWR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a9bfa3e322553f88275bd488d03846a55">tWRmin</a></td></tr>
<tr class="memdesc:a9bfa3e322553f88275bd488d03846a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">17 Minimum Write Recovery Time (tWRmin)  <br /></td></tr>
<tr class="separator:a9bfa3e322553f88275bd488d03846a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49f8a57acba58510217e8fd6e2c55b3a" id="r_a49f8a57acba58510217e8fd6e2c55b3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRCD__MIN__MTB__STRUCT.html">SPD3_TRCD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a49f8a57acba58510217e8fd6e2c55b3a">tRCDmin</a></td></tr>
<tr class="memdesc:a49f8a57acba58510217e8fd6e2c55b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">18 Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a49f8a57acba58510217e8fd6e2c55b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af413288821794ad5ea2ef8022b6437ca" id="r_af413288821794ad5ea2ef8022b6437ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRRD__MIN__MTB__STRUCT.html">SPD3_TRRD_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af413288821794ad5ea2ef8022b6437ca">tRRDmin</a></td></tr>
<tr class="memdesc:af413288821794ad5ea2ef8022b6437ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">19 Minimum Row Active to Row Active Delay Time (tRRDmin)  <br /></td></tr>
<tr class="separator:af413288821794ad5ea2ef8022b6437ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af398fec08e1f2734c8da36ee658f4410" id="r_af398fec08e1f2734c8da36ee658f4410"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRP__MIN__MTB__STRUCT.html">SPD3_TRP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af398fec08e1f2734c8da36ee658f4410">tRPmin</a></td></tr>
<tr class="memdesc:af398fec08e1f2734c8da36ee658f4410"><td class="mdescLeft">&#160;</td><td class="mdescRight">20 Minimum Row Precharge Delay Time (tRPmin)  <br /></td></tr>
<tr class="separator:af398fec08e1f2734c8da36ee658f4410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e5b6d8b0772a1d50d5025c6c4d1e49" id="r_af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRAS__TRC__MIN__MTB__STRUCT.html">SPD3_TRAS_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af1e5b6d8b0772a1d50d5025c6c4d1e49">tRASMintRCMinUpper</a></td></tr>
<tr class="memdesc:af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="mdescLeft">&#160;</td><td class="mdescRight">21 Upper Nibbles for tRAS and tRC  <br /></td></tr>
<tr class="separator:af1e5b6d8b0772a1d50d5025c6c4d1e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c343e22ea5dc4daa84a812c06ead31f" id="r_a3c343e22ea5dc4daa84a812c06ead31f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRAS__MIN__MTB__STRUCT.html">SPD3_TRAS_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a3c343e22ea5dc4daa84a812c06ead31f">tRASmin</a></td></tr>
<tr class="memdesc:a3c343e22ea5dc4daa84a812c06ead31f"><td class="mdescLeft">&#160;</td><td class="mdescRight">22 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte  <br /></td></tr>
<tr class="separator:a3c343e22ea5dc4daa84a812c06ead31f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a8097d5f530be5cd6d9030d06f7f24c" id="r_a7a8097d5f530be5cd6d9030d06f7f24c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRC__MIN__MTB__STRUCT.html">SPD3_TRC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a7a8097d5f530be5cd6d9030d06f7f24c">tRCmin</a></td></tr>
<tr class="memdesc:a7a8097d5f530be5cd6d9030d06f7f24c"><td class="mdescLeft">&#160;</td><td class="mdescRight">23 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte  <br /></td></tr>
<tr class="separator:a7a8097d5f530be5cd6d9030d06f7f24c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68c6195bc795cbe16013ce5b95c2c8e1" id="r_a68c6195bc795cbe16013ce5b95c2c8e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRFC__MIN__MTB__STRUCT.html">SPD3_TRFC_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a68c6195bc795cbe16013ce5b95c2c8e1">tRFCmin</a></td></tr>
<tr class="memdesc:a68c6195bc795cbe16013ce5b95c2c8e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">24-25 Minimum Refresh Recovery Delay Time (tRFCmin)  <br /></td></tr>
<tr class="separator:a68c6195bc795cbe16013ce5b95c2c8e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087b8f821019dfb3b764b366a349d8d3" id="r_a087b8f821019dfb3b764b366a349d8d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TWTR__MIN__MTB__STRUCT.html">SPD3_TWTR_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a087b8f821019dfb3b764b366a349d8d3">tWTRmin</a></td></tr>
<tr class="memdesc:a087b8f821019dfb3b764b366a349d8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">26 Minimum Internal Write to Read Command Delay Time (tWTRmin)  <br /></td></tr>
<tr class="separator:a087b8f821019dfb3b764b366a349d8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33d3767cb1de83d8035f937eb7119721" id="r_a33d3767cb1de83d8035f937eb7119721"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRTP__MIN__MTB__STRUCT.html">SPD3_TRTP_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a33d3767cb1de83d8035f937eb7119721">tRTPmin</a></td></tr>
<tr class="memdesc:a33d3767cb1de83d8035f937eb7119721"><td class="mdescLeft">&#160;</td><td class="mdescRight">27 Minimum Internal Read to Precharge Command Delay Time (tRTPmin)  <br /></td></tr>
<tr class="separator:a33d3767cb1de83d8035f937eb7119721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0bf0a7bedc2e79c71a41b084f25af93" id="r_ab0bf0a7bedc2e79c71a41b084f25af93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TFAW__MIN__MTB__UPPER__STRUCT.html">SPD3_TFAW_MIN_MTB_UPPER_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ab0bf0a7bedc2e79c71a41b084f25af93">tFAWMinUpper</a></td></tr>
<tr class="memdesc:ab0bf0a7bedc2e79c71a41b084f25af93"><td class="mdescLeft">&#160;</td><td class="mdescRight">28 Upper Nibble for tFAW  <br /></td></tr>
<tr class="separator:ab0bf0a7bedc2e79c71a41b084f25af93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b692e8e94b2ec2adb846898761c19d" id="r_aa1b692e8e94b2ec2adb846898761c19d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TFAW__MIN__MTB__STRUCT.html">SPD3_TFAW_MIN_MTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#aa1b692e8e94b2ec2adb846898761c19d">tFAWmin</a></td></tr>
<tr class="memdesc:aa1b692e8e94b2ec2adb846898761c19d"><td class="mdescLeft">&#160;</td><td class="mdescRight">29 Minimum Four Activate Window Delay Time (tFAWmin)  <br /></td></tr>
<tr class="separator:aa1b692e8e94b2ec2adb846898761c19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78ee53a3df01b67edf3524022fb2779" id="r_ad78ee53a3df01b67edf3524022fb2779"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD3_SDRAM_OPTIONAL_FEATURES_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ad78ee53a3df01b67edf3524022fb2779">SdramOptionalFeatures</a></td></tr>
<tr class="memdesc:ad78ee53a3df01b67edf3524022fb2779"><td class="mdescLeft">&#160;</td><td class="mdescRight">30 SDRAM Optional Features  <br /></td></tr>
<tr class="separator:ad78ee53a3df01b67edf3524022fb2779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e66f30d3941a9409f4ffb0474b60a5" id="r_a66e66f30d3941a9409f4ffb0474b60a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD3_SDRAM_THERMAL_REFRESH_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a66e66f30d3941a9409f4ffb0474b60a5">ThermalAndRefreshOptions</a></td></tr>
<tr class="memdesc:a66e66f30d3941a9409f4ffb0474b60a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">31 SDRAM Thermal And Refresh Options  <br /></td></tr>
<tr class="separator:a66e66f30d3941a9409f4ffb0474b60a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b7b186ccd2ce2414dd04dff04f93f90" id="r_a3b7b186ccd2ce2414dd04dff04f93f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MODULE__THERMAL__SENSOR__STRUCT.html">SPD3_MODULE_THERMAL_SENSOR_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a3b7b186ccd2ce2414dd04dff04f93f90">ModuleThermalSensor</a></td></tr>
<tr class="memdesc:a3b7b186ccd2ce2414dd04dff04f93f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">32 Module Thermal Sensor  <br /></td></tr>
<tr class="separator:a3b7b186ccd2ce2414dd04dff04f93f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55065701bb378e89a413111cddf51b73" id="r_a55065701bb378e89a413111cddf51b73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__SDRAM__DEVICE__TYPE__STRUCT.html">SPD3_SDRAM_DEVICE_TYPE_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a55065701bb378e89a413111cddf51b73">SdramDeviceType</a></td></tr>
<tr class="memdesc:a55065701bb378e89a413111cddf51b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">33 SDRAM Device Type  <br /></td></tr>
<tr class="separator:a55065701bb378e89a413111cddf51b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a140b40688784cdb6ba3e69db7844baf3" id="r_a140b40688784cdb6ba3e69db7844baf3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TCK__MIN__FTB__STRUCT.html">SPD3_TCK_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a140b40688784cdb6ba3e69db7844baf3">tCKminFine</a></td></tr>
<tr class="memdesc:a140b40688784cdb6ba3e69db7844baf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">34 Fine Offset for SDRAM Minimum Cycle Time (tCKmin)  <br /></td></tr>
<tr class="separator:a140b40688784cdb6ba3e69db7844baf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af674c880d1351cb601b19a67a50da37f" id="r_af674c880d1351cb601b19a67a50da37f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TAA__MIN__FTB__STRUCT.html">SPD3_TAA_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af674c880d1351cb601b19a67a50da37f">tAAminFine</a></td></tr>
<tr class="memdesc:af674c880d1351cb601b19a67a50da37f"><td class="mdescLeft">&#160;</td><td class="mdescRight">35 Fine Offset for Minimum CAS Latency Time (tAAmin)  <br /></td></tr>
<tr class="separator:af674c880d1351cb601b19a67a50da37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f869c585b54cc3cfcdd0527bdad2afb" id="r_a8f869c585b54cc3cfcdd0527bdad2afb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRCD__MIN__FTB__STRUCT.html">SPD3_TRCD_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a8f869c585b54cc3cfcdd0527bdad2afb">tRCDminFine</a></td></tr>
<tr class="memdesc:a8f869c585b54cc3cfcdd0527bdad2afb"><td class="mdescLeft">&#160;</td><td class="mdescRight">36 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin)  <br /></td></tr>
<tr class="separator:a8f869c585b54cc3cfcdd0527bdad2afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77791300cd7c49e519007e695d5549a" id="r_ab77791300cd7c49e519007e695d5549a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRP__MIN__FTB__STRUCT.html">SPD3_TRP_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ab77791300cd7c49e519007e695d5549a">tRPminFine</a></td></tr>
<tr class="memdesc:ab77791300cd7c49e519007e695d5549a"><td class="mdescLeft">&#160;</td><td class="mdescRight">37 Minimum Row Precharge Delay Time (tRPmin)  <br /></td></tr>
<tr class="separator:ab77791300cd7c49e519007e695d5549a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af26d96b78abdadb453f1045285ab6972" id="r_af26d96b78abdadb453f1045285ab6972"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__TRC__MIN__FTB__STRUCT.html">SPD3_TRC_MIN_FTB_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af26d96b78abdadb453f1045285ab6972">tRCminFine</a></td></tr>
<tr class="memdesc:af26d96b78abdadb453f1045285ab6972"><td class="mdescLeft">&#160;</td><td class="mdescRight">38 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin)  <br /></td></tr>
<tr class="separator:af26d96b78abdadb453f1045285ab6972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1a6ec36fbc0bfd54f41abfcc16d1421" id="r_af1a6ec36fbc0bfd54f41abfcc16d1421"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#af1a6ec36fbc0bfd54f41abfcc16d1421">Reserved1</a> [40 - 39+1]</td></tr>
<tr class="memdesc:af1a6ec36fbc0bfd54f41abfcc16d1421"><td class="mdescLeft">&#160;</td><td class="mdescRight">39 - 40 Reserved  <br /></td></tr>
<tr class="separator:af1a6ec36fbc0bfd54f41abfcc16d1421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198934d3276168909ce9d4d46e5ce84" id="r_ad198934d3276168909ce9d4d46e5ce84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="unionSPD3__MAXIMUM__ACTIVE__COUNT__STRUCT.html">SPD3_MAXIMUM_ACTIVE_COUNT_STRUCT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#ad198934d3276168909ce9d4d46e5ce84">MacValue</a></td></tr>
<tr class="memdesc:ad198934d3276168909ce9d4d46e5ce84"><td class="mdescLeft">&#160;</td><td class="mdescRight">41 SDRAM Maximum Active Count (MAC) Value  <br /></td></tr>
<tr class="separator:ad198934d3276168909ce9d4d46e5ce84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a621bd0da83db1af43c891eea0d8e0551" id="r_a621bd0da83db1af43c891eea0d8e0551"><td class="memItemLeft" align="right" valign="top"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPD3__BASE__SECTION.html#a621bd0da83db1af43c891eea0d8e0551">Reserved2</a> [59 - 42+1]</td></tr>
<tr class="memdesc:a621bd0da83db1af43c891eea0d8e0551"><td class="mdescLeft">&#160;</td><td class="mdescRight">42 - 59 Reserved  <br /></td></tr>
<tr class="separator:a621bd0da83db1af43c891eea0d8e0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ac51f194fcd10c96656bcfe61ba58018e" name="ac51f194fcd10c96656bcfe61ba58018e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac51f194fcd10c96656bcfe61ba58018e">&#9670;&#160;</a></span>CasLatencies</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__CAS__LATENCIES__SUPPORTED__STRUCT.html">SPD3_CAS_LATENCIES_SUPPORTED_STRUCT</a> SPD3_BASE_SECTION::CasLatencies</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>14-15 CAS Latencies Supported </p>

</div>
</div>
<a id="ae40b39604ec8355a2576db7ebce6fb90" name="ae40b39604ec8355a2576db7ebce6fb90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae40b39604ec8355a2576db7ebce6fb90">&#9670;&#160;</a></span>Description</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__DEVICE__DESCRIPTION__STRUCT.html">SPD3_DEVICE_DESCRIPTION_STRUCT</a> SPD3_BASE_SECTION::Description</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0 Number of Serial PD Bytes Written / SPD Device Size / CRC Coverage 1, 2 </p>

</div>
</div>
<a id="aa3a479b5bed8ddb29b1a17fdbdb7c338" name="aa3a479b5bed8ddb29b1a17fdbdb7c338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3a479b5bed8ddb29b1a17fdbdb7c338">&#9670;&#160;</a></span>DramDeviceType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__DRAM__DEVICE__TYPE__STRUCT.html">SPD3_DRAM_DEVICE_TYPE_STRUCT</a> SPD3_BASE_SECTION::DramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>2 DRAM Device Type </p>

</div>
</div>
<a id="ad20e5917fc67eb129bc66d374b06bba7" name="ad20e5917fc67eb129bc66d374b06bba7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad20e5917fc67eb129bc66d374b06bba7">&#9670;&#160;</a></span>FineTimebase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__FINE__TIMEBASE__STRUCT.html">SPD3_FINE_TIMEBASE_STRUCT</a> SPD3_BASE_SECTION::FineTimebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>9 Fine Timebase (FTB) Dividend / Divisor </p>

</div>
</div>
<a id="ad198934d3276168909ce9d4d46e5ce84" name="ad198934d3276168909ce9d4d46e5ce84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad198934d3276168909ce9d4d46e5ce84">&#9670;&#160;</a></span>MacValue</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MAXIMUM__ACTIVE__COUNT__STRUCT.html">SPD3_MAXIMUM_ACTIVE_COUNT_STRUCT</a> SPD3_BASE_SECTION::MacValue</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>41 SDRAM Maximum Active Count (MAC) Value </p>

</div>
</div>
<a id="af79aa74446876249d92e4d69729c3850" name="af79aa74446876249d92e4d69729c3850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af79aa74446876249d92e4d69729c3850">&#9670;&#160;</a></span>MediumTimebase</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structSPD3__MEDIUM__TIMEBASE.html">SPD3_MEDIUM_TIMEBASE</a> SPD3_BASE_SECTION::MediumTimebase</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>10-11 Medium Timebase (MTB) Dividend </p>

</div>
</div>
<a id="a341180a8ce3c0b31948adc788039fdcc" name="a341180a8ce3c0b31948adc788039fdcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a341180a8ce3c0b31948adc788039fdcc">&#9670;&#160;</a></span>ModuleMemoryBusWidth</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MODULE__MEMORY__BUS__WIDTH__STRUCT.html">SPD3_MODULE_MEMORY_BUS_WIDTH_STRUCT</a> SPD3_BASE_SECTION::ModuleMemoryBusWidth</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>8 Module Memory Bus Width </p>

</div>
</div>
<a id="aa0d31066517243fe2aa162868f2e5871" name="aa0d31066517243fe2aa162868f2e5871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0d31066517243fe2aa162868f2e5871">&#9670;&#160;</a></span>ModuleNominalVoltage</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MODULE__NOMINAL__VOLTAGE__STRUCT.html">SPD3_MODULE_NOMINAL_VOLTAGE_STRUCT</a> SPD3_BASE_SECTION::ModuleNominalVoltage</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>6 Module Nominal Voltage, VDD </p>

</div>
</div>
<a id="a1612c7d4e6f5e3f1e86e4fff8998d7cc" name="a1612c7d4e6f5e3f1e86e4fff8998d7cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1612c7d4e6f5e3f1e86e4fff8998d7cc">&#9670;&#160;</a></span>ModuleOrganization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MODULE__ORGANIZATION__STRUCT.html">SPD3_MODULE_ORGANIZATION_STRUCT</a> SPD3_BASE_SECTION::ModuleOrganization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>7 Module Organization </p>

</div>
</div>
<a id="a3b7b186ccd2ce2414dd04dff04f93f90" name="a3b7b186ccd2ce2414dd04dff04f93f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b7b186ccd2ce2414dd04dff04f93f90">&#9670;&#160;</a></span>ModuleThermalSensor</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MODULE__THERMAL__SENSOR__STRUCT.html">SPD3_MODULE_THERMAL_SENSOR_STRUCT</a> SPD3_BASE_SECTION::ModuleThermalSensor</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>32 Module Thermal Sensor </p>

</div>
</div>
<a id="adf58a38eebfd72c447b6c03b3154a45c" name="adf58a38eebfd72c447b6c03b3154a45c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf58a38eebfd72c447b6c03b3154a45c">&#9670;&#160;</a></span>ModuleType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__MODULE__TYPE__STRUCT.html">SPD3_MODULE_TYPE_STRUCT</a> SPD3_BASE_SECTION::ModuleType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>3 Module Type </p>

</div>
</div>
<a id="aac88157b3b9228dedccb0678171eab72" name="aac88157b3b9228dedccb0678171eab72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac88157b3b9228dedccb0678171eab72">&#9670;&#160;</a></span>Reserved0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>13 Reserved </p>

</div>
</div>
<a id="af1a6ec36fbc0bfd54f41abfcc16d1421" name="af1a6ec36fbc0bfd54f41abfcc16d1421"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1a6ec36fbc0bfd54f41abfcc16d1421">&#9670;&#160;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved1[40 - 39+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>39 - 40 Reserved </p>

</div>
</div>
<a id="a621bd0da83db1af43c891eea0d8e0551" name="a621bd0da83db1af43c891eea0d8e0551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a621bd0da83db1af43c891eea0d8e0551">&#9670;&#160;</a></span>Reserved2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a> SPD3_BASE_SECTION::Reserved2[59 - 42+1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>42 - 59 Reserved </p>

</div>
</div>
<a id="acc056bd5ee3c4afc4121cd781010f6f4" name="acc056bd5ee3c4afc4121cd781010f6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc056bd5ee3c4afc4121cd781010f6f4">&#9670;&#160;</a></span>Revision</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__REVISION__STRUCT.html">SPD3_REVISION_STRUCT</a> SPD3_BASE_SECTION::Revision</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 SPD Revision </p>

</div>
</div>
<a id="ac840602a177d6de62847c5fa8d6c4a24" name="ac840602a177d6de62847c5fa8d6c4a24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac840602a177d6de62847c5fa8d6c4a24">&#9670;&#160;</a></span>SdramAddressing</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__SDRAM__ADDRESSING__STRUCT.html">SPD3_SDRAM_ADDRESSING_STRUCT</a> SPD3_BASE_SECTION::SdramAddressing</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>5 SDRAM Addressing </p>

</div>
</div>
<a id="a572e1327c2bb3974cf45874d6c70192f" name="a572e1327c2bb3974cf45874d6c70192f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572e1327c2bb3974cf45874d6c70192f">&#9670;&#160;</a></span>SdramDensityAndBanks</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__SDRAM__DENSITY__BANKS__STRUCT.html">SPD3_SDRAM_DENSITY_BANKS_STRUCT</a> SPD3_BASE_SECTION::SdramDensityAndBanks</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>4 SDRAM Density and Banks </p>

</div>
</div>
<a id="a55065701bb378e89a413111cddf51b73" name="a55065701bb378e89a413111cddf51b73"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55065701bb378e89a413111cddf51b73">&#9670;&#160;</a></span>SdramDeviceType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__SDRAM__DEVICE__TYPE__STRUCT.html">SPD3_SDRAM_DEVICE_TYPE_STRUCT</a> SPD3_BASE_SECTION::SdramDeviceType</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>33 SDRAM Device Type </p>

</div>
</div>
<a id="ad78ee53a3df01b67edf3524022fb2779" name="ad78ee53a3df01b67edf3524022fb2779"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78ee53a3df01b67edf3524022fb2779">&#9670;&#160;</a></span>SdramOptionalFeatures</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__SDRAM__OPTIONAL__FEATURES__STRUCT.html">SPD3_SDRAM_OPTIONAL_FEATURES_STRUCT</a> SPD3_BASE_SECTION::SdramOptionalFeatures</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>30 SDRAM Optional Features </p>

</div>
</div>
<a id="a4bf2734de62788b55042180070c553b7" name="a4bf2734de62788b55042180070c553b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bf2734de62788b55042180070c553b7">&#9670;&#160;</a></span>tAAmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TAA__MIN__MTB__STRUCT.html">SPD3_TAA_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tAAmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>16 Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="af674c880d1351cb601b19a67a50da37f" name="af674c880d1351cb601b19a67a50da37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af674c880d1351cb601b19a67a50da37f">&#9670;&#160;</a></span>tAAminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TAA__MIN__FTB__STRUCT.html">SPD3_TAA_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tAAminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>35 Fine Offset for Minimum CAS Latency Time (tAAmin) </p>

</div>
</div>
<a id="a2be67b3cd939ac040a2db5ef1fe02f8b" name="a2be67b3cd939ac040a2db5ef1fe02f8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be67b3cd939ac040a2db5ef1fe02f8b">&#9670;&#160;</a></span>tCKmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TCK__MIN__MTB__STRUCT.html">SPD3_TCK_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tCKmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>12 SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="a140b40688784cdb6ba3e69db7844baf3" name="a140b40688784cdb6ba3e69db7844baf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a140b40688784cdb6ba3e69db7844baf3">&#9670;&#160;</a></span>tCKminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TCK__MIN__FTB__STRUCT.html">SPD3_TCK_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tCKminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>34 Fine Offset for SDRAM Minimum Cycle Time (tCKmin) </p>

</div>
</div>
<a id="aa1b692e8e94b2ec2adb846898761c19d" name="aa1b692e8e94b2ec2adb846898761c19d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1b692e8e94b2ec2adb846898761c19d">&#9670;&#160;</a></span>tFAWmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TFAW__MIN__MTB__STRUCT.html">SPD3_TFAW_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tFAWmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>29 Minimum Four Activate Window Delay Time (tFAWmin) </p>

</div>
</div>
<a id="ab0bf0a7bedc2e79c71a41b084f25af93" name="ab0bf0a7bedc2e79c71a41b084f25af93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0bf0a7bedc2e79c71a41b084f25af93">&#9670;&#160;</a></span>tFAWMinUpper</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TFAW__MIN__MTB__UPPER__STRUCT.html">SPD3_TFAW_MIN_MTB_UPPER_STRUCT</a> SPD3_BASE_SECTION::tFAWMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>28 Upper Nibble for tFAW </p>

</div>
</div>
<a id="a66e66f30d3941a9409f4ffb0474b60a5" name="a66e66f30d3941a9409f4ffb0474b60a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e66f30d3941a9409f4ffb0474b60a5">&#9670;&#160;</a></span>ThermalAndRefreshOptions</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__SDRAM__THERMAL__REFRESH__STRUCT.html">SPD3_SDRAM_THERMAL_REFRESH_STRUCT</a> SPD3_BASE_SECTION::ThermalAndRefreshOptions</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>31 SDRAM Thermal And Refresh Options </p>

</div>
</div>
<a id="a3c343e22ea5dc4daa84a812c06ead31f" name="a3c343e22ea5dc4daa84a812c06ead31f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c343e22ea5dc4daa84a812c06ead31f">&#9670;&#160;</a></span>tRASmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRAS__MIN__MTB__STRUCT.html">SPD3_TRAS_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRASmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>22 Minimum Active to Precharge Delay Time (tRASmin), Least Significant Byte </p>

</div>
</div>
<a id="af1e5b6d8b0772a1d50d5025c6c4d1e49" name="af1e5b6d8b0772a1d50d5025c6c4d1e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e5b6d8b0772a1d50d5025c6c4d1e49">&#9670;&#160;</a></span>tRASMintRCMinUpper</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRAS__TRC__MIN__MTB__STRUCT.html">SPD3_TRAS_TRC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRASMintRCMinUpper</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>21 Upper Nibbles for tRAS and tRC </p>

</div>
</div>
<a id="a49f8a57acba58510217e8fd6e2c55b3a" name="a49f8a57acba58510217e8fd6e2c55b3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49f8a57acba58510217e8fd6e2c55b3a">&#9670;&#160;</a></span>tRCDmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRCD__MIN__MTB__STRUCT.html">SPD3_TRCD_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRCDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>18 Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="a8f869c585b54cc3cfcdd0527bdad2afb" name="a8f869c585b54cc3cfcdd0527bdad2afb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f869c585b54cc3cfcdd0527bdad2afb">&#9670;&#160;</a></span>tRCDminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRCD__MIN__FTB__STRUCT.html">SPD3_TRCD_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRCDminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>36 Fine Offset for Minimum RAS# to CAS# Delay Time (tRCDmin) </p>

</div>
</div>
<a id="a7a8097d5f530be5cd6d9030d06f7f24c" name="a7a8097d5f530be5cd6d9030d06f7f24c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a8097d5f530be5cd6d9030d06f7f24c">&#9670;&#160;</a></span>tRCmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRC__MIN__MTB__STRUCT.html">SPD3_TRC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>23 Minimum Active to Active/Refresh Delay Time (tRCmin), Least Significant Byte </p>

</div>
</div>
<a id="af26d96b78abdadb453f1045285ab6972" name="af26d96b78abdadb453f1045285ab6972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af26d96b78abdadb453f1045285ab6972">&#9670;&#160;</a></span>tRCminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRC__MIN__FTB__STRUCT.html">SPD3_TRC_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRCminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>38 Fine Offset for Minimum Active to Active/Refresh Delay Time (tRCmin) </p>

</div>
</div>
<a id="a68c6195bc795cbe16013ce5b95c2c8e1" name="a68c6195bc795cbe16013ce5b95c2c8e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68c6195bc795cbe16013ce5b95c2c8e1">&#9670;&#160;</a></span>tRFCmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRFC__MIN__MTB__STRUCT.html">SPD3_TRFC_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRFCmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>24-25 Minimum Refresh Recovery Delay Time (tRFCmin) </p>

</div>
</div>
<a id="af398fec08e1f2734c8da36ee658f4410" name="af398fec08e1f2734c8da36ee658f4410"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af398fec08e1f2734c8da36ee658f4410">&#9670;&#160;</a></span>tRPmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRP__MIN__MTB__STRUCT.html">SPD3_TRP_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>20 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a id="ab77791300cd7c49e519007e695d5549a" name="ab77791300cd7c49e519007e695d5549a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77791300cd7c49e519007e695d5549a">&#9670;&#160;</a></span>tRPminFine</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRP__MIN__FTB__STRUCT.html">SPD3_TRP_MIN_FTB_STRUCT</a> SPD3_BASE_SECTION::tRPminFine</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>37 Minimum Row Precharge Delay Time (tRPmin) </p>

</div>
</div>
<a id="af413288821794ad5ea2ef8022b6437ca" name="af413288821794ad5ea2ef8022b6437ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af413288821794ad5ea2ef8022b6437ca">&#9670;&#160;</a></span>tRRDmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRRD__MIN__MTB__STRUCT.html">SPD3_TRRD_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRRDmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>19 Minimum Row Active to Row Active Delay Time (tRRDmin) </p>

</div>
</div>
<a id="a33d3767cb1de83d8035f937eb7119721" name="a33d3767cb1de83d8035f937eb7119721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33d3767cb1de83d8035f937eb7119721">&#9670;&#160;</a></span>tRTPmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TRTP__MIN__MTB__STRUCT.html">SPD3_TRTP_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tRTPmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>27 Minimum Internal Read to Precharge Command Delay Time (tRTPmin) </p>

</div>
</div>
<a id="a9bfa3e322553f88275bd488d03846a55" name="a9bfa3e322553f88275bd488d03846a55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bfa3e322553f88275bd488d03846a55">&#9670;&#160;</a></span>tWRmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TWR__MIN__MTB__STRUCT.html">SPD3_TWR_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tWRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>17 Minimum Write Recovery Time (tWRmin) </p>

</div>
</div>
<a id="a087b8f821019dfb3b764b366a349d8d3" name="a087b8f821019dfb3b764b366a349d8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087b8f821019dfb3b764b366a349d8d3">&#9670;&#160;</a></span>tWTRmin</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="unionSPD3__TWTR__MIN__MTB__STRUCT.html">SPD3_TWTR_MIN_MTB_STRUCT</a> SPD3_BASE_SECTION::tWTRmin</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>26 Minimum Internal Write to Read Command Delay Time (tWTRmin) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>XenevaOS/Boot/include/IndustryStandard/<a class="el" href="SdramSpdDdr3_8h_source.html">SdramSpdDdr3.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
