---
title: "Publications"
permalink: /publis/
toc: true
---

## Cite Preesm

Please, use the following reference if you wish to add a reference to Preesm in a scientific publication: 

_**Pelcat, Maxime; Desnos, Karol; Heulot, Julien; Guy, Clément; Nezan, Jean-François; Aridhi Slaheddine (2014) ["PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming"](http://hal.archives-ouvertes.fr/docs/01/05/93/13/PDF/ederc2014.pdf). EDERC 2014, Milan, Italy.**_

```
@INPROCEEDINGS{
  Pelcat\_Preesm\_2014,
  author={Pelcat, M. and Desnos, K. and Heulot, J. and Guy, C. and Nezan, J.-F. and Aridhi, S.},   
  booktitle={Education and Research Conference (EDERC), 2014 6th European Embedded Design in},
  title={Preesm: A dataflow-based rapid prototyping framework for simplifying multicore DSP programming}, 
  year={2014},
  month={Sept},
  pages={36-40},
  doi={10.1109/EDERC.2014.6924354}
}
```

## Preesm Related Publications

### Books

#### 2012

*   Pelcat, Maxime; Aridhi, Slaheddine; Piat, Jonathan; Nezan, Jean-François (2012) "[Physical Layer Multicore Prototyping: A Dataflow-Based Approach for LTE eNodeB](http://www.springer.com/engineering/signals/book/978-1-4471-4209-6)". Springer.

### Journal Articles

#### 2024

*   Ophélie Renaud, Hugo Miomandre, Karol Desnos, and Jean-François Nezan,  ["Automated Level-Based Clustering of Dataflow Actors for Controlled Scheduling Complexity"](https://hal.science/hal-04629332), Journal of Systems Architecture (JSA), 2024.

#### 2023

*   Alexandre Honorat, Mickaël Dardaillon, Hugo Miomandre, Jean-François Nezan, [“Automated Buffer Sizing of Dataflow Applications in a High-Level Synthesis Workflow”](https://hal.science/hal-04237266), in ACM Transactions on Reconfigurable Technology and Systems (TRETS), Sep. 2023.

#### 2020

*   Suriano, Leonardo, Andrés Otero, Alfonso Rodríguez, Manuel Sánchez-Renedo, and Eduardo de la Torre. ["Exploiting Multi-Level Parallelism for Run-Time Adaptive Inverse Kinematics on Heterogeneous MPSoCs."](https://ieeexplore.ieee.org/document/9126798) IEEE Access (2020).

#### 2019

*   Suriano, Leonardo, Florian Arrestier, Alfonso Rodríguez, Julien Heulot, Karol Desnos, Maxime Pelcat, and Eduardo de la Torre. "[DAMHSE: Programming Heterogeneous MPSoCs with Hardware Acceleration using Dataflow-Based Design Space Exploration and Automated Rapid Prototyping.](https://www.sciencedirect.com/science/article/pii/S0141933118303107)" Microprocessors and Microsystems (2019): 102882.

#### 2017

*   Ammar, Manel; Baklouti, Mouna; Pelcat, Maxime; Desnos, Karol; Abid, Mohamed (2017) ["Comparing Three Clustering-based Scheduling Methods for Energy-Aware Rapid Design of MP2SoCs"](https://link.springer.com/article/10.1007/s11265-017-1261-7). Journal of Signal Processing Systems (JSPS), Springer.

#### 2016

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2016) ["On Memory Reuse Between Inputs and Outputs of Dataflow Actors"](http://dl.acm.org/citation.cfm?id=2871744). Transactions on Embedded Computing Systems (TECS), ACM.

#### 2014

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2014) ["Memory analysis and optimized allocation of dataflow applications on shared-memory MPSoCs"](https://hal.archives-ouvertes.fr/hal-01083576/document). Journal of Signal Processing Systems (JSPS), Springer.

*   Zheng, Zhou; Plishker, William; Bhattacharyya, Shuvra S.; Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François (2014) ["Scheduling of Parallelized Synchronous Dataflow Actors for Multicore Signal Processing"](http://link.springer.com/article/10.1007/s11265-014-0956-2). Journal of Signal Processing Systems (JSPS), Springer.

#### 2009

*   Pelcat, Maxime; Piat, Jonathan; Wipliez, Matthieu; Aridhi, Slaheddine; Nezan, Jean-François (2009). ["An Open Framework for Rapid Prototyping of Signal Processing Applications"](https://hal.science/hal-00429312). EURASIP Journal on Embedded Systems.

### Conference and Workshop papers

#### 2024

*   Ewen Michel, Ophélie Renaud, Karol Desnos, Adam Deller, Chris Phillips, and Jean-François Nezan, ["Automated Deployment of Radio Astronomy Pipeline on CPU-GPU Processing Systems: DiFX as a Case Study"](https://hal.science/hal-04744986),  Astronomical Data Analysis Software & Systems (ADASS) XXXIV [here](https://pretalx.com/adass2024/talk/review/AV7THCWCTY89PTKHDBMPVGGCAPKLRT98).

* Ophélie Renaud, Erwan Raffin, Karol Desnos, and Jean-François Nezan, ["Multicore and Network Topology Codesign for Pareto-Optimal Multinode Architecture"](https://hal.science/hal-04608249v1), in: the 32nd European Signal Processing Conference (EUSIPCO).

#### 2023

*   Ophélie Renaud, Naouel Haggui, Karol Desnos, and Jean-François Nezan, _"[Automated Clustering and Pipelining of Dataflow Actors for Controlled Scheduling Complexity](https://hal.science/hal-04253298)"_, 31st European Signal Processing Conference (EUSIPCO), 2023.

* Ophélie Renaud, Dylan Gageot, Karol Desnos, and Jean-François Nezan, ["SCAPE: HW-Aware Clustering of Dataflow Actors for Tunable Scheduling Complexity"](https://hal.science/hal-04089941) , Design and Architecture for Signal and Image Processing (DASIP) conference.

#### 2022

*   Honorat, Alexandre; Bourgoin, Thomas; Miomandre, Hugo; Desnos, Karol; Ménard, Daniel; Nezan, Jean-François. _"[Influence of Dataflow Graph Moldable Parameters on Optimization Criteria](https://insa-rennes.hal.science/hal-03752645/)"_, Workshop on Design and Architectures for Signal and Image Processing (DASIP), Budapest, Hungary.

#### 2020 

*   Suriano, Leonardo, David Lima, and Eduardo de la Torre. _"[Accelerating a Classic 3D Video Game on Heterogeneous Reconfigurable MPSoCs.](https://link.springer.com/chapter/10.1007/978-3-030-44534-8_11)"_ International Symposium on Applied Reconfigurable Computing. Springer, Cham, 2020. Open-Source Files and Instructions can be found [here](https://github.com/leos313/DOOM_FPGA).

#### 2018

*   Miomandre, Hugo; Hascoët, Julien; Desnos, Karol; Martin, Kevin; Dupont De Dinechin, Benoît; Nezan, Jean-François. _"[Embedded Runtime for Reconfigurable Dataflow Graphs on Manycore Architectures](https://hal.inria.fr/hal-01704702)"_. PARMA-DITAM.

*   Madroñal, Daniel; Lazcano, Raquel; Morvan, Antoine; Salvador, Ruben; Desnos, Karol; Juarez, Eduardo; Sanz, Cesar (2018). _"[Automatic Instrumentation of Dataflow Application using PAPI Inproceedings Forthcoming](http://oa.upm.es/51789/1/CF18_PAPIFY-PREESM.pdf)"_. Computing Frontiers.

*   Arrestier, Florian; Desnos, Karol; Pelcat, Maxime; Heulot, Julien; Eduardo, Juarez; Daniel, Menard (2018). _"[Delays and States in Dataflow Models of Computation Inproceedings Forthcoming](https://hal.inria.fr/hal-01850252)"_. International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

#### 2017

*   Deroui, Hamza; Desnos, Karol; Nezan, Jean-François; Munier-Kordon, Alix (2017) "[Throughput Evaluation of DSP Applications based on Hierarchical Dataflow Models](https://hal.archives-ouvertes.fr/hal-01514641)". [ISCAS 2017](http://iscas2017.org/), Baltimore, MD, USA.

*   Deroui, Hamza; Desnos, Karol; Nezan, Jean-François; Munier-Kordon, Alix (2017) _"[Relaxed Subgraph Execution Model for the Throughput Evaluation of IBSDF Graphs](https://hal.science/hal-01569593)"_. [SAMOS 2017](http://samos-conference.com), Samos, Greece.

*   Hascoet, Julien; Desnos, Karol; Nezan, Jean-François; Dupont de Dinechin, Benoit (2017) "[Hierarchical Dataflow Model for Efficient Programming of Clustered Manycore Processors](https://hal.archives-ouvertes.fr/hal-01564019)". [ASAP2017](http://asapconference.org/), Seattle, WA, USA.

*   Suriano, Leonardo; Rodriguez, Alfonso; Desnos, Karol; Pelcat, Maxime; de La Torre, Eduardo (2017) ["Analysis of Heterogeneous Multi-Core Multi-HW Accelerator Based Systems Designed Using PREESM and SDSoC"](https://ieeexplore.ieee.org/document/8016151). [ReCoSoC 2017](http://www.recosoc.org/), Madrid, Spain.

*   Georgakarakos, Georgios; Kanur, Sudeep; Lilius, Johan; Desnos, Karol (2017) ["Task-based Execution of Synchronous Dataflow Graphs for Scalable Multicore Computing"](https://univ-rennes.hal.science/hal-01713369). [SiPS 2017](https://sips2017.sciencesconf.org/), Lorient, France.

*   Kanur, Sudeep; Lilius, Johan; Ersfolk, Johan (2017) ["Detecting Data-Parallel Synchronous Dataflow Graphs"](https://ieeexplore.ieee.org/document/8122118). [DASIP 2017](http://dasip2017.esit.rub.de/), Dresden, Germany.

#### 2016

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2016) "[Distributed Memory Allocation Technique for Synchronous Dataflow Graphs](https://hal.archives-ouvertes.fr/hal-01390486)". [SiPS 2016](http://sips2016.rice.edu), Dallas, TX, USA.

*   Pelcat, Maxime; Desnos Karol; Maggiani, Luca; Liu, Yanzhou; Heulot, Julien; Nezan, Jean-François; Bhattacharyya, Suhvra S. (2016) "[Models of Architecture: Reproducible Efficiency Evaluation for Signal Processing Systems](https://hal.archives-ouvertes.fr/hal-01390508)". [SiPS 2016](http://sips2016.rice.edu), Dallas, TX, USA.

*   Ammar, Manel; Baklouti, Mouna; Pelcat, Maxime; Desnos, Karol; Abid, Mohamed (2015) ["On Exploiting Energy-Aware Scheduling Algorithms for MDE-based Design Space Exploration of MP2SoC"](https://ieeexplore.ieee.org/document/7445403). [PDP 2016](http://www.pdp2016.org/index.html), Heraklion Crete, Greece.

#### 2015

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2015) "[Buffer merging technique for minimizing memory footprints of Synchronous Dataflow specifications](https://hal.archives-ouvertes.fr/hal-01146340/document)". [ICASSP 2015](http://icassp2015.org/), Brisbane, Australia.

*   Ammar, Manel; Baklouti, Mouna; Pelcat, Maxime; Desnos, Karol; Abid, Mohamed (2015) "[Automatic Generation of S-LAM Descriptions from UML/MARTE for the DSE of Massively Parallel Embedded Systems](http://link.springer.com/chapter/10.1007/978-3-319-23509-7_14)". [SNPD 2015](http://link.springer.com/book/10.1007/978-3-319-23509-7), Takamatsu, Japan.

#### 2014

*   Ammar, Manel; Baklouti, Mouna; Pelcat, Maxime; Desnos, Karol; Abid, Mohamed (2014) _"[MARTE to PiSDF transformation for data-intensive applications analysis](https://hal.science/hal-01122725/)"_. [DASIP 2014](http://www.ecsi.org/dasip2014), Madrid, Spain.

*   Desnos, Karol; El Assad, Safwan; Arlicot, Aurore; Pelcat, Maxime; Menard, Daniel (2014) ["Efficient Multicore Implementation of An Advanced Generator of Discrete Chaotic Sequences"](https://hal.archives-ouvertes.fr/hal-01094677/document). [CIHS 2014](http://www.icitst.org/Chaos-Information%20Hiding%20and%20Security%20Theory.pdf), London, UK.

*   Desnos, Karol; Heulot, Julien (2014) ["PiSDF: Parameterized & Interfaced Synchronous Dataflow for MPSoCs Runtime Reconfiguration"](https://hal.archives-ouvertes.fr/hal-01075114/document). [METODO Workshop 2014](http://www.ecsi.org/metodo-workshop-2014), Madrid, Spain.

*   Heulot, Julien; Menant, Judicaël; Pelcat, Maxime; Nezan, Jean-Francois; Morin, Luce; Pressigout, Muriel; Aridhi, Slaheddine (2014) ["Demonstrating a Dataflow-based RTOS for Heterogeneous MPSoC on a Stereo Matching Application"](https://hal.archives-ouvertes.fr/hal-01101788/document). [DASIP Conference Demo Night](http://www.ecsi.org/dasip2014), Madrid, Spain.

*   Heulot, Julien; Pelcat, Maxime; Desnos, Karol; Nezan, Jean-François; Aridhi, Slaheddine (2014) ["SPIDER: A Synchronous Parameterized and Interfaced Dataflow-Based RTOS for Multicore DSPs"](http://hal.univ-nantes.fr/docs/01/06/70/52/PDF/ederc2014.pdf). [EDERC 2014](https://www.google.fr/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0CCMQFjAA&url=https%3A%2F%2Fe2e.ti.com%2Fgroup%2Funiversityprogram%2Fc%2Fe%2F205&ei=AfDuVIjiI4Kd7gb5noCYCA&usg=AFQjCNHjGY59v7kumq9XCG0v1dhx41JJIQ&sig2=GSiz_9Qck533B58k78NOqA&bvm=bv.86956481,d.ZGU), Milan, Italy.

*   Heulot, Julien; Pelcat, Maxime; Nezan, Jean-François; Oliva, Yaset; Aridhi, Slaheddine; Bhattacharyya, Shuvra S. (2014) ["Just-In-Time Scheduling Techniques for Multicore Signal Processing Systems"](https://hal.archives-ouvertes.fr/hal-01101790/document). [GlobalSIP 2014](http://www.ieeeglobalsip.org/), Atlanta, USA.

*   Holmbacka, Simon; Nogues, Erwan; Pelcat, Maxime; Lafond, Sébastien; Lilius, Johan (2014) ["Energy Efficiency and Performance Management of Parallel Dataflow Applications"](https://hal.archives-ouvertes.fr/hal-01078573/document). [DASIP 2014](http://www.ecsi.org/dasip2014), Madrid, Spain. **\[Best Paper Award\]**

*   Pelcat, Maxime; Desnos, Karol; Heulot, Julien; Guy, Clément; Nezan, Jean-François; Aridhi Slaheddine (2014) ["PREESM: A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming"](http://hal.archives-ouvertes.fr/docs/01/05/93/13/PDF/ederc2014.pdf). EDERC 2014, Milan, Italy. **\[2nd Best Paper Award\]**

#### 2013

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Bhattacharyya, Shuvra S.; Aridhi, Slaheddine (2013) ["PiMM: Parameterized and Interfaced Dataflow Meta-Model for MPSoCs Runtime Reconfiguration"](http://hal.inria.fr/hal-00877492). [SAMOS XIII](http://www.samos-conference.com/), Samos, Greece.

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2013) ["Pre- and Post-Scheduling Memory Allocation Strategies on MPSoCs"](http://hal.inria.fr/hal-00868945). [ESLSyn13](http://www.ecsi.org/eslsyn), Austin TX, USA.

*   Heulot, Julien; Boutellier, Jani; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2013) ["Applying the Adaptive Hybrid Flow-Shop Scheduling Method to Schedule a 3GPP LTE Physical Layer Algorithm onto Many-Core Digital Signal Processors"](http://hal.inria.fr/hal-00877643). [AHS](http://www.see.ed.ac.uk/ahs2013/), Torino, Italy.

*   Heulot, Julien; Oliva, Yaset; Pelcat, Maxime; Nezan, Jean-François; Prevotet, Jean-Christophe (2013) ["Dataflow-based Adaptive Multicore Execution on a Xilinx Zynk Platform"](https://www.rd-access.eu/edatools/system/files/_edaTools/ubooth_submission/2013/1874.pdf). [DATE University booth](http://www.date-conference.com/group/exhibition/u-booth), Grenoble, France.

*   Zhou, Zheng; Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Plishker, William; Bhattacharyya, Shuvra (2013) ["Scheduling of Parallelized Synchronous Dataflow Actors"](http://www.researchgate.net/publication/258079739_Scheduling_of_Parallelized_Synchronous_Dataflow_Actors). [SoC13](http://soc.cs.tut.fi/2013/index.php), Tampere, Finland.

#### 2012

*   Desnos, Karol; Pelcat, Maxime; Nezan, Jean-François; Aridhi, Slaheddine (2012) "[Memory Bounds for the Distributed Execution of a Hierarchical Synchronous Data-Flow Graph](http://hal.inria.fr/hal-00721335)". SAMOS Samos.

*   Heulot, Julien; Desnos, Karol; Nezan, Jean-François; Pelcat, Maxime; Raulet, Mickaël; Yviquel, Hervé; Lagalaye, Pierre-Laurent; Le Lann, Jean-Christophe (2012) "[An Experimental Toolchain Based on High-Level Dataflow Models of Computation For Heterogeneous MPSoC](http://hal.inria.fr/hal-00749175/)". DASIP, Karlsruhe, Germany.

#### 2009

*   Pelcat, Maxime; Nezan, Jean-François; Piat, Jonathan; Croizer, Jérôme; Aridhi, Slaheddine (2009). _"[A System-Level Architecture Model for Rapid Prototyping of Heterogeneous Multicore Embedded Systems](http://hal.archives-ouvertes.fr/docs/00/42/93/97/PDF/2009_DASIP_Maxime_Pelcat.pdf)"_. DASIP Sophia Antipolis.

*   Pelcat, Maxime; Menuet, Pierrick; Aridhi, Slaheddine; Nezan, Jean-François (2009). _"[Scalable compile-time scheduler for multi-core architectures](http://www.date-conference.com/proceedings/PAPERS/2009/DATE09/PDFFILES/IP5_02.PDF)"_. DATE Nice.[http://www.see.ed.ac.uk/ahs2013/](http://www.see.ed.ac.uk/ahs2013/)

*   Piat, Jonathan; Bhattacharyya, Shuvra S.; Pelcat, Maxime; Raulet, Mickaël (2009). _"[Multi-Core Code Generation From Interface Based Hierarchy](http://hal.archives-ouvertes.fr/docs/00/44/04/79/PDF/piat_dasip.pdf)"_. DASIP Sophia Antipolis.

*   Piat, Jonathan; Bhattacharyya, Shuvra S.; Raulet, Mickaël (2009). _"[Interface-based hierarchy for synchronous data-flow graphs](http://hal.archives-ouvertes.fr/docs/00/44/04/78/PDF/sips2009.pdf)"_. SiPS Tampere.

### Presentations and Tutorials

#### 2017

*   Antoine Morvan, Karol Desnos: [PREESM Tutorial](/assets/publis/20170929-PREESM_Tutorial_CPSSchool_Alghero.pdf). CPS School 2017, Alghero, Italy.

*   Miomandre, Hugo; Hascoët, Julien; Desnos, Karol; Martin, Kevin; Dupont De Dinechin, Benoît; Nezan, Jean-François. _"[Demonstrating the SPIDER Runtime for Reconfigurable Dataflow Graphs Execution onto a DMA-based Manycore Processor](https://hal.science/hal-01637300/)"_. SiPS 2017, Lorient, France.

#### 2014

*   Maxime Pelcat, PREESM: [A Dataflow-Based Rapid Prototyping Framework for Simplifying Multicore DSP Programming](/assets/publis/EDERC2014_PREESM_Presentation.pdf). EDERC 2014, Milan, Italy.

*   Maxime Pelcat, Karol Desnos and Clément Guy, [PREESM Tutorial: Dataflow Programming of Multicore DSPs](/assets/publis/EDERC2014_PREESM_Tutorial.pdf). EDERC 2014, Milan, Italy. **\[Best Demonstration Award\]**

### PhD Thesis Using Preesm

#### 2024

*    Renaud, Ophélie (2024) "[Model-Based Granularity Optimization for High-Performance Computing Systems in Astronomy]()". PhD Thesis, INSA Rennes, France.

#### 2023

*   Haggui, Naouel (2023) "[Versatile Video Coding Dataflow Modelisation]()". PhD Thesis, INSA Rennes, France.

#### 2022

*    Miomandre, Hugo (2022) "[Approximated Computing-based Methods for Memory Resources Reduction Targeting Heterogeneous Systems](https://theses.hal.science/tel-04496146)". PhD Thesis, INSA Rennes, France.

#### 2020

*    Arrestier, Florian (2020) "[Extension and Analysis of Dataflow Models of Computation for Embedded Runtime](https://theses.fr/2020ISAR0022)". PhD Thesis, INSA Rennes, France.

*    Honorat, Alexandre (2020) "[Modeling, Scheduling, Pipelining and Configuration of Synchronous Dataflow Graphs with Throughput Constraints](https://theses.hal.science/tel-02903493)". PhD Thesis, INSA Rennes, France.

#### 2019

*    Deroui, Hamza (2019) "[Étude et implantation d'algorithmes pour l'ordonnancement d'applications Dataflow](https://theses.hal.science/tel-03337988)". PhD Thesis, INSA Rennes, France.

*    Hascoët, Julien (2019) "[Contributions to Software Runtime for Clustered Manycores Applied to Embedded and High-Performance Applications](https://tel.archives-ouvertes.fr/tel-02132613)". PhD Thesis, INSA Rennes, France.

#### 2016

*    Nogues, Erwan (2016) "[Energy Optimization of Signal Processing on MPSoCs and its Application to Video Decoding](https://tel.archives-ouvertes.fr/tel-01359031v2/document)". PhD Thesis, INSA Rennes, France.

#### 2015

*   Heulot, Julien (2015) ["Runtime multicore scheduling techniques for dispatching parameterized signal and vision dataflow applications on heterogeneous MPSoCs"](https://tel.archives-ouvertes.fr/tel-01301642/document). PhD Thesis, INSA Rennes, France.

#### 2014

*   Desnos, Karol (2014) ["Memory Study and Dataflow Representations for Rapid Prototyping of Signal Processing Applications on MPSoCs"](http://www.theses.fr/2014ISAR0004.pdf). PhD Thesis, INSA Rennes, France.

#### 2010

*   Piat, Jonathan (2010). _"[Data flow modelling and optimization of loops for multi-core architectures](http://tel.archives-ouvertes.fr/docs/00/56/45/22/PDF/full_thesis_jpiat.pdf)"_. PhD Thesis, INSA de Rennes.
*   Pelcat, Maxime (2010). _"[Rapid Prototyping and Dataflow-Based Code Generation for the 3GPP LTE eNodeB Physical Layer mapped onto Multi-Core DSPs](http://tel.archives-ouvertes.fr/docs/00/57/80/43/PDF/thesis_mpelcat_final_pdf.pdf)"_. PhD Thesis, INSA de Rennes.

### Technical Reports

#### 2015

*   Pelcat, Maxime; Desnos, Karol; Maggiani, Luca; Liu, Yanzhou; Heulot, Julien; Nezan, Jean-François; Bhattacharyya, Shuvra S. (2015) "[Models of Architecture](https://hal.archives-ouvertes.fr/hal-01244470/)", Technical Report PREESM/2015-12TR01.

#### 2014

*   Pelcat, Maxime; Desnos, Karol; Heulot, Julien; Guy, Clément; Nezan, Jean-François; Aridhi, Slaheddine (2014)  ["](/assets/publis/Technical_Report_PREESM_2014-05TR01.pdf)[Dataflow-Based Rapid Prototyping for Multicore DSP Systems](/assets/publis/Technical_Report_PREESM_2014-05TR01.pdf)["](/assets/publis/Technical_Report_PREESM_2014-05TR01.pdf), Technical Report PREESM/2014-05TR01.
