{"vcs1":{"timestamp_begin":1769427496.462666228, "rt":7.34, "ut":7.07, "st":0.20}}
{"vcselab":{"timestamp_begin":1769427503.856501366, "rt":0.33, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769427504.221920683, "rt":0.22, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769427496.205856212}
{"VCS_COMP_START_TIME": 1769427496.205856212}
{"VCS_COMP_END_TIME": 1769427504.488837385}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350948}}
{"vcselab": {"peak_mem": 173712}}
