/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [13:0] _00_;
  reg [9:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [9:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [14:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_17z = ~(celloutsig_0_9z[0] & celloutsig_0_12z[0]);
  assign celloutsig_0_29z = ~(celloutsig_0_5z & in_data[63]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z | celloutsig_1_2z);
  assign celloutsig_1_8z = ~(in_data[112] | celloutsig_1_0z);
  assign celloutsig_0_10z = ~(celloutsig_0_7z | celloutsig_0_6z);
  assign celloutsig_1_0z = ~(in_data[139] | in_data[150]);
  assign celloutsig_1_1z = ~celloutsig_1_0z;
  assign celloutsig_1_4z = ~celloutsig_1_3z;
  assign celloutsig_0_31z = ~celloutsig_0_29z;
  assign celloutsig_1_2z = in_data[96] ^ celloutsig_1_1z;
  assign celloutsig_1_13z = celloutsig_1_7z ^ celloutsig_1_0z;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 14'h0000;
    else _00_ <= { in_data[178:167], celloutsig_1_4z, celloutsig_1_2z };
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 10'h000;
    else _01_ <= { celloutsig_0_12z[15:7], celloutsig_0_17z };
  assign celloutsig_1_7z = { in_data[163:150], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_5z } <= in_data[185:165];
  assign celloutsig_0_4z = in_data[58:56] <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_16z = { celloutsig_1_14z[11:10], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_13z } <= { celloutsig_1_11z[4:3], celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_5z = { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } <= celloutsig_0_2z;
  assign celloutsig_0_7z = { celloutsig_0_2z[0], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z } <= { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5:1], celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_8z } * { in_data[107:104], celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_17z = _00_[7:4] * { celloutsig_1_12z[1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_8z = in_data[92:88] * { celloutsig_0_2z[2:1], celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[46:41], celloutsig_0_6z, celloutsig_0_1z } * { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_32z = - { celloutsig_0_22z[4:0], celloutsig_0_29z, celloutsig_0_2z };
  assign celloutsig_1_9z = { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } | { _00_[10:6], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_11z = _00_[9:0] | { _00_[5:4], celloutsig_1_10z };
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_2z } | { celloutsig_1_10z[5], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_9z[8:5], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_2z } | { _00_[12:7], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_10z[3:1], celloutsig_1_0z } | { celloutsig_1_17z[3:1], celloutsig_1_15z };
  assign celloutsig_0_12z = { in_data[33:17], celloutsig_0_10z, celloutsig_0_1z } | { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_22z = { in_data[46:44], celloutsig_0_1z, celloutsig_0_8z } | _01_[8:0];
  assign celloutsig_0_2z = in_data[30:28] | { in_data[30:29], celloutsig_0_1z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_15z = ^ { celloutsig_1_10z[5:0], celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_1_18z = ^ { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_16z };
  assign celloutsig_0_6z = ^ { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_1z = ^ { in_data[64:59], celloutsig_0_0z };
  assign celloutsig_0_0z = ~((in_data[80] & in_data[94]) | in_data[88]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_3z) | celloutsig_1_2z);
  assign { out_data[128], out_data[99:96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
