#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun  6 14:15:48 2025
# Process ID: 228707
# Current directory: /home/veronrd/veron_github/croc_soc/xilinx
# Command line: vivado /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.xpr
# Log file: /home/veronrd/veron_github/croc_soc/xilinx/vivado.log
# Journal file: /home/veronrd/veron_github/croc_soc/xilinx/vivado.jou
# Running On: veronrd-Precision-5680, OS: Linux, CPU Frequency: 882.106 MHz, CPU Physical cores: 14, Host memory: 66981 MB
#-----------------------------------------------------------
start_gui
open_project /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T TARGET_FPGA TARGET_RTL TARGET_SYNTHESIS TARGET_VIVADO TARGET_XILINX COMMON_CELLS_ASSERTS_OFF SYNTHESIS}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list CONFIG.C_PROBE_OUT0_WIDTH {3} CONFIG.C_PROBE_IN0_WIDTH {1}] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 10
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_PROBE_OUT0_WIDTH {1} CONFIG.C_NUM_PROBE_OUT {3}] [get_ips vio_0]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 10
wait_on_run vio_0_synth_1
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
delete_ip_run [get_files -of_objects [get_fileset vio_0] /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
set_property generate_synth_checkpoint false [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.vio/vio.srcs/sources_1/ip/vio/vio.xci] -no_script -reset -force -quiet
remove_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.vio/vio.srcs/sources_1/ip/vio/vio.xci
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
export_ip_user_files -of_objects  [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -reset -force -quiet
remove_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {3} CONFIG.Component_Name {vio}] [get_ips vio]
generate_target {instantiation_template} [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T COMMON_CELLS_ASSERTS_OFF SYNTHESIS}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run impl_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
close_design
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 10
wait_on_run synth_1
launch_runs impl_1 -jobs 10
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
open_run impl_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
