
stm32f4xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009a0  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000000c  08000b64  08000b64  00001b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08000b70  08000b70  00001b80  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08000b70  08000b70  00001b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08000b78  08000b80  00001b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b78  08000b78  00001b78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b7c  08000b7c  00001b7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b80  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000b80  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000b80  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001b80  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001239  00000000  00000000  00001bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000003f2  00000000  00000000  00002de9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000148  00000000  00000000  000031e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000000e9  00000000  00000000  00003328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002104  00000000  00000000  00003411  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001823  00000000  00000000  00005515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000091d5  00000000  00000000  00006d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000ff0d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000047c  00000000  00000000  0000ff50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000103cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000b4c 	.word	0x08000b4c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000b4c 	.word	0x08000b4c

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr

08000214 <delay>:
#include "stm32f446xx.h"
#include <stdint.h>
#include <string.h>

void delay(void)
{
 8000214:	b480      	push	{r7}
 8000216:	b083      	sub	sp, #12
 8000218:	af00      	add	r7, sp, #0
	for(uint32_t i = 0 ; i< 250000 ; i++);
 800021a:	2300      	movs	r3, #0
 800021c:	607b      	str	r3, [r7, #4]
 800021e:	e002      	b.n	8000226 <delay+0x12>
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	3301      	adds	r3, #1
 8000224:	607b      	str	r3, [r7, #4]
 8000226:	687b      	ldr	r3, [r7, #4]
 8000228:	4a04      	ldr	r2, [pc, #16]	@ (800023c <delay+0x28>)
 800022a:	4293      	cmp	r3, r2
 800022c:	d9f8      	bls.n	8000220 <delay+0xc>
}
 800022e:	bf00      	nop
 8000230:	bf00      	nop
 8000232:	370c      	adds	r7, #12
 8000234:	46bd      	mov	sp, r7
 8000236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800023a:	4770      	bx	lr
 800023c:	0003d08f 	.word	0x0003d08f

08000240 <SPI2_GPIOInits>:
 * PB13 --> SCK
 * PB14 --> MISO
 * PB15 --> MOSI
 */
void SPI2_GPIOInits(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b084      	sub	sp, #16
 8000244:	af00      	add	r7, sp, #0
	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 8000246:	4b11      	ldr	r3, [pc, #68]	@ (800028c <SPI2_GPIOInits+0x4c>)
 8000248:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800024a:	2302      	movs	r3, #2
 800024c:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 800024e:	2305      	movs	r3, #5
 8000250:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000252:	2300      	movs	r3, #0
 8000254:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000256:	2300      	movs	r3, #0
 8000258:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800025a:	2302      	movs	r3, #2
 800025c:	72bb      	strb	r3, [r7, #10]

	//SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 800025e:	230d      	movs	r3, #13
 8000260:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000262:	1d3b      	adds	r3, r7, #4
 8000264:	4618      	mov	r0, r3
 8000266:	f000 f95f 	bl	8000528 <GPIO_Init>

	//MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_15;
 800026a:	230f      	movs	r3, #15
 800026c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800026e:	1d3b      	adds	r3, r7, #4
 8000270:	4618      	mov	r0, r3
 8000272:	f000 f959 	bl	8000528 <GPIO_Init>
	//MISO
	//SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
	//GPIO_Init(&SPIPins);

	//NSS
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_12;
 8000276:	230c      	movs	r3, #12
 8000278:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800027a:	1d3b      	adds	r3, r7, #4
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f953 	bl	8000528 <GPIO_Init>
}
 8000282:	bf00      	nop
 8000284:	3710      	adds	r7, #16
 8000286:	46bd      	mov	sp, r7
 8000288:	bd80      	pop	{r7, pc}
 800028a:	bf00      	nop
 800028c:	40020400 	.word	0x40020400

08000290 <SPI2_Inits>:

void SPI2_Inits(void)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b084      	sub	sp, #16
 8000294:	af00      	add	r7, sp, #0
	SPI_Handle_t SPI2handle;
	SPI2handle.pSPIx = SPI2;
 8000296:	4b0c      	ldr	r3, [pc, #48]	@ (80002c8 <SPI2_Inits+0x38>)
 8000298:	607b      	str	r3, [r7, #4]
	SPI2handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800029a:	2301      	movs	r3, #1
 800029c:	727b      	strb	r3, [r7, #9]
	SPI2handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800029e:	2301      	movs	r3, #1
 80002a0:	723b      	strb	r3, [r7, #8]
	SPI2handle.SPIConfig.SPI_SclkSpeed = SPI_SCLK_SPEED_DIV8;
 80002a2:	2302      	movs	r3, #2
 80002a4:	72bb      	strb	r3, [r7, #10]
	SPI2handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 80002a6:	2300      	movs	r3, #0
 80002a8:	72fb      	strb	r3, [r7, #11]
	SPI2handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 80002aa:	2300      	movs	r3, #0
 80002ac:	737b      	strb	r3, [r7, #13]
	SPI2handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 80002ae:	2300      	movs	r3, #0
 80002b0:	733b      	strb	r3, [r7, #12]
	SPI2handle.SPIConfig.SPI_SSM = SPI_SSM_DI;//Hardware slave management
 80002b2:	2300      	movs	r3, #0
 80002b4:	73bb      	strb	r3, [r7, #14]

	SPI_Init(&SPI2handle);
 80002b6:	1d3b      	adds	r3, r7, #4
 80002b8:	4618      	mov	r0, r3
 80002ba:	f000 fb5d 	bl	8000978 <SPI_Init>
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40003800 	.word	0x40003800

080002cc <main>:
	GPIObtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;

	GPIO_Init(&GPIObtn);
}
int main(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b084      	sub	sp, #16
 80002d0:	af00      	add	r7, sp, #0
	char user_data[]="Hello world";
 80002d2:	4a15      	ldr	r2, [pc, #84]	@ (8000328 <main+0x5c>)
 80002d4:	1d3b      	adds	r3, r7, #4
 80002d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80002d8:	e883 0007 	stmia.w	r3, {r0, r1, r2}

	SPI2_GPIOInits();
 80002dc:	f7ff ffb0 	bl	8000240 <SPI2_GPIOInits>

	SPI2_Inits();
 80002e0:	f7ff ffd6 	bl	8000290 <SPI2_Inits>

	SPI_SSOEConfig(SPI2 , ENABLE);
 80002e4:	2101      	movs	r1, #1
 80002e6:	4811      	ldr	r0, [pc, #68]	@ (800032c <main+0x60>)
 80002e8:	f000 fbf0 	bl	8000acc <SPI_SSOEConfig>


	while(1)
	{
	while(!(GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13)));
 80002ec:	bf00      	nop
 80002ee:	210d      	movs	r1, #13
 80002f0:	480f      	ldr	r0, [pc, #60]	@ (8000330 <main+0x64>)
 80002f2:	f000 fabb 	bl	800086c <GPIO_ReadFromInputPin>
 80002f6:	4603      	mov	r3, r0
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d0f8      	beq.n	80002ee <main+0x22>

	delay();
 80002fc:	f7ff ff8a 	bl	8000214 <delay>
	//Enable the SPI2 Peripheral
	SPI_PeripheralControl(SPI2 ,ENABLE);
 8000300:	2101      	movs	r1, #1
 8000302:	480a      	ldr	r0, [pc, #40]	@ (800032c <main+0x60>)
 8000304:	f000 fbc6 	bl	8000a94 <SPI_PeripheralControl>

	SPI_SendData(SPI2,(uint8_t*)user_data,strlen(user_data));
 8000308:	1d3b      	adds	r3, r7, #4
 800030a:	4618      	mov	r0, r3
 800030c:	f7ff ff7a 	bl	8000204 <strlen>
 8000310:	4602      	mov	r2, r0
 8000312:	1d3b      	adds	r3, r7, #4
 8000314:	4619      	mov	r1, r3
 8000316:	4805      	ldr	r0, [pc, #20]	@ (800032c <main+0x60>)
 8000318:	f000 fb84 	bl	8000a24 <SPI_SendData>

	//Disable the SPI2 Peripheral
	SPI_PeripheralControl(SPI2 ,DISABLE);
 800031c:	2100      	movs	r1, #0
 800031e:	4803      	ldr	r0, [pc, #12]	@ (800032c <main+0x60>)
 8000320:	f000 fbb8 	bl	8000a94 <SPI_PeripheralControl>
	while(!(GPIO_ReadFromInputPin(GPIOC,GPIO_PIN_NO_13)));
 8000324:	e7e2      	b.n	80002ec <main+0x20>
 8000326:	bf00      	nop
 8000328:	08000b64 	.word	0x08000b64
 800032c:	40003800 	.word	0x40003800
 8000330:	40020800 	.word	0x40020800

08000334 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000334:	480d      	ldr	r0, [pc, #52]	@ (800036c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000336:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000338:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800033c:	480c      	ldr	r0, [pc, #48]	@ (8000370 <LoopForever+0x6>)
  ldr r1, =_edata
 800033e:	490d      	ldr	r1, [pc, #52]	@ (8000374 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000340:	4a0d      	ldr	r2, [pc, #52]	@ (8000378 <LoopForever+0xe>)
  movs r3, #0
 8000342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000344:	e002      	b.n	800034c <LoopCopyDataInit>

08000346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034a:	3304      	adds	r3, #4

0800034c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800034c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800034e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000350:	d3f9      	bcc.n	8000346 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000352:	4a0a      	ldr	r2, [pc, #40]	@ (800037c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000354:	4c0a      	ldr	r4, [pc, #40]	@ (8000380 <LoopForever+0x16>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000358:	e001      	b.n	800035e <LoopFillZerobss>

0800035a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800035c:	3204      	adds	r2, #4

0800035e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800035e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000360:	d3fb      	bcc.n	800035a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000362:	f000 fbcf 	bl	8000b04 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000366:	f7ff ffb1 	bl	80002cc <main>

0800036a <LoopForever>:

LoopForever:
  b LoopForever
 800036a:	e7fe      	b.n	800036a <LoopForever>
  ldr   r0, =_estack
 800036c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000374:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000378:	08000b80 	.word	0x08000b80
  ldr r2, =_sbss
 800037c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000380:	2000001c 	.word	0x2000001c

08000384 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000384:	e7fe      	b.n	8000384 <ADC_IRQHandler>
	...

08000388 <GPIO_PeriClockControl>:

#include "stm32f446xx_gpio_driver.h"


void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx , uint8_t EnorDi)
{
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	6078      	str	r0, [r7, #4]
 8000390:	460b      	mov	r3, r1
 8000392:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000394:	78fb      	ldrb	r3, [r7, #3]
 8000396:	2b01      	cmp	r3, #1
 8000398:	d157      	bne.n	800044a <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	4a59      	ldr	r2, [pc, #356]	@ (8000504 <GPIO_PeriClockControl+0x17c>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d106      	bne.n	80003b0 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 80003a2:	4b59      	ldr	r3, [pc, #356]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003a6:	4a58      	ldr	r2, [pc, #352]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003a8:	f043 0301 	orr.w	r3, r3, #1
 80003ac:	6313      	str	r3, [r2, #48]	@ 0x30
	}




}
 80003ae:	e0a3      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 80003b0:	687b      	ldr	r3, [r7, #4]
 80003b2:	4a56      	ldr	r2, [pc, #344]	@ (800050c <GPIO_PeriClockControl+0x184>)
 80003b4:	4293      	cmp	r3, r2
 80003b6:	d106      	bne.n	80003c6 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 80003b8:	4b53      	ldr	r3, [pc, #332]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003bc:	4a52      	ldr	r2, [pc, #328]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003be:	f043 0302 	orr.w	r3, r3, #2
 80003c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003c4:	e098      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	4a51      	ldr	r2, [pc, #324]	@ (8000510 <GPIO_PeriClockControl+0x188>)
 80003ca:	4293      	cmp	r3, r2
 80003cc:	d106      	bne.n	80003dc <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 80003ce:	4b4e      	ldr	r3, [pc, #312]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d2:	4a4d      	ldr	r2, [pc, #308]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003d4:	f043 0304 	orr.w	r3, r3, #4
 80003d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003da:	e08d      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	4a4d      	ldr	r2, [pc, #308]	@ (8000514 <GPIO_PeriClockControl+0x18c>)
 80003e0:	4293      	cmp	r3, r2
 80003e2:	d106      	bne.n	80003f2 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 80003e4:	4b48      	ldr	r3, [pc, #288]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003e8:	4a47      	ldr	r2, [pc, #284]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003ea:	f043 0308 	orr.w	r3, r3, #8
 80003ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f0:	e082      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	4a48      	ldr	r2, [pc, #288]	@ (8000518 <GPIO_PeriClockControl+0x190>)
 80003f6:	4293      	cmp	r3, r2
 80003f8:	d106      	bne.n	8000408 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003fa:	4b43      	ldr	r3, [pc, #268]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80003fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003fe:	4a42      	ldr	r2, [pc, #264]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000400:	f043 0310 	orr.w	r3, r3, #16
 8000404:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000406:	e077      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	4a44      	ldr	r2, [pc, #272]	@ (800051c <GPIO_PeriClockControl+0x194>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d106      	bne.n	800041e <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000410:	4b3d      	ldr	r3, [pc, #244]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000414:	4a3c      	ldr	r2, [pc, #240]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000416:	f043 0320 	orr.w	r3, r3, #32
 800041a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800041c:	e06c      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	4a3f      	ldr	r2, [pc, #252]	@ (8000520 <GPIO_PeriClockControl+0x198>)
 8000422:	4293      	cmp	r3, r2
 8000424:	d106      	bne.n	8000434 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000426:	4b38      	ldr	r3, [pc, #224]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800042a:	4a37      	ldr	r2, [pc, #220]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 800042c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000430:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000432:	e061      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	4a3b      	ldr	r2, [pc, #236]	@ (8000524 <GPIO_PeriClockControl+0x19c>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d15d      	bne.n	80004f8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 800043c:	4b32      	ldr	r3, [pc, #200]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 800043e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000440:	4a31      	ldr	r2, [pc, #196]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000442:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000446:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000448:	e056      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	4a2d      	ldr	r2, [pc, #180]	@ (8000504 <GPIO_PeriClockControl+0x17c>)
 800044e:	4293      	cmp	r3, r2
 8000450:	d106      	bne.n	8000460 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000452:	4b2d      	ldr	r3, [pc, #180]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000456:	4a2c      	ldr	r2, [pc, #176]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000458:	f023 0301 	bic.w	r3, r3, #1
 800045c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800045e:	e04b      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOB)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	4a2a      	ldr	r2, [pc, #168]	@ (800050c <GPIO_PeriClockControl+0x184>)
 8000464:	4293      	cmp	r3, r2
 8000466:	d106      	bne.n	8000476 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 8000468:	4b27      	ldr	r3, [pc, #156]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 800046a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800046c:	4a26      	ldr	r2, [pc, #152]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 800046e:	f023 0302 	bic.w	r3, r3, #2
 8000472:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000474:	e040      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOC)
 8000476:	687b      	ldr	r3, [r7, #4]
 8000478:	4a25      	ldr	r2, [pc, #148]	@ (8000510 <GPIO_PeriClockControl+0x188>)
 800047a:	4293      	cmp	r3, r2
 800047c:	d106      	bne.n	800048c <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800047e:	4b22      	ldr	r3, [pc, #136]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000480:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000482:	4a21      	ldr	r2, [pc, #132]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000484:	f023 0304 	bic.w	r3, r3, #4
 8000488:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800048a:	e035      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOD)
 800048c:	687b      	ldr	r3, [r7, #4]
 800048e:	4a21      	ldr	r2, [pc, #132]	@ (8000514 <GPIO_PeriClockControl+0x18c>)
 8000490:	4293      	cmp	r3, r2
 8000492:	d106      	bne.n	80004a2 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000494:	4b1c      	ldr	r3, [pc, #112]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 8000496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000498:	4a1b      	ldr	r2, [pc, #108]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 800049a:	f023 0308 	bic.w	r3, r3, #8
 800049e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a0:	e02a      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80004a2:	687b      	ldr	r3, [r7, #4]
 80004a4:	4a1c      	ldr	r2, [pc, #112]	@ (8000518 <GPIO_PeriClockControl+0x190>)
 80004a6:	4293      	cmp	r3, r2
 80004a8:	d106      	bne.n	80004b8 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 80004aa:	4b17      	ldr	r3, [pc, #92]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ae:	4a16      	ldr	r2, [pc, #88]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004b0:	f023 0310 	bic.w	r3, r3, #16
 80004b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004b6:	e01f      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOF)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	4a18      	ldr	r2, [pc, #96]	@ (800051c <GPIO_PeriClockControl+0x194>)
 80004bc:	4293      	cmp	r3, r2
 80004be:	d106      	bne.n	80004ce <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 80004c0:	4b11      	ldr	r3, [pc, #68]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004c4:	4a10      	ldr	r2, [pc, #64]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004c6:	f023 0320 	bic.w	r3, r3, #32
 80004ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004cc:	e014      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOG)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	4a13      	ldr	r2, [pc, #76]	@ (8000520 <GPIO_PeriClockControl+0x198>)
 80004d2:	4293      	cmp	r3, r2
 80004d4:	d106      	bne.n	80004e4 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 80004d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004da:	4a0b      	ldr	r2, [pc, #44]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e2:	e009      	b.n	80004f8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOH)
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4a0f      	ldr	r2, [pc, #60]	@ (8000524 <GPIO_PeriClockControl+0x19c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d105      	bne.n	80004f8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 80004ec:	4b06      	ldr	r3, [pc, #24]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f0:	4a05      	ldr	r2, [pc, #20]	@ (8000508 <GPIO_PeriClockControl+0x180>)
 80004f2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004f8:	bf00      	nop
 80004fa:	370c      	adds	r7, #12
 80004fc:	46bd      	mov	sp, r7
 80004fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000502:	4770      	bx	lr
 8000504:	40020000 	.word	0x40020000
 8000508:	40023800 	.word	0x40023800
 800050c:	40020400 	.word	0x40020400
 8000510:	40020800 	.word	0x40020800
 8000514:	40020c00 	.word	0x40020c00
 8000518:	40021000 	.word	0x40021000
 800051c:	40021400 	.word	0x40021400
 8000520:	40021800 	.word	0x40021800
 8000524:	40021c00 	.word	0x40021c00

08000528 <GPIO_Init>:

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b086      	sub	sp, #24
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0;
 8000530:	2300      	movs	r3, #0
 8000532:	617b      	str	r3, [r7, #20]

	//Enable peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx , ENABLE);
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	2101      	movs	r1, #1
 800053a:	4618      	mov	r0, r3
 800053c:	f7ff ff24 	bl	8000388 <GPIO_PeriClockControl>

	//configure mode

	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	795b      	ldrb	r3, [r3, #5]
 8000544:	2b03      	cmp	r3, #3
 8000546:	d81f      	bhi.n	8000588 <GPIO_Init+0x60>
	{
		//non interrupt
		temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	795b      	ldrb	r3, [r3, #5]
 800054c:	461a      	mov	r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	791b      	ldrb	r3, [r3, #4]
 8000552:	005b      	lsls	r3, r3, #1
 8000554:	fa02 f303 	lsl.w	r3, r2, r3
 8000558:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	681a      	ldr	r2, [r3, #0]
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	791b      	ldrb	r3, [r3, #4]
 8000564:	4619      	mov	r1, r3
 8000566:	2303      	movs	r3, #3
 8000568:	408b      	lsls	r3, r1
 800056a:	43db      	mvns	r3, r3
 800056c:	4619      	mov	r1, r3
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	400a      	ands	r2, r1
 8000574:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	6819      	ldr	r1, [r3, #0]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	697a      	ldr	r2, [r7, #20]
 8000582:	430a      	orrs	r2, r1
 8000584:	601a      	str	r2, [r3, #0]
 8000586:	e0c9      	b.n	800071c <GPIO_Init+0x1f4>
	}else
	{
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	795b      	ldrb	r3, [r3, #5]
 800058c:	2b04      	cmp	r3, #4
 800058e:	d117      	bne.n	80005c0 <GPIO_Init+0x98>
		{
			//1.Configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000590:	4b47      	ldr	r3, [pc, #284]	@ (80006b0 <GPIO_Init+0x188>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	687a      	ldr	r2, [r7, #4]
 8000596:	7912      	ldrb	r2, [r2, #4]
 8000598:	4611      	mov	r1, r2
 800059a:	2201      	movs	r2, #1
 800059c:	408a      	lsls	r2, r1
 800059e:	4611      	mov	r1, r2
 80005a0:	4a43      	ldr	r2, [pc, #268]	@ (80006b0 <GPIO_Init+0x188>)
 80005a2:	430b      	orrs	r3, r1
 80005a4:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing RTSR bit for as it might be 1
 80005a6:	4b42      	ldr	r3, [pc, #264]	@ (80006b0 <GPIO_Init+0x188>)
 80005a8:	689b      	ldr	r3, [r3, #8]
 80005aa:	687a      	ldr	r2, [r7, #4]
 80005ac:	7912      	ldrb	r2, [r2, #4]
 80005ae:	4611      	mov	r1, r2
 80005b0:	2201      	movs	r2, #1
 80005b2:	408a      	lsls	r2, r1
 80005b4:	43d2      	mvns	r2, r2
 80005b6:	4611      	mov	r1, r2
 80005b8:	4a3d      	ldr	r2, [pc, #244]	@ (80006b0 <GPIO_Init+0x188>)
 80005ba:	400b      	ands	r3, r1
 80005bc:	6093      	str	r3, [r2, #8]
 80005be:	e035      	b.n	800062c <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	795b      	ldrb	r3, [r3, #5]
 80005c4:	2b05      	cmp	r3, #5
 80005c6:	d117      	bne.n	80005f8 <GPIO_Init+0xd0>
		{
			//1.Configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005c8:	4b39      	ldr	r3, [pc, #228]	@ (80006b0 <GPIO_Init+0x188>)
 80005ca:	689b      	ldr	r3, [r3, #8]
 80005cc:	687a      	ldr	r2, [r7, #4]
 80005ce:	7912      	ldrb	r2, [r2, #4]
 80005d0:	4611      	mov	r1, r2
 80005d2:	2201      	movs	r2, #1
 80005d4:	408a      	lsls	r2, r1
 80005d6:	4611      	mov	r1, r2
 80005d8:	4a35      	ldr	r2, [pc, #212]	@ (80006b0 <GPIO_Init+0x188>)
 80005da:	430b      	orrs	r3, r1
 80005dc:	6093      	str	r3, [r2, #8]
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);		//Clearing FTSR bit for as it might be 1
 80005de:	4b34      	ldr	r3, [pc, #208]	@ (80006b0 <GPIO_Init+0x188>)
 80005e0:	68db      	ldr	r3, [r3, #12]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	7912      	ldrb	r2, [r2, #4]
 80005e6:	4611      	mov	r1, r2
 80005e8:	2201      	movs	r2, #1
 80005ea:	408a      	lsls	r2, r1
 80005ec:	43d2      	mvns	r2, r2
 80005ee:	4611      	mov	r1, r2
 80005f0:	4a2f      	ldr	r2, [pc, #188]	@ (80006b0 <GPIO_Init+0x188>)
 80005f2:	400b      	ands	r3, r1
 80005f4:	60d3      	str	r3, [r2, #12]
 80005f6:	e019      	b.n	800062c <GPIO_Init+0x104>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	795b      	ldrb	r3, [r3, #5]
 80005fc:	2b06      	cmp	r3, #6
 80005fe:	d115      	bne.n	800062c <GPIO_Init+0x104>
		{
			//1.Configure both FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000600:	4b2b      	ldr	r3, [pc, #172]	@ (80006b0 <GPIO_Init+0x188>)
 8000602:	689b      	ldr	r3, [r3, #8]
 8000604:	687a      	ldr	r2, [r7, #4]
 8000606:	7912      	ldrb	r2, [r2, #4]
 8000608:	4611      	mov	r1, r2
 800060a:	2201      	movs	r2, #1
 800060c:	408a      	lsls	r2, r1
 800060e:	4611      	mov	r1, r2
 8000610:	4a27      	ldr	r2, [pc, #156]	@ (80006b0 <GPIO_Init+0x188>)
 8000612:	430b      	orrs	r3, r1
 8000614:	6093      	str	r3, [r2, #8]
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000616:	4b26      	ldr	r3, [pc, #152]	@ (80006b0 <GPIO_Init+0x188>)
 8000618:	68db      	ldr	r3, [r3, #12]
 800061a:	687a      	ldr	r2, [r7, #4]
 800061c:	7912      	ldrb	r2, [r2, #4]
 800061e:	4611      	mov	r1, r2
 8000620:	2201      	movs	r2, #1
 8000622:	408a      	lsls	r2, r1
 8000624:	4611      	mov	r1, r2
 8000626:	4a22      	ldr	r2, [pc, #136]	@ (80006b0 <GPIO_Init+0x188>)
 8000628:	430b      	orrs	r3, r1
 800062a:	60d3      	str	r3, [r2, #12]
		}

		//2.Configure the GPIO port selection in the SYSCFG_EXTICR
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	791b      	ldrb	r3, [r3, #4]
 8000630:	089b      	lsrs	r3, r3, #2
 8000632:	74fb      	strb	r3, [r7, #19]
		temp2 =pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	791b      	ldrb	r3, [r3, #4]
 8000638:	f003 0303 	and.w	r3, r3, #3
 800063c:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	4a1c      	ldr	r2, [pc, #112]	@ (80006b4 <GPIO_Init+0x18c>)
 8000644:	4293      	cmp	r3, r2
 8000646:	d045      	beq.n	80006d4 <GPIO_Init+0x1ac>
 8000648:	687b      	ldr	r3, [r7, #4]
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a1a      	ldr	r2, [pc, #104]	@ (80006b8 <GPIO_Init+0x190>)
 800064e:	4293      	cmp	r3, r2
 8000650:	d02b      	beq.n	80006aa <GPIO_Init+0x182>
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	4a19      	ldr	r2, [pc, #100]	@ (80006bc <GPIO_Init+0x194>)
 8000658:	4293      	cmp	r3, r2
 800065a:	d024      	beq.n	80006a6 <GPIO_Init+0x17e>
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	4a17      	ldr	r2, [pc, #92]	@ (80006c0 <GPIO_Init+0x198>)
 8000662:	4293      	cmp	r3, r2
 8000664:	d01d      	beq.n	80006a2 <GPIO_Init+0x17a>
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	4a16      	ldr	r2, [pc, #88]	@ (80006c4 <GPIO_Init+0x19c>)
 800066c:	4293      	cmp	r3, r2
 800066e:	d016      	beq.n	800069e <GPIO_Init+0x176>
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	4a14      	ldr	r2, [pc, #80]	@ (80006c8 <GPIO_Init+0x1a0>)
 8000676:	4293      	cmp	r3, r2
 8000678:	d00f      	beq.n	800069a <GPIO_Init+0x172>
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	4a13      	ldr	r2, [pc, #76]	@ (80006cc <GPIO_Init+0x1a4>)
 8000680:	4293      	cmp	r3, r2
 8000682:	d008      	beq.n	8000696 <GPIO_Init+0x16e>
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a11      	ldr	r2, [pc, #68]	@ (80006d0 <GPIO_Init+0x1a8>)
 800068a:	4293      	cmp	r3, r2
 800068c:	d101      	bne.n	8000692 <GPIO_Init+0x16a>
 800068e:	2307      	movs	r3, #7
 8000690:	e021      	b.n	80006d6 <GPIO_Init+0x1ae>
 8000692:	2300      	movs	r3, #0
 8000694:	e01f      	b.n	80006d6 <GPIO_Init+0x1ae>
 8000696:	2306      	movs	r3, #6
 8000698:	e01d      	b.n	80006d6 <GPIO_Init+0x1ae>
 800069a:	2305      	movs	r3, #5
 800069c:	e01b      	b.n	80006d6 <GPIO_Init+0x1ae>
 800069e:	2304      	movs	r3, #4
 80006a0:	e019      	b.n	80006d6 <GPIO_Init+0x1ae>
 80006a2:	2303      	movs	r3, #3
 80006a4:	e017      	b.n	80006d6 <GPIO_Init+0x1ae>
 80006a6:	2302      	movs	r3, #2
 80006a8:	e015      	b.n	80006d6 <GPIO_Init+0x1ae>
 80006aa:	2301      	movs	r3, #1
 80006ac:	e013      	b.n	80006d6 <GPIO_Init+0x1ae>
 80006ae:	bf00      	nop
 80006b0:	40013c00 	.word	0x40013c00
 80006b4:	40020000 	.word	0x40020000
 80006b8:	40020400 	.word	0x40020400
 80006bc:	40020800 	.word	0x40020800
 80006c0:	40020c00 	.word	0x40020c00
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40021400 	.word	0x40021400
 80006cc:	40021800 	.word	0x40021800
 80006d0:	40021c00 	.word	0x40021c00
 80006d4:	2300      	movs	r3, #0
 80006d6:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 80006d8:	4b61      	ldr	r3, [pc, #388]	@ (8000860 <GPIO_Init+0x338>)
 80006da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006dc:	4a60      	ldr	r2, [pc, #384]	@ (8000860 <GPIO_Init+0x338>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e2:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] |= portcode << ( temp2 * 4);
 80006e4:	4a5f      	ldr	r2, [pc, #380]	@ (8000864 <GPIO_Init+0x33c>)
 80006e6:	7cfb      	ldrb	r3, [r7, #19]
 80006e8:	3302      	adds	r3, #2
 80006ea:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006ee:	7c79      	ldrb	r1, [r7, #17]
 80006f0:	7cbb      	ldrb	r3, [r7, #18]
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	fa01 f303 	lsl.w	r3, r1, r3
 80006f8:	4618      	mov	r0, r3
 80006fa:	495a      	ldr	r1, [pc, #360]	@ (8000864 <GPIO_Init+0x33c>)
 80006fc:	7cfb      	ldrb	r3, [r7, #19]
 80006fe:	4302      	orrs	r2, r0
 8000700:	3302      	adds	r3, #2
 8000702:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


		//3. Enable the EXTI    interrupt delivery using IMR
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000706:	4b58      	ldr	r3, [pc, #352]	@ (8000868 <GPIO_Init+0x340>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	687a      	ldr	r2, [r7, #4]
 800070c:	7912      	ldrb	r2, [r2, #4]
 800070e:	4611      	mov	r1, r2
 8000710:	2201      	movs	r2, #1
 8000712:	408a      	lsls	r2, r1
 8000714:	4611      	mov	r1, r2
 8000716:	4a54      	ldr	r2, [pc, #336]	@ (8000868 <GPIO_Init+0x340>)
 8000718:	430b      	orrs	r3, r1
 800071a:	6013      	str	r3, [r2, #0]
	}

	temp = 0;
 800071c:	2300      	movs	r3, #0
 800071e:	617b      	str	r3, [r7, #20]

	//configure speed
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	799b      	ldrb	r3, [r3, #6]
 8000724:	461a      	mov	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	791b      	ldrb	r3, [r3, #4]
 800072a:	005b      	lsls	r3, r3, #1
 800072c:	fa02 f303 	lsl.w	r3, r2, r3
 8000730:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	689a      	ldr	r2, [r3, #8]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	791b      	ldrb	r3, [r3, #4]
 800073c:	4619      	mov	r1, r3
 800073e:	2303      	movs	r3, #3
 8000740:	408b      	lsls	r3, r1
 8000742:	43db      	mvns	r3, r3
 8000744:	4619      	mov	r1, r3
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	681b      	ldr	r3, [r3, #0]
 800074a:	400a      	ands	r2, r1
 800074c:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	681b      	ldr	r3, [r3, #0]
 8000752:	6899      	ldr	r1, [r3, #8]
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	697a      	ldr	r2, [r7, #20]
 800075a:	430a      	orrs	r2, r1
 800075c:	609a      	str	r2, [r3, #8]

	temp = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	617b      	str	r3, [r7, #20]

	//configure pupd settings
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	79db      	ldrb	r3, [r3, #7]
 8000766:	461a      	mov	r2, r3
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	791b      	ldrb	r3, [r3, #4]
 800076c:	005b      	lsls	r3, r3, #1
 800076e:	fa02 f303 	lsl.w	r3, r2, r3
 8000772:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	68da      	ldr	r2, [r3, #12]
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	791b      	ldrb	r3, [r3, #4]
 800077e:	4619      	mov	r1, r3
 8000780:	2303      	movs	r3, #3
 8000782:	408b      	lsls	r3, r1
 8000784:	43db      	mvns	r3, r3
 8000786:	4619      	mov	r1, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	400a      	ands	r2, r1
 800078e:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	68d9      	ldr	r1, [r3, #12]
 8000796:	687b      	ldr	r3, [r7, #4]
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	697a      	ldr	r2, [r7, #20]
 800079c:	430a      	orrs	r2, r1
 800079e:	60da      	str	r2, [r3, #12]

	temp=0;
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT)
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	795b      	ldrb	r3, [r3, #5]
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d11f      	bne.n	80007ec <GPIO_Init+0x2c4>
	{
	//configure optype
	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	7a1b      	ldrb	r3, [r3, #8]
 80007b0:	461a      	mov	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	791b      	ldrb	r3, [r3, #4]
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 80007bc:	687b      	ldr	r3, [r7, #4]
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	685a      	ldr	r2, [r3, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
 80007c4:	791b      	ldrb	r3, [r3, #4]
 80007c6:	4619      	mov	r1, r3
 80007c8:	2301      	movs	r3, #1
 80007ca:	408b      	lsls	r3, r1
 80007cc:	43db      	mvns	r3, r3
 80007ce:	4619      	mov	r1, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	400a      	ands	r2, r1
 80007d6:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	6859      	ldr	r1, [r3, #4]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	697a      	ldr	r2, [r7, #20]
 80007e4:	430a      	orrs	r2, r1
 80007e6:	605a      	str	r2, [r3, #4]

	temp = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	617b      	str	r3, [r7, #20]
	}
	//configure the alt functionality
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	795b      	ldrb	r3, [r3, #5]
 80007f0:	2b02      	cmp	r3, #2
 80007f2:	d131      	bne.n	8000858 <GPIO_Init+0x330>
	{
		uint8_t temp1,temp2;
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	791b      	ldrb	r3, [r3, #4]
 80007f8:	08db      	lsrs	r3, r3, #3
 80007fa:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	791b      	ldrb	r3, [r3, #4]
 8000800:	f003 0307 	and.w	r3, r3, #7
 8000804:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << ( 4 *  temp2 ) );
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	7c3a      	ldrb	r2, [r7, #16]
 800080c:	3208      	adds	r2, #8
 800080e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000812:	7bfb      	ldrb	r3, [r7, #15]
 8000814:	009b      	lsls	r3, r3, #2
 8000816:	220f      	movs	r2, #15
 8000818:	fa02 f303 	lsl.w	r3, r2, r3
 800081c:	43db      	mvns	r3, r3
 800081e:	4618      	mov	r0, r3
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	7c3a      	ldrb	r2, [r7, #16]
 8000826:	4001      	ands	r1, r0
 8000828:	3208      	adds	r2, #8
 800082a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode <<( 4 *  temp2 ) );
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	7c3a      	ldrb	r2, [r7, #16]
 8000834:	3208      	adds	r2, #8
 8000836:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	7a5b      	ldrb	r3, [r3, #9]
 800083e:	461a      	mov	r2, r3
 8000840:	7bfb      	ldrb	r3, [r7, #15]
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	4618      	mov	r0, r3
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	681b      	ldr	r3, [r3, #0]
 800084e:	7c3a      	ldrb	r2, [r7, #16]
 8000850:	4301      	orrs	r1, r0
 8000852:	3208      	adds	r2, #8
 8000854:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}




}
 8000858:	bf00      	nop
 800085a:	3718      	adds	r7, #24
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40013800 	.word	0x40013800
 8000868:	40013c00 	.word	0x40013c00

0800086c <GPIO_ReadFromInputPin>:
	}

}

uint8_t GPIO_ReadFromInputPin(GPIO_RegDef_t *pGPIOx , uint8_t PinNumber)
{
 800086c:	b480      	push	{r7}
 800086e:	b083      	sub	sp, #12
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
 8000874:	460b      	mov	r3, r1
 8000876:	70fb      	strb	r3, [r7, #3]

	return (uint8_t)( (pGPIOx->IDR >> PinNumber) & 0x00000001 );
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	691a      	ldr	r2, [r3, #16]
 800087c:	78fb      	ldrb	r3, [r7, #3]
 800087e:	fa22 f303 	lsr.w	r3, r2, r3
 8000882:	b2db      	uxtb	r3, r3
 8000884:	f003 0301 	and.w	r3, r3, #1
 8000888:	b2db      	uxtb	r3, r3
}
 800088a:	4618      	mov	r0, r3
 800088c:	370c      	adds	r7, #12
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
	...

08000898 <SPI_PeriClockControl>:
 */
#include "stm32f446xx_spi_driver.h"


void SPI_PeriClockControl(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000898:	b480      	push	{r7}
 800089a:	b083      	sub	sp, #12
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	460b      	mov	r3, r1
 80008a2:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80008a4:	78fb      	ldrb	r3, [r7, #3]
 80008a6:	2b01      	cmp	r3, #1
 80008a8:	d12b      	bne.n	8000902 <SPI_PeriClockControl+0x6a>
		{
			if(pSPIx == SPI1)
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	4a2d      	ldr	r2, [pc, #180]	@ (8000964 <SPI_PeriClockControl+0xcc>)
 80008ae:	4293      	cmp	r3, r2
 80008b0:	d106      	bne.n	80008c0 <SPI_PeriClockControl+0x28>
			{
				SPI1_PCLK_EN();
 80008b2:	4b2d      	ldr	r3, [pc, #180]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008b6:	4a2c      	ldr	r2, [pc, #176]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008b8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80008bc:	6453      	str	r3, [r2, #68]	@ 0x44
			}else if(pSPIx == SPI4)
			{
				SPI4_PCLK_DI();
			}
		}
}
 80008be:	e04b      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4a2a      	ldr	r2, [pc, #168]	@ (800096c <SPI_PeriClockControl+0xd4>)
 80008c4:	4293      	cmp	r3, r2
 80008c6:	d106      	bne.n	80008d6 <SPI_PeriClockControl+0x3e>
				SPI2_PCLK_EN();
 80008c8:	4b27      	ldr	r3, [pc, #156]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008cc:	4a26      	ldr	r2, [pc, #152]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008d2:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008d4:	e040      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4a25      	ldr	r2, [pc, #148]	@ (8000970 <SPI_PeriClockControl+0xd8>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d106      	bne.n	80008ec <SPI_PeriClockControl+0x54>
				SPI3_PCLK_EN();
 80008de:	4b22      	ldr	r3, [pc, #136]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008e2:	4a21      	ldr	r2, [pc, #132]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80008e8:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008ea:	e035      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	4a21      	ldr	r2, [pc, #132]	@ (8000974 <SPI_PeriClockControl+0xdc>)
 80008f0:	4293      	cmp	r3, r2
 80008f2:	d131      	bne.n	8000958 <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_EN();
 80008f4:	4b1c      	ldr	r3, [pc, #112]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80008f8:	4a1b      	ldr	r2, [pc, #108]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 80008fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fe:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000900:	e02a      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			if(pSPIx == SPI1)
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4a17      	ldr	r2, [pc, #92]	@ (8000964 <SPI_PeriClockControl+0xcc>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d106      	bne.n	8000918 <SPI_PeriClockControl+0x80>
				SPI1_PCLK_DI();
 800090a:	4b17      	ldr	r3, [pc, #92]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800090e:	4a16      	ldr	r2, [pc, #88]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 8000910:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000914:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000916:	e01f      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI2)
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	4a14      	ldr	r2, [pc, #80]	@ (800096c <SPI_PeriClockControl+0xd4>)
 800091c:	4293      	cmp	r3, r2
 800091e:	d106      	bne.n	800092e <SPI_PeriClockControl+0x96>
				SPI2_PCLK_DI();
 8000920:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	4a10      	ldr	r2, [pc, #64]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 8000926:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800092a:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800092c:	e014      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI3)
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	4a0f      	ldr	r2, [pc, #60]	@ (8000970 <SPI_PeriClockControl+0xd8>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d106      	bne.n	8000944 <SPI_PeriClockControl+0xac>
				SPI3_PCLK_DI();
 8000936:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800093a:	4a0b      	ldr	r2, [pc, #44]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 800093c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000940:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000942:	e009      	b.n	8000958 <SPI_PeriClockControl+0xc0>
			}else if(pSPIx == SPI4)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a0b      	ldr	r2, [pc, #44]	@ (8000974 <SPI_PeriClockControl+0xdc>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d105      	bne.n	8000958 <SPI_PeriClockControl+0xc0>
				SPI4_PCLK_DI();
 800094c:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 800094e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000950:	4a05      	ldr	r2, [pc, #20]	@ (8000968 <SPI_PeriClockControl+0xd0>)
 8000952:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000956:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	40013000 	.word	0x40013000
 8000968:	40023800 	.word	0x40023800
 800096c:	40003800 	.word	0x40003800
 8000970:	40003c00 	.word	0x40003c00
 8000974:	40013400 	.word	0x40013400

08000978 <SPI_Init>:


void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	b084      	sub	sp, #16
 800097c:	af00      	add	r7, sp, #0
 800097e:	6078      	str	r0, [r7, #4]
	//Enable peripheral Clock
	SPI_PeriClockControl(pSPIHandle->pSPIx , ENABLE);
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	2101      	movs	r1, #1
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff ff86 	bl	8000898 <SPI_PeriClockControl>

	//Configure SPI_CR1 register
	uint32_t tempreg=0;
 800098c:	2300      	movs	r3, #0
 800098e:	60fb      	str	r3, [r7, #12]

	//1.Configure the device mode
	tempreg |=pSPIHandle->SPIConfig.SPI_DeviceMode << 2;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	791b      	ldrb	r3, [r3, #4]
 8000994:	009b      	lsls	r3, r3, #2
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	4313      	orrs	r3, r2
 800099a:	60fb      	str	r3, [r7, #12]

	//2.Configure the BusConfig
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	795b      	ldrb	r3, [r3, #5]
 80009a0:	2b01      	cmp	r3, #1
 80009a2:	d104      	bne.n	80009ae <SPI_Init+0x36>
	{
		//bidi mode should be cleared
		tempreg &= ~( 1<< 15);
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009aa:	60fb      	str	r3, [r7, #12]
 80009ac:	e014      	b.n	80009d8 <SPI_Init+0x60>
	}else if (pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	795b      	ldrb	r3, [r3, #5]
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	d104      	bne.n	80009c0 <SPI_Init+0x48>
	{
		//bidi mode should be set
		tempreg |= ( 1<< 15);
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80009bc:	60fb      	str	r3, [r7, #12]
 80009be:	e00b      	b.n	80009d8 <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	795b      	ldrb	r3, [r3, #5]
 80009c4:	2b03      	cmp	r3, #3
 80009c6:	d107      	bne.n	80009d8 <SPI_Init+0x60>
	{
		//BIDI mode should be cleared
		tempreg &= ~( 1<< 15);
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80009ce:	60fb      	str	r3, [r7, #12]
		//RXONLY bit must be set
		tempreg |= ( 1<< 10);
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80009d6:	60fb      	str	r3, [r7, #12]
	}
	//3. Configure the spi serial clock speed (baud rate)
	tempreg |=pSPIHandle->SPIConfig.SPI_SclkSpeed << 3;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	799b      	ldrb	r3, [r3, #6]
 80009dc:	00db      	lsls	r3, r3, #3
 80009de:	68fa      	ldr	r2, [r7, #12]
 80009e0:	4313      	orrs	r3, r2
 80009e2:	60fb      	str	r3, [r7, #12]

	//4. Configure the DFF
	tempreg |=pSPIHandle->SPIConfig.SPI_DFF << 11;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	79db      	ldrb	r3, [r3, #7]
 80009e8:	02db      	lsls	r3, r3, #11
 80009ea:	68fa      	ldr	r2, [r7, #12]
 80009ec:	4313      	orrs	r3, r2
 80009ee:	60fb      	str	r3, [r7, #12]

	//5. Configure the CPOL
	tempreg |=pSPIHandle->SPIConfig.SPI_CPOL << 1;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	7a5b      	ldrb	r3, [r3, #9]
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	68fa      	ldr	r2, [r7, #12]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	60fb      	str	r3, [r7, #12]

	//6. Configure the CPHA
	tempreg |=pSPIHandle->SPIConfig.SPI_CPHA << 0;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	7a1b      	ldrb	r3, [r3, #8]
 8000a00:	461a      	mov	r2, r3
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	4313      	orrs	r3, r2
 8000a06:	60fb      	str	r3, [r7, #12]

	//7. Configure the SSM
	tempreg |=pSPIHandle->SPIConfig.SPI_SSM << 9;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	7a9b      	ldrb	r3, [r3, #10]
 8000a0c:	025b      	lsls	r3, r3, #9
 8000a0e:	68fa      	ldr	r2, [r7, #12]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempreg;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	68fa      	ldr	r2, [r7, #12]
 8000a1a:	601a      	str	r2, [r3, #0]


}
 8000a1c:	bf00      	nop
 8000a1e:	3710      	adds	r7, #16
 8000a20:	46bd      	mov	sp, r7
 8000a22:	bd80      	pop	{r7, pc}

08000a24 <SPI_SendData>:
	}
}


void SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer,uint32_t Len)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b085      	sub	sp, #20
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
	while(Len > 0)
 8000a30:	e026      	b.n	8000a80 <SPI_SendData+0x5c>
	{
		//1. Wait for TXE flag to set
		while (!(pSPIx->SR & (1 << 1)));
 8000a32:	bf00      	nop
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	689b      	ldr	r3, [r3, #8]
 8000a38:	f003 0302 	and.w	r3, r3, #2
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d0f9      	beq.n	8000a34 <SPI_SendData+0x10>

		//2.Check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << 11))
 8000a40:	68fb      	ldr	r3, [r7, #12]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d00e      	beq.n	8000a6a <SPI_SendData+0x46>
		{
			//16 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *((uint16_t*)pTxBuffer);
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	881b      	ldrh	r3, [r3, #0]
 8000a50:	461a      	mov	r2, r3
 8000a52:	68fb      	ldr	r3, [r7, #12]
 8000a54:	60da      	str	r2, [r3, #12]

			//2. Decrement length twice
			Len--;
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	3b01      	subs	r3, #1
 8000a5a:	607b      	str	r3, [r7, #4]
			Len--;
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	3b01      	subs	r3, #1
 8000a60:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			(uint16_t*)pTxBuffer++;
 8000a62:	68bb      	ldr	r3, [r7, #8]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	e00a      	b.n	8000a80 <SPI_SendData+0x5c>
		}
		else
		{
			//8 bit DFF
			//1.Load data into the DR
			pSPIx->DR = *pTxBuffer;
 8000a6a:	68bb      	ldr	r3, [r7, #8]
 8000a6c:	781b      	ldrb	r3, [r3, #0]
 8000a6e:	461a      	mov	r2, r3
 8000a70:	68fb      	ldr	r3, [r7, #12]
 8000a72:	60da      	str	r2, [r3, #12]

			//2. Decrement length
			Len--;
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	3b01      	subs	r3, #1
 8000a78:	607b      	str	r3, [r7, #4]

			//3. Increment the data buffer pointer
			pTxBuffer++;
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d1d5      	bne.n	8000a32 <SPI_SendData+0xe>
		}
	}
}
 8000a86:	bf00      	nop
 8000a88:	bf00      	nop
 8000a8a:	3714      	adds	r7, #20
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a92:	4770      	bx	lr

08000a94 <SPI_PeripheralControl>:
{

}

void SPI_PeripheralControl(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000a94:	b480      	push	{r7}
 8000a96:	b083      	sub	sp, #12
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000aa0:	78fb      	ldrb	r3, [r7, #3]
 8000aa2:	2b01      	cmp	r3, #1
 8000aa4:	d106      	bne.n	8000ab4 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= ( 1 << 6);
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	681b      	ldr	r3, [r3, #0]
 8000aaa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	601a      	str	r2, [r3, #0]
	}else
	{
		pSPIx->CR1 &= ~( 1 << 6);
	}
}
 8000ab2:	e005      	b.n	8000ac0 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~( 1 << 6);
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	601a      	str	r2, [r3, #0]
}
 8000ac0:	bf00      	nop
 8000ac2:	370c      	adds	r7, #12
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aca:	4770      	bx	lr

08000acc <SPI_SSOEConfig>:
			pSPIx->CR1 &= ~( 1 << 8);
		}
}

void SPI_SSOEConfig(SPI_RegDef_t *pSPIx , uint8_t EnorDi)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	460b      	mov	r3, r1
 8000ad6:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000ad8:	78fb      	ldrb	r3, [r7, #3]
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d106      	bne.n	8000aec <SPI_SSOEConfig+0x20>
		{
			pSPIx->CR2 |= ( 1 << 2);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f043 0204 	orr.w	r2, r3, #4
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	605a      	str	r2, [r3, #4]
		}else
		{
			pSPIx->CR2 &= ~( 1 << 2);
		}
}
 8000aea:	e005      	b.n	8000af8 <SPI_SSOEConfig+0x2c>
			pSPIx->CR2 &= ~( 1 << 2);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	685b      	ldr	r3, [r3, #4]
 8000af0:	f023 0204 	bic.w	r2, r3, #4
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	605a      	str	r2, [r3, #4]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr

08000b04 <__libc_init_array>:
 8000b04:	b570      	push	{r4, r5, r6, lr}
 8000b06:	4d0d      	ldr	r5, [pc, #52]	@ (8000b3c <__libc_init_array+0x38>)
 8000b08:	4c0d      	ldr	r4, [pc, #52]	@ (8000b40 <__libc_init_array+0x3c>)
 8000b0a:	1b64      	subs	r4, r4, r5
 8000b0c:	10a4      	asrs	r4, r4, #2
 8000b0e:	2600      	movs	r6, #0
 8000b10:	42a6      	cmp	r6, r4
 8000b12:	d109      	bne.n	8000b28 <__libc_init_array+0x24>
 8000b14:	4d0b      	ldr	r5, [pc, #44]	@ (8000b44 <__libc_init_array+0x40>)
 8000b16:	4c0c      	ldr	r4, [pc, #48]	@ (8000b48 <__libc_init_array+0x44>)
 8000b18:	f000 f818 	bl	8000b4c <_init>
 8000b1c:	1b64      	subs	r4, r4, r5
 8000b1e:	10a4      	asrs	r4, r4, #2
 8000b20:	2600      	movs	r6, #0
 8000b22:	42a6      	cmp	r6, r4
 8000b24:	d105      	bne.n	8000b32 <__libc_init_array+0x2e>
 8000b26:	bd70      	pop	{r4, r5, r6, pc}
 8000b28:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b2c:	4798      	blx	r3
 8000b2e:	3601      	adds	r6, #1
 8000b30:	e7ee      	b.n	8000b10 <__libc_init_array+0xc>
 8000b32:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b36:	4798      	blx	r3
 8000b38:	3601      	adds	r6, #1
 8000b3a:	e7f2      	b.n	8000b22 <__libc_init_array+0x1e>
 8000b3c:	08000b78 	.word	0x08000b78
 8000b40:	08000b78 	.word	0x08000b78
 8000b44:	08000b78 	.word	0x08000b78
 8000b48:	08000b7c 	.word	0x08000b7c

08000b4c <_init>:
 8000b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4e:	bf00      	nop
 8000b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b52:	bc08      	pop	{r3}
 8000b54:	469e      	mov	lr, r3
 8000b56:	4770      	bx	lr

08000b58 <_fini>:
 8000b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b5a:	bf00      	nop
 8000b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b5e:	bc08      	pop	{r3}
 8000b60:	469e      	mov	lr, r3
 8000b62:	4770      	bx	lr
