# compile verilog/system verilog design source files
verilog xil_defaultlib  "line_sim_func_synth.v"
verilog xil_defaultlib  "../../../../MiniSys.srcs/sim_1/new/line_sim.v"

# Do not sort compile order
nosort
