
STEP_MOTOR_0004.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000324c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  0800330c  0800330c  0001330c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080033a4  080033a4  000133a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080033ac  080033ac  000133ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080033b0  080033b0  000133b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000098  20000000  080033b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000025c  20000098  0800344c  00020098  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200002f4  0800344c  000202f4  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 10 .debug_info   000133d3  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002304  00000000  00000000  00033493  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000b043  00000000  00000000  00035797  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000df8  00000000  00000000  000407e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000dc8  00000000  00000000  000415d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006f5c  00000000  00000000  000423a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000049bc  00000000  00000000  000492fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0004dcb8  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000024a0  00000000  00000000  0004dd34  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000098 	.word	0x20000098
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080032f4 	.word	0x080032f4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000009c 	.word	0x2000009c
 8000104:	080032f4 	.word	0x080032f4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f830 	bl	80002b4 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	0415      	lsls	r5, r2, #16
 8000268:	0c2d      	lsrs	r5, r5, #16
 800026a:	002e      	movs	r6, r5
 800026c:	b580      	push	{r7, lr}
 800026e:	0407      	lsls	r7, r0, #16
 8000270:	0c14      	lsrs	r4, r2, #16
 8000272:	0c3f      	lsrs	r7, r7, #16
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	437e      	muls	r6, r7
 800027a:	435d      	muls	r5, r3
 800027c:	4367      	muls	r7, r4
 800027e:	4363      	muls	r3, r4
 8000280:	197f      	adds	r7, r7, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	19e4      	adds	r4, r4, r7
 8000286:	469c      	mov	ip, r3
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2380      	movs	r3, #128	; 0x80
 800028e:	025b      	lsls	r3, r3, #9
 8000290:	4698      	mov	r8, r3
 8000292:	44c4      	add	ip, r8
 8000294:	464b      	mov	r3, r9
 8000296:	4351      	muls	r1, r2
 8000298:	4343      	muls	r3, r0
 800029a:	0436      	lsls	r6, r6, #16
 800029c:	0c36      	lsrs	r6, r6, #16
 800029e:	0c25      	lsrs	r5, r4, #16
 80002a0:	0424      	lsls	r4, r4, #16
 80002a2:	4465      	add	r5, ip
 80002a4:	19a4      	adds	r4, r4, r6
 80002a6:	1859      	adds	r1, r3, r1
 80002a8:	1949      	adds	r1, r1, r5
 80002aa:	0020      	movs	r0, r4
 80002ac:	bc0c      	pop	{r2, r3}
 80002ae:	4690      	mov	r8, r2
 80002b0:	4699      	mov	r9, r3
 80002b2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b4 <__udivmoddi4>:
 80002b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b6:	4657      	mov	r7, sl
 80002b8:	464e      	mov	r6, r9
 80002ba:	4645      	mov	r5, r8
 80002bc:	46de      	mov	lr, fp
 80002be:	b5e0      	push	{r5, r6, r7, lr}
 80002c0:	0004      	movs	r4, r0
 80002c2:	b083      	sub	sp, #12
 80002c4:	000d      	movs	r5, r1
 80002c6:	4692      	mov	sl, r2
 80002c8:	4699      	mov	r9, r3
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d82f      	bhi.n	800032e <__udivmoddi4+0x7a>
 80002ce:	d02c      	beq.n	800032a <__udivmoddi4+0x76>
 80002d0:	4649      	mov	r1, r9
 80002d2:	4650      	mov	r0, sl
 80002d4:	f000 f8ae 	bl	8000434 <__clzdi2>
 80002d8:	0029      	movs	r1, r5
 80002da:	0006      	movs	r6, r0
 80002dc:	0020      	movs	r0, r4
 80002de:	f000 f8a9 	bl	8000434 <__clzdi2>
 80002e2:	1a33      	subs	r3, r6, r0
 80002e4:	4698      	mov	r8, r3
 80002e6:	3b20      	subs	r3, #32
 80002e8:	469b      	mov	fp, r3
 80002ea:	d500      	bpl.n	80002ee <__udivmoddi4+0x3a>
 80002ec:	e074      	b.n	80003d8 <__udivmoddi4+0x124>
 80002ee:	4653      	mov	r3, sl
 80002f0:	465a      	mov	r2, fp
 80002f2:	4093      	lsls	r3, r2
 80002f4:	001f      	movs	r7, r3
 80002f6:	4653      	mov	r3, sl
 80002f8:	4642      	mov	r2, r8
 80002fa:	4093      	lsls	r3, r2
 80002fc:	001e      	movs	r6, r3
 80002fe:	42af      	cmp	r7, r5
 8000300:	d829      	bhi.n	8000356 <__udivmoddi4+0xa2>
 8000302:	d026      	beq.n	8000352 <__udivmoddi4+0x9e>
 8000304:	465b      	mov	r3, fp
 8000306:	1ba4      	subs	r4, r4, r6
 8000308:	41bd      	sbcs	r5, r7
 800030a:	2b00      	cmp	r3, #0
 800030c:	da00      	bge.n	8000310 <__udivmoddi4+0x5c>
 800030e:	e079      	b.n	8000404 <__udivmoddi4+0x150>
 8000310:	2200      	movs	r2, #0
 8000312:	2300      	movs	r3, #0
 8000314:	9200      	str	r2, [sp, #0]
 8000316:	9301      	str	r3, [sp, #4]
 8000318:	2301      	movs	r3, #1
 800031a:	465a      	mov	r2, fp
 800031c:	4093      	lsls	r3, r2
 800031e:	9301      	str	r3, [sp, #4]
 8000320:	2301      	movs	r3, #1
 8000322:	4642      	mov	r2, r8
 8000324:	4093      	lsls	r3, r2
 8000326:	9300      	str	r3, [sp, #0]
 8000328:	e019      	b.n	800035e <__udivmoddi4+0xaa>
 800032a:	4282      	cmp	r2, r0
 800032c:	d9d0      	bls.n	80002d0 <__udivmoddi4+0x1c>
 800032e:	2200      	movs	r2, #0
 8000330:	2300      	movs	r3, #0
 8000332:	9200      	str	r2, [sp, #0]
 8000334:	9301      	str	r3, [sp, #4]
 8000336:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <__udivmoddi4+0x8c>
 800033c:	601c      	str	r4, [r3, #0]
 800033e:	605d      	str	r5, [r3, #4]
 8000340:	9800      	ldr	r0, [sp, #0]
 8000342:	9901      	ldr	r1, [sp, #4]
 8000344:	b003      	add	sp, #12
 8000346:	bc3c      	pop	{r2, r3, r4, r5}
 8000348:	4690      	mov	r8, r2
 800034a:	4699      	mov	r9, r3
 800034c:	46a2      	mov	sl, r4
 800034e:	46ab      	mov	fp, r5
 8000350:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000352:	42a3      	cmp	r3, r4
 8000354:	d9d6      	bls.n	8000304 <__udivmoddi4+0x50>
 8000356:	2200      	movs	r2, #0
 8000358:	2300      	movs	r3, #0
 800035a:	9200      	str	r2, [sp, #0]
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	4643      	mov	r3, r8
 8000360:	2b00      	cmp	r3, #0
 8000362:	d0e8      	beq.n	8000336 <__udivmoddi4+0x82>
 8000364:	07fb      	lsls	r3, r7, #31
 8000366:	0872      	lsrs	r2, r6, #1
 8000368:	431a      	orrs	r2, r3
 800036a:	4646      	mov	r6, r8
 800036c:	087b      	lsrs	r3, r7, #1
 800036e:	e00e      	b.n	800038e <__udivmoddi4+0xda>
 8000370:	42ab      	cmp	r3, r5
 8000372:	d101      	bne.n	8000378 <__udivmoddi4+0xc4>
 8000374:	42a2      	cmp	r2, r4
 8000376:	d80c      	bhi.n	8000392 <__udivmoddi4+0xde>
 8000378:	1aa4      	subs	r4, r4, r2
 800037a:	419d      	sbcs	r5, r3
 800037c:	2001      	movs	r0, #1
 800037e:	1924      	adds	r4, r4, r4
 8000380:	416d      	adcs	r5, r5
 8000382:	2100      	movs	r1, #0
 8000384:	3e01      	subs	r6, #1
 8000386:	1824      	adds	r4, r4, r0
 8000388:	414d      	adcs	r5, r1
 800038a:	2e00      	cmp	r6, #0
 800038c:	d006      	beq.n	800039c <__udivmoddi4+0xe8>
 800038e:	42ab      	cmp	r3, r5
 8000390:	d9ee      	bls.n	8000370 <__udivmoddi4+0xbc>
 8000392:	3e01      	subs	r6, #1
 8000394:	1924      	adds	r4, r4, r4
 8000396:	416d      	adcs	r5, r5
 8000398:	2e00      	cmp	r6, #0
 800039a:	d1f8      	bne.n	800038e <__udivmoddi4+0xda>
 800039c:	465b      	mov	r3, fp
 800039e:	9800      	ldr	r0, [sp, #0]
 80003a0:	9901      	ldr	r1, [sp, #4]
 80003a2:	1900      	adds	r0, r0, r4
 80003a4:	4169      	adcs	r1, r5
 80003a6:	2b00      	cmp	r3, #0
 80003a8:	db22      	blt.n	80003f0 <__udivmoddi4+0x13c>
 80003aa:	002b      	movs	r3, r5
 80003ac:	465a      	mov	r2, fp
 80003ae:	40d3      	lsrs	r3, r2
 80003b0:	002a      	movs	r2, r5
 80003b2:	4644      	mov	r4, r8
 80003b4:	40e2      	lsrs	r2, r4
 80003b6:	001c      	movs	r4, r3
 80003b8:	465b      	mov	r3, fp
 80003ba:	0015      	movs	r5, r2
 80003bc:	2b00      	cmp	r3, #0
 80003be:	db2c      	blt.n	800041a <__udivmoddi4+0x166>
 80003c0:	0026      	movs	r6, r4
 80003c2:	409e      	lsls	r6, r3
 80003c4:	0033      	movs	r3, r6
 80003c6:	0026      	movs	r6, r4
 80003c8:	4647      	mov	r7, r8
 80003ca:	40be      	lsls	r6, r7
 80003cc:	0032      	movs	r2, r6
 80003ce:	1a80      	subs	r0, r0, r2
 80003d0:	4199      	sbcs	r1, r3
 80003d2:	9000      	str	r0, [sp, #0]
 80003d4:	9101      	str	r1, [sp, #4]
 80003d6:	e7ae      	b.n	8000336 <__udivmoddi4+0x82>
 80003d8:	4642      	mov	r2, r8
 80003da:	2320      	movs	r3, #32
 80003dc:	1a9b      	subs	r3, r3, r2
 80003de:	4652      	mov	r2, sl
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	4641      	mov	r1, r8
 80003e4:	0013      	movs	r3, r2
 80003e6:	464a      	mov	r2, r9
 80003e8:	408a      	lsls	r2, r1
 80003ea:	0017      	movs	r7, r2
 80003ec:	431f      	orrs	r7, r3
 80003ee:	e782      	b.n	80002f6 <__udivmoddi4+0x42>
 80003f0:	4642      	mov	r2, r8
 80003f2:	2320      	movs	r3, #32
 80003f4:	1a9b      	subs	r3, r3, r2
 80003f6:	002a      	movs	r2, r5
 80003f8:	4646      	mov	r6, r8
 80003fa:	409a      	lsls	r2, r3
 80003fc:	0023      	movs	r3, r4
 80003fe:	40f3      	lsrs	r3, r6
 8000400:	4313      	orrs	r3, r2
 8000402:	e7d5      	b.n	80003b0 <__udivmoddi4+0xfc>
 8000404:	4642      	mov	r2, r8
 8000406:	2320      	movs	r3, #32
 8000408:	2100      	movs	r1, #0
 800040a:	1a9b      	subs	r3, r3, r2
 800040c:	2200      	movs	r2, #0
 800040e:	9100      	str	r1, [sp, #0]
 8000410:	9201      	str	r2, [sp, #4]
 8000412:	2201      	movs	r2, #1
 8000414:	40da      	lsrs	r2, r3
 8000416:	9201      	str	r2, [sp, #4]
 8000418:	e782      	b.n	8000320 <__udivmoddi4+0x6c>
 800041a:	4642      	mov	r2, r8
 800041c:	2320      	movs	r3, #32
 800041e:	0026      	movs	r6, r4
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	40de      	lsrs	r6, r3
 8000424:	002f      	movs	r7, r5
 8000426:	46b4      	mov	ip, r6
 8000428:	4097      	lsls	r7, r2
 800042a:	4666      	mov	r6, ip
 800042c:	003b      	movs	r3, r7
 800042e:	4333      	orrs	r3, r6
 8000430:	e7c9      	b.n	80003c6 <__udivmoddi4+0x112>
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__clzdi2>:
 8000434:	b510      	push	{r4, lr}
 8000436:	2900      	cmp	r1, #0
 8000438:	d103      	bne.n	8000442 <__clzdi2+0xe>
 800043a:	f000 f807 	bl	800044c <__clzsi2>
 800043e:	3020      	adds	r0, #32
 8000440:	e002      	b.n	8000448 <__clzdi2+0x14>
 8000442:	1c08      	adds	r0, r1, #0
 8000444:	f000 f802 	bl	800044c <__clzsi2>
 8000448:	bd10      	pop	{r4, pc}
 800044a:	46c0      	nop			; (mov r8, r8)

0800044c <__clzsi2>:
 800044c:	211c      	movs	r1, #28
 800044e:	2301      	movs	r3, #1
 8000450:	041b      	lsls	r3, r3, #16
 8000452:	4298      	cmp	r0, r3
 8000454:	d301      	bcc.n	800045a <__clzsi2+0xe>
 8000456:	0c00      	lsrs	r0, r0, #16
 8000458:	3910      	subs	r1, #16
 800045a:	0a1b      	lsrs	r3, r3, #8
 800045c:	4298      	cmp	r0, r3
 800045e:	d301      	bcc.n	8000464 <__clzsi2+0x18>
 8000460:	0a00      	lsrs	r0, r0, #8
 8000462:	3908      	subs	r1, #8
 8000464:	091b      	lsrs	r3, r3, #4
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0x22>
 800046a:	0900      	lsrs	r0, r0, #4
 800046c:	3904      	subs	r1, #4
 800046e:	a202      	add	r2, pc, #8	; (adr r2, 8000478 <__clzsi2+0x2c>)
 8000470:	5c10      	ldrb	r0, [r2, r0]
 8000472:	1840      	adds	r0, r0, r1
 8000474:	4770      	bx	lr
 8000476:	46c0      	nop			; (mov r8, r8)
 8000478:	02020304 	.word	0x02020304
 800047c:	01010101 	.word	0x01010101
	...

08000488 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800048c:	2214      	movs	r2, #20
 800048e:	2100      	movs	r1, #0
 8000490:	a803      	add	r0, sp, #12
 8000492:	f002 ff27 	bl	80032e4 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000496:	4b1c      	ldr	r3, [pc, #112]	; (8000508 <MX_GPIO_Init+0x80>)
 8000498:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800049a:	2280      	movs	r2, #128	; 0x80
 800049c:	4311      	orrs	r1, r2
 800049e:	62d9      	str	r1, [r3, #44]	; 0x2c
 80004a0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80004a2:	400a      	ands	r2, r1
 80004a4:	9200      	str	r2, [sp, #0]
 80004a6:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004aa:	2401      	movs	r4, #1
 80004ac:	4322      	orrs	r2, r4
 80004ae:	62da      	str	r2, [r3, #44]	; 0x2c
 80004b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004b2:	4022      	ands	r2, r4
 80004b4:	9201      	str	r2, [sp, #4]
 80004b6:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80004ba:	2202      	movs	r2, #2
 80004bc:	4311      	orrs	r1, r2
 80004be:	62d9      	str	r1, [r3, #44]	; 0x2c
 80004c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004c2:	401a      	ands	r2, r3
 80004c4:	9202      	str	r2, [sp, #8]
 80004c6:	9b02      	ldr	r3, [sp, #8]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|DIR_Pin|STEPPER_ENABLE_Pin|GPIO_PIN_10
 80004c8:	25a0      	movs	r5, #160	; 0xa0
 80004ca:	05ed      	lsls	r5, r5, #23
 80004cc:	2200      	movs	r2, #0
 80004ce:	21f2      	movs	r1, #242	; 0xf2
 80004d0:	0109      	lsls	r1, r1, #4
 80004d2:	0028      	movs	r0, r5
 80004d4:	f001 f8a6 	bl	8001624 <HAL_GPIO_WritePin>
                          |PIN_1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PA5 DIR_Pin STEPPER_ENABLE_Pin PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|DIR_Pin|STEPPER_ENABLE_Pin|GPIO_PIN_10;
 80004d8:	23e4      	movs	r3, #228	; 0xe4
 80004da:	00db      	lsls	r3, r3, #3
 80004dc:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004de:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004e0:	2300      	movs	r3, #0
 80004e2:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004e4:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004e6:	a903      	add	r1, sp, #12
 80004e8:	0028      	movs	r0, r5
 80004ea:	f000 ffd7 	bl	800149c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_1_Pin */
  GPIO_InitStruct.Pin = PIN_1_Pin;
 80004ee:	2380      	movs	r3, #128	; 0x80
 80004f0:	011b      	lsls	r3, r3, #4
 80004f2:	9303      	str	r3, [sp, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004f4:	9404      	str	r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80004f6:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80004f8:	2303      	movs	r3, #3
 80004fa:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(PIN_1_GPIO_Port, &GPIO_InitStruct);
 80004fc:	a903      	add	r1, sp, #12
 80004fe:	0028      	movs	r0, r5
 8000500:	f000 ffcc 	bl	800149c <HAL_GPIO_Init>

}
 8000504:	b009      	add	sp, #36	; 0x24
 8000506:	bd30      	pop	{r4, r5, pc}
 8000508:	40021000 	.word	0x40021000

0800050c <stepper_initialize>:
{
 800050c:	b510      	push	{r4, lr}
 800050e:	0004      	movs	r4, r0
	HAL_GPIO_WritePin(GPIOA, STEPPER_ENABLE_Pin, GPIO_PIN_RESET);		// step motor enable aktif eder. lowa çekilmeli
 8000510:	2200      	movs	r2, #0
 8000512:	2180      	movs	r1, #128	; 0x80
 8000514:	0089      	lsls	r1, r1, #2
 8000516:	20a0      	movs	r0, #160	; 0xa0
 8000518:	05c0      	lsls	r0, r0, #23
 800051a:	f001 f883 	bl	8001624 <HAL_GPIO_WritePin>
	switch (motor_yonu)
 800051e:	2c00      	cmp	r4, #0
 8000520:	d009      	beq.n	8000536 <stepper_initialize+0x2a>
 8000522:	2c01      	cmp	r4, #1
 8000524:	d00f      	beq.n	8000546 <stepper_initialize+0x3a>
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_SET);
 8000526:	2201      	movs	r2, #1
 8000528:	2180      	movs	r1, #128	; 0x80
 800052a:	0049      	lsls	r1, r1, #1
 800052c:	20a0      	movs	r0, #160	; 0xa0
 800052e:	05c0      	lsls	r0, r0, #23
 8000530:	f001 f878 	bl	8001624 <HAL_GPIO_WritePin>
}
 8000534:	e006      	b.n	8000544 <stepper_initialize+0x38>
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2180      	movs	r1, #128	; 0x80
 800053a:	0049      	lsls	r1, r1, #1
 800053c:	20a0      	movs	r0, #160	; 0xa0
 800053e:	05c0      	lsls	r0, r0, #23
 8000540:	f001 f870 	bl	8001624 <HAL_GPIO_WritePin>
}
 8000544:	bd10      	pop	{r4, pc}
			HAL_GPIO_WritePin(GPIOA, DIR_Pin, GPIO_PIN_SET);
 8000546:	2201      	movs	r2, #1
 8000548:	2180      	movs	r1, #128	; 0x80
 800054a:	0049      	lsls	r1, r1, #1
 800054c:	20a0      	movs	r0, #160	; 0xa0
 800054e:	05c0      	lsls	r0, r0, #23
 8000550:	f001 f868 	bl	8001624 <HAL_GPIO_WritePin>
			break;
 8000554:	e7f6      	b.n	8000544 <stepper_initialize+0x38>
	...

08000558 <paket_parser>:
{
 8000558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800055a:	46de      	mov	lr, fp
 800055c:	4657      	mov	r7, sl
 800055e:	464e      	mov	r6, r9
 8000560:	4645      	mov	r5, r8
 8000562:	b5e0      	push	{r5, r6, r7, lr}
 8000564:	b087      	sub	sp, #28
	for(int i=0; i<VERI_BOYUTU;i++)
 8000566:	2300      	movs	r3, #0
 8000568:	e05e      	b.n	8000628 <paket_parser+0xd0>
						    		emir_no_sayac++;
 800056a:	4b54      	ldr	r3, [pc, #336]	; (80006bc <paket_parser+0x164>)
 800056c:	6819      	ldr	r1, [r3, #0]
 800056e:	3101      	adds	r1, #1
 8000570:	6019      	str	r1, [r3, #0]
 8000572:	e006      	b.n	8000582 <paket_parser+0x2a>
						    for(int i=2;i<=11;i++)
 8000574:	3201      	adds	r2, #1
 8000576:	2a0b      	cmp	r2, #11
 8000578:	dc15      	bgt.n	80005a6 <paket_parser+0x4e>
						    	if(myRxData[i]==48)// myRxDatanýn veri datasi 2-11 arasý 0 ise
 800057a:	4951      	ldr	r1, [pc, #324]	; (80006c0 <paket_parser+0x168>)
 800057c:	5c89      	ldrb	r1, [r1, r2]
 800057e:	2930      	cmp	r1, #48	; 0x30
 8000580:	d0f3      	beq.n	800056a <paket_parser+0x12>
						    	if(emir_no_sayac==10)
 8000582:	494e      	ldr	r1, [pc, #312]	; (80006bc <paket_parser+0x164>)
 8000584:	6809      	ldr	r1, [r1, #0]
 8000586:	290a      	cmp	r1, #10
 8000588:	d1f4      	bne.n	8000574 <paket_parser+0x1c>
						    		data_satir_sayisi[0]=myRxData[12];//Toplam satýr sayisi yazilir
 800058a:	494e      	ldr	r1, [pc, #312]	; (80006c4 <paket_parser+0x16c>)
 800058c:	700c      	strb	r4, [r1, #0]
						    		data_satir_sayisi[1]=myRxData[13];
 800058e:	7048      	strb	r0, [r1, #1]
						    		emir_no_boyut=10*data_satir_sayisi[0]+data_satir_sayisi[1]*1;
 8000590:	00a1      	lsls	r1, r4, #2
 8000592:	1861      	adds	r1, r4, r1
 8000594:	004b      	lsls	r3, r1, #1
 8000596:	b2d9      	uxtb	r1, r3
 8000598:	1841      	adds	r1, r0, r1
 800059a:	4b4b      	ldr	r3, [pc, #300]	; (80006c8 <paket_parser+0x170>)
 800059c:	7019      	strb	r1, [r3, #0]
						    		myTxData[16]=';'+'8'+'000000000'+'A'+data_satir_sayisi[1]+'\n'+'\r';//paket aldim datasi c# a gonderilir.
 800059e:	1f41      	subs	r1, r0, #5
 80005a0:	4b4a      	ldr	r3, [pc, #296]	; (80006cc <paket_parser+0x174>)
 80005a2:	7419      	strb	r1, [r3, #16]
 80005a4:	e7e6      	b.n	8000574 <paket_parser+0x1c>
 80005a6:	9b02      	ldr	r3, [sp, #8]
 80005a8:	9001      	str	r0, [sp, #4]
						    paket_index=paket_aldim_flag;
 80005aa:	4a49      	ldr	r2, [pc, #292]	; (80006d0 <paket_parser+0x178>)
 80005ac:	6811      	ldr	r1, [r2, #0]
 80005ae:	b2ca      	uxtb	r2, r1
							excel_emir_no_array[0+paket_aldim_flag+paket_index]=paket_icindeki_data_arrayi[2];
 80005b0:	9104      	str	r1, [sp, #16]
 80005b2:	9202      	str	r2, [sp, #8]
 80005b4:	4693      	mov	fp, r2
 80005b6:	4459      	add	r1, fp
 80005b8:	9105      	str	r1, [sp, #20]
 80005ba:	4846      	ldr	r0, [pc, #280]	; (80006d4 <paket_parser+0x17c>)
 80005bc:	000a      	movs	r2, r1
 80005be:	4651      	mov	r1, sl
 80005c0:	5481      	strb	r1, [r0, r2]
							excel_emir_no_array[1+paket_aldim_flag+paket_index]=paket_icindeki_data_arrayi[3];
 80005c2:	9904      	ldr	r1, [sp, #16]
 80005c4:	1c4a      	adds	r2, r1, #1
 80005c6:	4692      	mov	sl, r2
 80005c8:	44da      	add	sl, fp
 80005ca:	0002      	movs	r2, r0
 80005cc:	4651      	mov	r1, sl
 80005ce:	4648      	mov	r0, r9
 80005d0:	5450      	strb	r0, [r2, r1]
							excel_adim_sayisi_array[0+paket_aldim_flag+paket_index]=paket_icindeki_data_arrayi[4];
 80005d2:	4a41      	ldr	r2, [pc, #260]	; (80006d8 <paket_parser+0x180>)
 80005d4:	4691      	mov	r9, r2
 80005d6:	9905      	ldr	r1, [sp, #20]
 80005d8:	4640      	mov	r0, r8
 80005da:	5450      	strb	r0, [r2, r1]
							excel_adim_sayisi_array[1+paket_aldim_flag+1+paket_index]=paket_icindeki_data_arrayi[5];
 80005dc:	9904      	ldr	r1, [sp, #16]
 80005de:	1c8a      	adds	r2, r1, #2
 80005e0:	4690      	mov	r8, r2
 80005e2:	44d8      	add	r8, fp
 80005e4:	464a      	mov	r2, r9
 80005e6:	4641      	mov	r1, r8
 80005e8:	4660      	mov	r0, ip
 80005ea:	5450      	strb	r0, [r2, r1]
							excel_adim_sayisi_array[2+paket_aldim_flag+2+paket_index]=paket_icindeki_data_arrayi[6];
 80005ec:	9904      	ldr	r1, [sp, #16]
 80005ee:	1d0a      	adds	r2, r1, #4
 80005f0:	4694      	mov	ip, r2
 80005f2:	44dc      	add	ip, fp
 80005f4:	464a      	mov	r2, r9
 80005f6:	4661      	mov	r1, ip
 80005f8:	5457      	strb	r7, [r2, r1]
							excel_adim_sayisi_array[3+paket_aldim_flag+3+paket_index]=paket_icindeki_data_arrayi[7];
 80005fa:	9a04      	ldr	r2, [sp, #16]
 80005fc:	3206      	adds	r2, #6
 80005fe:	445a      	add	r2, fp
 8000600:	4649      	mov	r1, r9
 8000602:	548e      	strb	r6, [r1, r2]
							excel_bekleme_suresi_array[0+paket_aldim_flag+paket_index]=paket_icindeki_data_arrayi[8];
 8000604:	4a35      	ldr	r2, [pc, #212]	; (80006dc <paket_parser+0x184>)
 8000606:	9905      	ldr	r1, [sp, #20]
 8000608:	5455      	strb	r5, [r2, r1]
							excel_bekleme_suresi_array[1+paket_aldim_flag+1+paket_index]=paket_icindeki_data_arrayi[9];
 800060a:	4641      	mov	r1, r8
 800060c:	4668      	mov	r0, sp
 800060e:	7b00      	ldrb	r0, [r0, #12]
 8000610:	5450      	strb	r0, [r2, r1]
							excel_emir_tekrar_sayisi_array[0+paket_aldim_flag+2+paket_index]=paket_icindeki_data_arrayi[10];
 8000612:	4a33      	ldr	r2, [pc, #204]	; (80006e0 <paket_parser+0x188>)
 8000614:	5454      	strb	r4, [r2, r1]
							excel_emir_tekrar_sayisi_array[1+paket_aldim_flag+3+paket_index]=paket_icindeki_data_arrayi[11];
 8000616:	4661      	mov	r1, ip
 8000618:	4668      	mov	r0, sp
 800061a:	7900      	ldrb	r0, [r0, #4]
 800061c:	5450      	strb	r0, [r2, r1]
						    paket_index++;
 800061e:	4659      	mov	r1, fp
 8000620:	3101      	adds	r1, #1
 8000622:	4a30      	ldr	r2, [pc, #192]	; (80006e4 <paket_parser+0x18c>)
 8000624:	7011      	strb	r1, [r2, #0]
	for(int i=0; i<VERI_BOYUTU;i++)
 8000626:	3301      	adds	r3, #1
 8000628:	2b10      	cmp	r3, #16
 800062a:	dc3a      	bgt.n	80006a2 <paket_parser+0x14a>
			if(myRxData[i]==SENKRON_BYTE)
 800062c:	4a24      	ldr	r2, [pc, #144]	; (80006c0 <paket_parser+0x168>)
 800062e:	5cd2      	ldrb	r2, [r2, r3]
 8000630:	2a3b      	cmp	r2, #59	; 0x3b
 8000632:	d1f8      	bne.n	8000626 <paket_parser+0xce>
				basladi_flag=1;
 8000634:	2101      	movs	r1, #1
 8000636:	4a2c      	ldr	r2, [pc, #176]	; (80006e8 <paket_parser+0x190>)
 8000638:	7011      	strb	r1, [r2, #0]
				if(myRxData[14]==END_BYTE_L && myRxData[15]==END_BYTE_H)
 800063a:	4a21      	ldr	r2, [pc, #132]	; (80006c0 <paket_parser+0x168>)
 800063c:	7b92      	ldrb	r2, [r2, #14]
 800063e:	2a0d      	cmp	r2, #13
 8000640:	d1f1      	bne.n	8000626 <paket_parser+0xce>
 8000642:	4a1f      	ldr	r2, [pc, #124]	; (80006c0 <paket_parser+0x168>)
 8000644:	7bd2      	ldrb	r2, [r2, #15]
 8000646:	2a0a      	cmp	r2, #10
 8000648:	d1ed      	bne.n	8000626 <paket_parser+0xce>
					bitti_flag=1;
 800064a:	4a28      	ldr	r2, [pc, #160]	; (80006ec <paket_parser+0x194>)
 800064c:	7011      	strb	r1, [r2, #0]
					paket_icindeki_data_arrayi[0] = myRxData[2];
 800064e:	4a1c      	ldr	r2, [pc, #112]	; (80006c0 <paket_parser+0x168>)
 8000650:	7890      	ldrb	r0, [r2, #2]
 8000652:	4927      	ldr	r1, [pc, #156]	; (80006f0 <paket_parser+0x198>)
 8000654:	7008      	strb	r0, [r1, #0]
					paket_icindeki_data_arrayi[1] = myRxData[3];
 8000656:	78d0      	ldrb	r0, [r2, #3]
 8000658:	7048      	strb	r0, [r1, #1]
					paket_icindeki_data_arrayi[2] = myRxData[4];
 800065a:	7910      	ldrb	r0, [r2, #4]
 800065c:	4682      	mov	sl, r0
 800065e:	7088      	strb	r0, [r1, #2]
					paket_icindeki_data_arrayi[3] = myRxData[5];
 8000660:	7950      	ldrb	r0, [r2, #5]
 8000662:	4681      	mov	r9, r0
 8000664:	70c8      	strb	r0, [r1, #3]
					paket_icindeki_data_arrayi[4] = myRxData[6];
 8000666:	7990      	ldrb	r0, [r2, #6]
 8000668:	4680      	mov	r8, r0
 800066a:	7108      	strb	r0, [r1, #4]
					paket_icindeki_data_arrayi[5] = myRxData[7];
 800066c:	79d0      	ldrb	r0, [r2, #7]
 800066e:	4684      	mov	ip, r0
 8000670:	7148      	strb	r0, [r1, #5]
					paket_icindeki_data_arrayi[6] = myRxData[8];
 8000672:	7a17      	ldrb	r7, [r2, #8]
 8000674:	718f      	strb	r7, [r1, #6]
					paket_icindeki_data_arrayi[7] = myRxData[9];
 8000676:	7a56      	ldrb	r6, [r2, #9]
 8000678:	71ce      	strb	r6, [r1, #7]
					paket_icindeki_data_arrayi[8] = myRxData[10];
 800067a:	7a95      	ldrb	r5, [r2, #10]
 800067c:	720d      	strb	r5, [r1, #8]
					paket_icindeki_data_arrayi[9] = myRxData[11];
 800067e:	7ad0      	ldrb	r0, [r2, #11]
 8000680:	9003      	str	r0, [sp, #12]
 8000682:	7248      	strb	r0, [r1, #9]
					paket_icindeki_data_arrayi[10] = myRxData[12];
 8000684:	7b14      	ldrb	r4, [r2, #12]
 8000686:	728c      	strb	r4, [r1, #10]
					paket_icindeki_data_arrayi[11] = myRxData[13];
 8000688:	7b50      	ldrb	r0, [r2, #13]
 800068a:	9001      	str	r0, [sp, #4]
 800068c:	72c8      	strb	r0, [r1, #11]
					if(myRxData[1]==56)//8.paket excel komutlari
 800068e:	7852      	ldrb	r2, [r2, #1]
 8000690:	2a38      	cmp	r2, #56	; 0x38
 8000692:	d1c8      	bne.n	8000626 <paket_parser+0xce>
						emir_no_sayac=0;
 8000694:	2100      	movs	r1, #0
 8000696:	4a09      	ldr	r2, [pc, #36]	; (80006bc <paket_parser+0x164>)
 8000698:	6011      	str	r1, [r2, #0]
						    for(int i=2;i<=11;i++)
 800069a:	2202      	movs	r2, #2
 800069c:	9302      	str	r3, [sp, #8]
 800069e:	9801      	ldr	r0, [sp, #4]
 80006a0:	e769      	b.n	8000576 <paket_parser+0x1e>
	basladi_flag=0;
 80006a2:	2300      	movs	r3, #0
 80006a4:	4a10      	ldr	r2, [pc, #64]	; (80006e8 <paket_parser+0x190>)
 80006a6:	7013      	strb	r3, [r2, #0]
	bitti_flag=0;
 80006a8:	4a10      	ldr	r2, [pc, #64]	; (80006ec <paket_parser+0x194>)
 80006aa:	7013      	strb	r3, [r2, #0]
}
 80006ac:	b007      	add	sp, #28
 80006ae:	bc3c      	pop	{r2, r3, r4, r5}
 80006b0:	4690      	mov	r8, r2
 80006b2:	4699      	mov	r9, r3
 80006b4:	46a2      	mov	sl, r4
 80006b6:	46ab      	mov	fp, r5
 80006b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	200000c0 	.word	0x200000c0
 80006c0:	2000000c 	.word	0x2000000c
 80006c4:	200000ec 	.word	0x200000ec
 80006c8:	200000be 	.word	0x200000be
 80006cc:	2000001c 	.word	0x2000001c
 80006d0:	200000c8 	.word	0x200000c8
 80006d4:	200000e0 	.word	0x200000e0
 80006d8:	200001b0 	.word	0x200001b0
 80006dc:	200001a8 	.word	0x200001a8
 80006e0:	2000017c 	.word	0x2000017c
 80006e4:	200000cc 	.word	0x200000cc
 80006e8:	200000bc 	.word	0x200000bc
 80006ec:	200000bd 	.word	0x200000bd
 80006f0:	20000080 	.word	0x20000080

080006f4 <array_kontrol_func>:
{
 80006f4:	b570      	push	{r4, r5, r6, lr}
	sag_flag=0;
 80006f6:	2300      	movs	r3, #0
 80006f8:	4a66      	ldr	r2, [pc, #408]	; (8000894 <array_kontrol_func+0x1a0>)
 80006fa:	7013      	strb	r3, [r2, #0]
	sol_flag=0;
 80006fc:	4a66      	ldr	r2, [pc, #408]	; (8000898 <array_kontrol_func+0x1a4>)
 80006fe:	7013      	strb	r3, [r2, #0]
	tam_flag=0;
 8000700:	4a66      	ldr	r2, [pc, #408]	; (800089c <array_kontrol_func+0x1a8>)
 8000702:	7013      	strb	r3, [r2, #0]
	uint8_t sifir_sayac=0;
 8000704:	2400      	movs	r4, #0
	    for(int i=0;i<3;i++)
 8000706:	2b02      	cmp	r3, #2
 8000708:	dc13      	bgt.n	8000732 <array_kontrol_func+0x3e>
	    	if(paket_icindeki_data_arrayi[i]==48)//adim flag
 800070a:	4a65      	ldr	r2, [pc, #404]	; (80008a0 <array_kontrol_func+0x1ac>)
 800070c:	5cd2      	ldrb	r2, [r2, r3]
 800070e:	2a30      	cmp	r2, #48	; 0x30
 8000710:	d009      	beq.n	8000726 <array_kontrol_func+0x32>
	    	if(paket_icindeki_data_arrayi[i]==101)//basladi flag
 8000712:	2a65      	cmp	r2, #101	; 0x65
 8000714:	d00a      	beq.n	800072c <array_kontrol_func+0x38>
	    	if(myRxData[i+1]==48)
 8000716:	3301      	adds	r3, #1
 8000718:	4a62      	ldr	r2, [pc, #392]	; (80008a4 <array_kontrol_func+0x1b0>)
 800071a:	5cd2      	ldrb	r2, [r2, r3]
 800071c:	2a30      	cmp	r2, #48	; 0x30
 800071e:	d1f2      	bne.n	8000706 <array_kontrol_func+0x12>
	    		sifir_sayac=sifir_sayac+3;
 8000720:	3403      	adds	r4, #3
 8000722:	b2e4      	uxtb	r4, r4
 8000724:	e7ef      	b.n	8000706 <array_kontrol_func+0x12>
	    		sifir_sayac=sifir_sayac+1;
 8000726:	3401      	adds	r4, #1
 8000728:	b2e4      	uxtb	r4, r4
 800072a:	e7f2      	b.n	8000712 <array_kontrol_func+0x1e>
	    		sifir_sayac=sifir_sayac+2;
 800072c:	3402      	adds	r4, #2
 800072e:	b2e4      	uxtb	r4, r4
 8000730:	e7f1      	b.n	8000716 <array_kontrol_func+0x22>
	    if(sifir_sayac==3)
 8000732:	2c03      	cmp	r4, #3
 8000734:	d006      	beq.n	8000744 <array_kontrol_func+0x50>
	    if(sifir_sayac==5)
 8000736:	2c05      	cmp	r4, #5
 8000738:	d100      	bne.n	800073c <array_kontrol_func+0x48>
 800073a:	e070      	b.n	800081e <array_kontrol_func+0x12a>
	    if(sifir_sayac==9)
 800073c:	2c09      	cmp	r4, #9
 800073e:	d100      	bne.n	8000742 <array_kontrol_func+0x4e>
 8000740:	e08e      	b.n	8000860 <array_kontrol_func+0x16c>
}
 8000742:	bd70      	pop	{r4, r5, r6, pc}
	    	if(paket_icindeki_data_arrayi[3]==84)
 8000744:	4b56      	ldr	r3, [pc, #344]	; (80008a0 <array_kontrol_func+0x1ac>)
 8000746:	78db      	ldrb	r3, [r3, #3]
 8000748:	2b54      	cmp	r3, #84	; 0x54
 800074a:	d027      	beq.n	800079c <array_kontrol_func+0xa8>
	    	if(paket_icindeki_data_arrayi[3]==82)
 800074c:	4b54      	ldr	r3, [pc, #336]	; (80008a0 <array_kontrol_func+0x1ac>)
 800074e:	78db      	ldrb	r3, [r3, #3]
 8000750:	2b52      	cmp	r3, #82	; 0x52
 8000752:	d044      	beq.n	80007de <array_kontrol_func+0xea>
	    	if(paket_icindeki_data_arrayi[3]==76)
 8000754:	4b52      	ldr	r3, [pc, #328]	; (80008a0 <array_kontrol_func+0x1ac>)
 8000756:	78db      	ldrb	r3, [r3, #3]
 8000758:	2b4c      	cmp	r3, #76	; 0x4c
 800075a:	d1ec      	bne.n	8000736 <array_kontrol_func+0x42>
	    		motor_dur_flag=1;
 800075c:	3b4b      	subs	r3, #75	; 0x4b
 800075e:	4a52      	ldr	r2, [pc, #328]	; (80008a8 <array_kontrol_func+0x1b4>)
 8000760:	7013      	strb	r3, [r2, #0]
	    		tam_flag=1;
 8000762:	4a4e      	ldr	r2, [pc, #312]	; (800089c <array_kontrol_func+0x1a8>)
 8000764:	7013      	strb	r3, [r2, #0]
	    		motor_istenen_tur_sayisi=4;
 8000766:	4d51      	ldr	r5, [pc, #324]	; (80008ac <array_kontrol_func+0x1b8>)
 8000768:	3303      	adds	r3, #3
 800076a:	702b      	strb	r3, [r5, #0]
	    		stepper_initialize(MOTOR_SAGA_DON);
 800076c:	2000      	movs	r0, #0
 800076e:	f7ff fecd 	bl	800050c <stepper_initialize>
	    		 if(tur_sayisi>=motor_istenen_tur_sayisi)
 8000772:	782a      	ldrb	r2, [r5, #0]
 8000774:	4b4e      	ldr	r3, [pc, #312]	; (80008b0 <array_kontrol_func+0x1bc>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	429a      	cmp	r2, r3
 800077a:	dcdc      	bgt.n	8000736 <array_kontrol_func+0x42>
	    			 myRxData[8]=";50000000SOL\r\n";
 800077c:	4a4d      	ldr	r2, [pc, #308]	; (80008b4 <array_kontrol_func+0x1c0>)
 800077e:	4b49      	ldr	r3, [pc, #292]	; (80008a4 <array_kontrol_func+0x1b0>)
 8000780:	721a      	strb	r2, [r3, #8]
	    			 HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2180      	movs	r1, #128	; 0x80
 8000786:	0109      	lsls	r1, r1, #4
 8000788:	20a0      	movs	r0, #160	; 0xa0
 800078a:	05c0      	lsls	r0, r0, #23
 800078c:	f000 ff4a 	bl	8001624 <HAL_GPIO_WritePin>
	    			 motor_dur_flag=0;
 8000790:	2300      	movs	r3, #0
 8000792:	4a45      	ldr	r2, [pc, #276]	; (80008a8 <array_kontrol_func+0x1b4>)
 8000794:	7013      	strb	r3, [r2, #0]
	    			 tam_flag=0;
 8000796:	4a41      	ldr	r2, [pc, #260]	; (800089c <array_kontrol_func+0x1a8>)
 8000798:	7013      	strb	r3, [r2, #0]
 800079a:	e7cc      	b.n	8000736 <array_kontrol_func+0x42>
	    		motor_dur_flag=1;
 800079c:	3b53      	subs	r3, #83	; 0x53
 800079e:	4a42      	ldr	r2, [pc, #264]	; (80008a8 <array_kontrol_func+0x1b4>)
 80007a0:	7013      	strb	r3, [r2, #0]
	    		sag_flag=1;
 80007a2:	4a3c      	ldr	r2, [pc, #240]	; (8000894 <array_kontrol_func+0x1a0>)
 80007a4:	7013      	strb	r3, [r2, #0]
	    		motor_istenen_tur_sayisi=2;
 80007a6:	4d41      	ldr	r5, [pc, #260]	; (80008ac <array_kontrol_func+0x1b8>)
 80007a8:	3301      	adds	r3, #1
 80007aa:	702b      	strb	r3, [r5, #0]
	    		stepper_initialize(MOTOR_SAGA_DON);
 80007ac:	2000      	movs	r0, #0
 80007ae:	f7ff fead 	bl	800050c <stepper_initialize>
	    		if(tur_sayisi>=motor_istenen_tur_sayisi)
 80007b2:	782a      	ldrb	r2, [r5, #0]
 80007b4:	4b3e      	ldr	r3, [pc, #248]	; (80008b0 <array_kontrol_func+0x1bc>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	429a      	cmp	r2, r3
 80007ba:	dcc7      	bgt.n	800074c <array_kontrol_func+0x58>
	    			myRxData[16]=";5eeeL\r\n";
 80007bc:	4a3e      	ldr	r2, [pc, #248]	; (80008b8 <array_kontrol_func+0x1c4>)
 80007be:	4b39      	ldr	r3, [pc, #228]	; (80008a4 <array_kontrol_func+0x1b0>)
 80007c0:	741a      	strb	r2, [r3, #16]
	    			HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2180      	movs	r1, #128	; 0x80
 80007c6:	0109      	lsls	r1, r1, #4
 80007c8:	20a0      	movs	r0, #160	; 0xa0
 80007ca:	05c0      	lsls	r0, r0, #23
 80007cc:	f000 ff2a 	bl	8001624 <HAL_GPIO_WritePin>
	    			motor_dur_flag=0;
 80007d0:	2200      	movs	r2, #0
 80007d2:	4b35      	ldr	r3, [pc, #212]	; (80008a8 <array_kontrol_func+0x1b4>)
 80007d4:	701a      	strb	r2, [r3, #0]
	    			sag_flag=1;
 80007d6:	3201      	adds	r2, #1
 80007d8:	4b2e      	ldr	r3, [pc, #184]	; (8000894 <array_kontrol_func+0x1a0>)
 80007da:	701a      	strb	r2, [r3, #0]
 80007dc:	e7b6      	b.n	800074c <array_kontrol_func+0x58>
	    		motor_dur_flag=1;
 80007de:	3b51      	subs	r3, #81	; 0x51
 80007e0:	4a31      	ldr	r2, [pc, #196]	; (80008a8 <array_kontrol_func+0x1b4>)
 80007e2:	7013      	strb	r3, [r2, #0]
	    		 sol_flag=1;
 80007e4:	4a2c      	ldr	r2, [pc, #176]	; (8000898 <array_kontrol_func+0x1a4>)
 80007e6:	7013      	strb	r3, [r2, #0]
	    		 motor_istenen_tur_sayisi=3;
 80007e8:	4d30      	ldr	r5, [pc, #192]	; (80008ac <array_kontrol_func+0x1b8>)
 80007ea:	3302      	adds	r3, #2
 80007ec:	702b      	strb	r3, [r5, #0]
	    		 stepper_initialize(MOTOR_SOLA_DON);
 80007ee:	2001      	movs	r0, #1
 80007f0:	f7ff fe8c 	bl	800050c <stepper_initialize>
	    		 if(tur_sayisi>=motor_istenen_tur_sayisi)
 80007f4:	782a      	ldrb	r2, [r5, #0]
 80007f6:	4b2e      	ldr	r3, [pc, #184]	; (80008b0 <array_kontrol_func+0x1bc>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	429a      	cmp	r2, r3
 80007fc:	dcaa      	bgt.n	8000754 <array_kontrol_func+0x60>
	    			 myRxData[16]=";5eeeL\r\n";
 80007fe:	4a2e      	ldr	r2, [pc, #184]	; (80008b8 <array_kontrol_func+0x1c4>)
 8000800:	4b28      	ldr	r3, [pc, #160]	; (80008a4 <array_kontrol_func+0x1b0>)
 8000802:	741a      	strb	r2, [r3, #16]
	    			 HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 8000804:	2200      	movs	r2, #0
 8000806:	2180      	movs	r1, #128	; 0x80
 8000808:	0109      	lsls	r1, r1, #4
 800080a:	20a0      	movs	r0, #160	; 0xa0
 800080c:	05c0      	lsls	r0, r0, #23
 800080e:	f000 ff09 	bl	8001624 <HAL_GPIO_WritePin>
	    			 motor_dur_flag=0;
 8000812:	2300      	movs	r3, #0
 8000814:	4a24      	ldr	r2, [pc, #144]	; (80008a8 <array_kontrol_func+0x1b4>)
 8000816:	7013      	strb	r3, [r2, #0]
	    			 sol_flag=0;
 8000818:	4a1f      	ldr	r2, [pc, #124]	; (8000898 <array_kontrol_func+0x1a4>)
 800081a:	7013      	strb	r3, [r2, #0]
 800081c:	e79a      	b.n	8000754 <array_kontrol_func+0x60>
	    	if(paket_icindeki_data_arrayi[3]==82)
 800081e:	4b20      	ldr	r3, [pc, #128]	; (80008a0 <array_kontrol_func+0x1ac>)
 8000820:	78db      	ldrb	r3, [r3, #3]
 8000822:	2b52      	cmp	r3, #82	; 0x52
 8000824:	d000      	beq.n	8000828 <array_kontrol_func+0x134>
 8000826:	e789      	b.n	800073c <array_kontrol_func+0x48>
	    		      basladi_flag=1;
 8000828:	2201      	movs	r2, #1
 800082a:	4b24      	ldr	r3, [pc, #144]	; (80008bc <array_kontrol_func+0x1c8>)
 800082c:	701a      	strb	r2, [r3, #0]
	    		      motor_istenen_tur_sayisi=0;
 800082e:	2500      	movs	r5, #0
 8000830:	4b1e      	ldr	r3, [pc, #120]	; (80008ac <array_kontrol_func+0x1b8>)
 8000832:	701d      	strb	r5, [r3, #0]
	    		       stepper_initialize(MOTOR_SAGA_DON);
 8000834:	2000      	movs	r0, #0
 8000836:	f7ff fe69 	bl	800050c <stepper_initialize>
	    		        myRxData[16]=";50000000SAG\r\n";
 800083a:	4a21      	ldr	r2, [pc, #132]	; (80008c0 <array_kontrol_func+0x1cc>)
 800083c:	4b19      	ldr	r3, [pc, #100]	; (80008a4 <array_kontrol_func+0x1b0>)
 800083e:	741a      	strb	r2, [r3, #16]
	    		    		 HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 8000840:	2200      	movs	r2, #0
 8000842:	2180      	movs	r1, #128	; 0x80
 8000844:	0109      	lsls	r1, r1, #4
 8000846:	20a0      	movs	r0, #160	; 0xa0
 8000848:	05c0      	lsls	r0, r0, #23
 800084a:	f000 feeb 	bl	8001624 <HAL_GPIO_WritePin>
	    		    		 motor_dur_flag=0;
 800084e:	4b16      	ldr	r3, [pc, #88]	; (80008a8 <array_kontrol_func+0x1b4>)
 8000850:	701d      	strb	r5, [r3, #0]
	    		    		  tam_flag=0;
 8000852:	4b12      	ldr	r3, [pc, #72]	; (800089c <array_kontrol_func+0x1a8>)
 8000854:	701d      	strb	r5, [r3, #0]
 8000856:	e771      	b.n	800073c <array_kontrol_func+0x48>
		    			for(int i=0;i<=emir_no_boyut;i++)
 8000858:	3101      	adds	r1, #1
 800085a:	4291      	cmp	r1, r2
 800085c:	ddfc      	ble.n	8000858 <array_kontrol_func+0x164>
 800085e:	e000      	b.n	8000862 <array_kontrol_func+0x16e>
 8000860:	2300      	movs	r3, #0
	    	for(int i=0;i<=emir_no_boyut;i++)
 8000862:	4a18      	ldr	r2, [pc, #96]	; (80008c4 <array_kontrol_func+0x1d0>)
 8000864:	7812      	ldrb	r2, [r2, #0]
 8000866:	4293      	cmp	r3, r2
 8000868:	dd00      	ble.n	800086c <array_kontrol_func+0x178>
 800086a:	e76a      	b.n	8000742 <array_kontrol_func+0x4e>
	    		if(paket_icindeki_data_arrayi[1]==i+1)
 800086c:	490c      	ldr	r1, [pc, #48]	; (80008a0 <array_kontrol_func+0x1ac>)
 800086e:	7849      	ldrb	r1, [r1, #1]
 8000870:	3301      	adds	r3, #1
 8000872:	4299      	cmp	r1, r3
 8000874:	d1f5      	bne.n	8000862 <array_kontrol_func+0x16e>
	    			if(paket_icindeki_data_arrayi[15]==13 && paket_icindeki_data_arrayi[16]==10)
 8000876:	490a      	ldr	r1, [pc, #40]	; (80008a0 <array_kontrol_func+0x1ac>)
 8000878:	7bc9      	ldrb	r1, [r1, #15]
 800087a:	290d      	cmp	r1, #13
 800087c:	d1f1      	bne.n	8000862 <array_kontrol_func+0x16e>
 800087e:	4908      	ldr	r1, [pc, #32]	; (80008a0 <array_kontrol_func+0x1ac>)
 8000880:	7c09      	ldrb	r1, [r1, #16]
 8000882:	290a      	cmp	r1, #10
 8000884:	d1ed      	bne.n	8000862 <array_kontrol_func+0x16e>
		    			paket_aldim_flag++;
 8000886:	4810      	ldr	r0, [pc, #64]	; (80008c8 <array_kontrol_func+0x1d4>)
 8000888:	6801      	ldr	r1, [r0, #0]
 800088a:	3101      	adds	r1, #1
 800088c:	6001      	str	r1, [r0, #0]
		    			for(int i=0;i<=emir_no_boyut;i++)
 800088e:	2100      	movs	r1, #0
 8000890:	e7e3      	b.n	800085a <array_kontrol_func+0x166>
 8000892:	46c0      	nop			; (mov r8, r8)
 8000894:	200000d4 	.word	0x200000d4
 8000898:	200000d5 	.word	0x200000d5
 800089c:	200000d6 	.word	0x200000d6
 80008a0:	20000080 	.word	0x20000080
 80008a4:	2000000c 	.word	0x2000000c
 80008a8:	200000c4 	.word	0x200000c4
 80008ac:	200000f6 	.word	0x200000f6
 80008b0:	200000d8 	.word	0x200000d8
 80008b4:	08003318 	.word	0x08003318
 80008b8:	0800330c 	.word	0x0800330c
 80008bc:	200000bc 	.word	0x200000bc
 80008c0:	08003328 	.word	0x08003328
 80008c4:	200000be 	.word	0x200000be
 80008c8:	200000c8 	.word	0x200000c8

080008cc <HAL_TIM_PeriodElapsedCallback>:
{
 80008cc:	b510      	push	{r4, lr}
	if(htim==&htim2)
 80008ce:	4b21      	ldr	r3, [pc, #132]	; (8000954 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80008d0:	4298      	cmp	r0, r3
 80008d2:	d000      	beq.n	80008d6 <HAL_TIM_PeriodElapsedCallback+0xa>
}
 80008d4:	bd10      	pop	{r4, pc}
			if(GL_timer_enable_flag)
 80008d6:	4b20      	ldr	r3, [pc, #128]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d0fa      	beq.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x8>
				HAL_GPIO_WritePin(GPIOA, STEPPER_ENABLE_Pin, GPIO_PIN_RESET);
 80008de:	2200      	movs	r2, #0
 80008e0:	2180      	movs	r1, #128	; 0x80
 80008e2:	0089      	lsls	r1, r1, #2
 80008e4:	20a0      	movs	r0, #160	; 0xa0
 80008e6:	05c0      	lsls	r0, r0, #23
 80008e8:	f000 fe9c 	bl	8001624 <HAL_GPIO_WritePin>
							if(GL_timer_1ms_flag ==0)
 80008ec:	4b1b      	ldr	r3, [pc, #108]	; (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d025      	beq.n	8000940 <HAL_TIM_PeriodElapsedCallback+0x74>
							else if(GL_timer_1ms_flag ==1)
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d1ed      	bne.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x8>
								GL_timer_1ms_flag = 0;
 80008f8:	2200      	movs	r2, #0
 80008fa:	4b18      	ldr	r3, [pc, #96]	; (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 80008fc:	601a      	str	r2, [r3, #0]
								pulse_sayisi++;
 80008fe:	4c18      	ldr	r4, [pc, #96]	; (8000960 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000900:	6823      	ldr	r3, [r4, #0]
 8000902:	3301      	adds	r3, #1
 8000904:	6023      	str	r3, [r4, #0]
								HAL_GPIO_WritePin(GPIOA, PIN_1_Pin, GPIO_PIN_RESET);
 8000906:	2180      	movs	r1, #128	; 0x80
 8000908:	0109      	lsls	r1, r1, #4
 800090a:	20a0      	movs	r0, #160	; 0xa0
 800090c:	05c0      	lsls	r0, r0, #23
 800090e:	f000 fe89 	bl	8001624 <HAL_GPIO_WritePin>
								if(pulse_sayisi>=1600)
 8000912:	6822      	ldr	r2, [r4, #0]
 8000914:	4b13      	ldr	r3, [pc, #76]	; (8000964 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000916:	429a      	cmp	r2, r3
 8000918:	dd06      	ble.n	8000928 <HAL_TIM_PeriodElapsedCallback+0x5c>
									tur_sayisi++;
 800091a:	4a13      	ldr	r2, [pc, #76]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800091c:	6813      	ldr	r3, [r2, #0]
 800091e:	3301      	adds	r3, #1
 8000920:	6013      	str	r3, [r2, #0]
									pulse_sayisi =0;
 8000922:	2200      	movs	r2, #0
 8000924:	4b0e      	ldr	r3, [pc, #56]	; (8000960 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000926:	601a      	str	r2, [r3, #0]
								if(tur_sayisi>=GL_istenen_tur_sayisi)
 8000928:	4b0f      	ldr	r3, [pc, #60]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800092a:	681a      	ldr	r2, [r3, #0]
 800092c:	4b0f      	ldr	r3, [pc, #60]	; (800096c <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	429a      	cmp	r2, r3
 8000932:	dbcf      	blt.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x8>
									GL_timer_enable_flag =0;
 8000934:	2300      	movs	r3, #0
 8000936:	4a08      	ldr	r2, [pc, #32]	; (8000958 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000938:	7013      	strb	r3, [r2, #0]
									tur_sayisi =0;
 800093a:	4a0b      	ldr	r2, [pc, #44]	; (8000968 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 800093c:	6013      	str	r3, [r2, #0]
}
 800093e:	e7c9      	b.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x8>
			                    GL_timer_1ms_flag = 1;
 8000940:	2201      	movs	r2, #1
 8000942:	4b06      	ldr	r3, [pc, #24]	; (800095c <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000944:	601a      	str	r2, [r3, #0]
								HAL_GPIO_WritePin(GPIOA, PIN_1_Pin,GPIO_PIN_SET);
 8000946:	2180      	movs	r1, #128	; 0x80
 8000948:	0109      	lsls	r1, r1, #4
 800094a:	20a0      	movs	r0, #160	; 0xa0
 800094c:	05c0      	lsls	r0, r0, #23
 800094e:	f000 fe69 	bl	8001624 <HAL_GPIO_WritePin>
 8000952:	e7bf      	b.n	80008d4 <HAL_TIM_PeriodElapsedCallback+0x8>
 8000954:	200001c0 	.word	0x200001c0
 8000958:	20000008 	.word	0x20000008
 800095c:	200000b8 	.word	0x200000b8
 8000960:	200000d0 	.word	0x200000d0
 8000964:	0000063f 	.word	0x0000063f
 8000968:	200000d8 	.word	0x200000d8
 800096c:	20000004 	.word	0x20000004

08000970 <HAL_UART_RxCpltCallback>:
{
 8000970:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart2,&myRxData,16);
 8000972:	2210      	movs	r2, #16
 8000974:	4902      	ldr	r1, [pc, #8]	; (8000980 <HAL_UART_RxCpltCallback+0x10>)
 8000976:	4803      	ldr	r0, [pc, #12]	; (8000984 <HAL_UART_RxCpltCallback+0x14>)
 8000978:	f002 fc26 	bl	80031c8 <HAL_UART_Receive_IT>
}
 800097c:	bd10      	pop	{r4, pc}
 800097e:	46c0      	nop			; (mov r8, r8)
 8000980:	2000000c 	.word	0x2000000c
 8000984:	20000200 	.word	0x20000200

08000988 <HAL_UART_TxCpltCallback>:
{
 8000988:	b510      	push	{r4, lr}
	HAL_UART_Receive_IT(&huart2,&myTxData,16);
 800098a:	2210      	movs	r2, #16
 800098c:	4902      	ldr	r1, [pc, #8]	; (8000998 <HAL_UART_TxCpltCallback+0x10>)
 800098e:	4803      	ldr	r0, [pc, #12]	; (800099c <HAL_UART_TxCpltCallback+0x14>)
 8000990:	f002 fc1a 	bl	80031c8 <HAL_UART_Receive_IT>
}
 8000994:	bd10      	pop	{r4, pc}
 8000996:	46c0      	nop			; (mov r8, r8)
 8000998:	2000001c 	.word	0x2000001c
 800099c:	20000200 	.word	0x20000200

080009a0 <motor_is_yap>:
{
 80009a0:	b510      	push	{r4, lr}
	if(GL_motor_is_yapmaya_basladi_flag == 0)
 80009a2:	4b10      	ldr	r3, [pc, #64]	; (80009e4 <motor_is_yap+0x44>)
 80009a4:	781c      	ldrb	r4, [r3, #0]
 80009a6:	2c00      	cmp	r4, #0
 80009a8:	d003      	beq.n	80009b2 <motor_is_yap+0x12>
	if((GL_motor_is_yapmaya_basladi_flag==1)&&(!GL_timer_enable_flag))
 80009aa:	2c01      	cmp	r4, #1
 80009ac:	d00c      	beq.n	80009c8 <motor_is_yap+0x28>
		return 0;
 80009ae:	2400      	movs	r4, #0
 80009b0:	e008      	b.n	80009c4 <motor_is_yap+0x24>
		GL_istenen_tur_sayisi = istenen_tur_sayisi;
 80009b2:	4b0d      	ldr	r3, [pc, #52]	; (80009e8 <motor_is_yap+0x48>)
 80009b4:	6018      	str	r0, [r3, #0]
		GL_istenen_bekleme_suresi_ms = istenen_bekleme_suresi_ms;
 80009b6:	4b0d      	ldr	r3, [pc, #52]	; (80009ec <motor_is_yap+0x4c>)
 80009b8:	6019      	str	r1, [r3, #0]
		GL_timer_enable_flag = 1;
 80009ba:	2301      	movs	r3, #1
 80009bc:	4a0c      	ldr	r2, [pc, #48]	; (80009f0 <motor_is_yap+0x50>)
 80009be:	7013      	strb	r3, [r2, #0]
		GL_motor_is_yapmaya_basladi_flag = 1;
 80009c0:	4a08      	ldr	r2, [pc, #32]	; (80009e4 <motor_is_yap+0x44>)
 80009c2:	7013      	strb	r3, [r2, #0]
}
 80009c4:	0020      	movs	r0, r4
 80009c6:	bd10      	pop	{r4, pc}
	if((GL_motor_is_yapmaya_basladi_flag==1)&&(!GL_timer_enable_flag))
 80009c8:	4b09      	ldr	r3, [pc, #36]	; (80009f0 <motor_is_yap+0x50>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <motor_is_yap+0x34>
		return 0;
 80009d0:	2400      	movs	r4, #0
 80009d2:	e7f7      	b.n	80009c4 <motor_is_yap+0x24>
		HAL_Delay(GL_istenen_bekleme_suresi_ms);
 80009d4:	4b05      	ldr	r3, [pc, #20]	; (80009ec <motor_is_yap+0x4c>)
 80009d6:	6818      	ldr	r0, [r3, #0]
 80009d8:	f000 fab2 	bl	8000f40 <HAL_Delay>
		GL_motor_is_yapmaya_basladi_flag = 0;
 80009dc:	2200      	movs	r2, #0
 80009de:	4b01      	ldr	r3, [pc, #4]	; (80009e4 <motor_is_yap+0x44>)
 80009e0:	701a      	strb	r2, [r3, #0]
		return 1;
 80009e2:	e7ef      	b.n	80009c4 <motor_is_yap+0x24>
 80009e4:	200000b4 	.word	0x200000b4
 80009e8:	20000004 	.word	0x20000004
 80009ec:	20000000 	.word	0x20000000
 80009f0:	20000008 	.word	0x20000008

080009f4 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009f4:	b672      	cpsid	i
 80009f6:	e7fe      	b.n	80009f6 <Error_Handler+0x2>

080009f8 <MX_TIM2_Init>:
{
 80009f8:	b500      	push	{lr}
 80009fa:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009fc:	2210      	movs	r2, #16
 80009fe:	2100      	movs	r1, #0
 8000a00:	a802      	add	r0, sp, #8
 8000a02:	f002 fc6f 	bl	80032e4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a06:	2208      	movs	r2, #8
 8000a08:	2100      	movs	r1, #0
 8000a0a:	4668      	mov	r0, sp
 8000a0c:	f002 fc6a 	bl	80032e4 <memset>
  htim2.Instance = TIM2;
 8000a10:	4815      	ldr	r0, [pc, #84]	; (8000a68 <MX_TIM2_Init+0x70>)
 8000a12:	2380      	movs	r3, #128	; 0x80
 8000a14:	05db      	lsls	r3, r3, #23
 8000a16:	6003      	str	r3, [r0, #0]
  htim2.Init.Prescaler = 19;
 8000a18:	2313      	movs	r3, #19
 8000a1a:	6043      	str	r3, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 399;
 8000a20:	2290      	movs	r2, #144	; 0x90
 8000a22:	32ff      	adds	r2, #255	; 0xff
 8000a24:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a26:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a28:	6143      	str	r3, [r0, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a2a:	f001 fc41 	bl	80022b0 <HAL_TIM_Base_Init>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	d114      	bne.n	8000a5c <MX_TIM2_Init+0x64>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a32:	2380      	movs	r3, #128	; 0x80
 8000a34:	015b      	lsls	r3, r3, #5
 8000a36:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a38:	a902      	add	r1, sp, #8
 8000a3a:	480b      	ldr	r0, [pc, #44]	; (8000a68 <MX_TIM2_Init+0x70>)
 8000a3c:	f001 fc8c 	bl	8002358 <HAL_TIM_ConfigClockSource>
 8000a40:	2800      	cmp	r0, #0
 8000a42:	d10d      	bne.n	8000a60 <MX_TIM2_Init+0x68>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a44:	2320      	movs	r3, #32
 8000a46:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a4c:	4669      	mov	r1, sp
 8000a4e:	4806      	ldr	r0, [pc, #24]	; (8000a68 <MX_TIM2_Init+0x70>)
 8000a50:	f001 fd96 	bl	8002580 <HAL_TIMEx_MasterConfigSynchronization>
 8000a54:	2800      	cmp	r0, #0
 8000a56:	d105      	bne.n	8000a64 <MX_TIM2_Init+0x6c>
}
 8000a58:	b007      	add	sp, #28
 8000a5a:	bd00      	pop	{pc}
    Error_Handler();
 8000a5c:	f7ff ffca 	bl	80009f4 <Error_Handler>
    Error_Handler();
 8000a60:	f7ff ffc8 	bl	80009f4 <Error_Handler>
    Error_Handler();
 8000a64:	f7ff ffc6 	bl	80009f4 <Error_Handler>
 8000a68:	200001c0 	.word	0x200001c0

08000a6c <MX_RTC_Init>:
{
 8000a6c:	b510      	push	{r4, lr}
  hrtc.Instance = RTC;
 8000a6e:	480a      	ldr	r0, [pc, #40]	; (8000a98 <MX_RTC_Init+0x2c>)
 8000a70:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <MX_RTC_Init+0x30>)
 8000a72:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000a74:	2300      	movs	r3, #0
 8000a76:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000a78:	227f      	movs	r2, #127	; 0x7f
 8000a7a:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8000a7c:	3280      	adds	r2, #128	; 0x80
 8000a7e:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000a80:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000a82:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000a84:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000a86:	61c3      	str	r3, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000a88:	f001 fb38 	bl	80020fc <HAL_RTC_Init>
 8000a8c:	2800      	cmp	r0, #0
 8000a8e:	d100      	bne.n	8000a92 <MX_RTC_Init+0x26>
}
 8000a90:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000a92:	f7ff ffaf 	bl	80009f4 <Error_Handler>
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	20000180 	.word	0x20000180
 8000a9c:	40002800 	.word	0x40002800

08000aa0 <MX_ADC_Init>:
{
 8000aa0:	b500      	push	{lr}
 8000aa2:	b083      	sub	sp, #12
  ADC_ChannelConfTypeDef sConfig = {0};
 8000aa4:	2208      	movs	r2, #8
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4668      	mov	r0, sp
 8000aaa:	f002 fc1b 	bl	80032e4 <memset>
  hadc.Instance = ADC1;
 8000aae:	481a      	ldr	r0, [pc, #104]	; (8000b18 <MX_ADC_Init+0x78>)
 8000ab0:	4b1a      	ldr	r3, [pc, #104]	; (8000b1c <MX_ADC_Init+0x7c>)
 8000ab2:	6003      	str	r3, [r0, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	63c3      	str	r3, [r0, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ab8:	2280      	movs	r2, #128	; 0x80
 8000aba:	05d2      	lsls	r2, r2, #23
 8000abc:	6042      	str	r2, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000abe:	2210      	movs	r2, #16
 8000ac0:	6082      	str	r2, [r0, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_39CYCLES_5;
 8000ac2:	3a0b      	subs	r2, #11
 8000ac4:	6382      	str	r2, [r0, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000ac6:	3a04      	subs	r2, #4
 8000ac8:	6102      	str	r2, [r0, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000aca:	60c3      	str	r3, [r0, #12]
  hadc.Init.ContinuousConvMode = ENABLE;
 8000acc:	2120      	movs	r1, #32
 8000ace:	5442      	strb	r2, [r0, r1]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000ad0:	3220      	adds	r2, #32
 8000ad2:	5483      	strb	r3, [r0, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ad4:	6283      	str	r3, [r0, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ad6:	22c2      	movs	r2, #194	; 0xc2
 8000ad8:	32ff      	adds	r2, #255	; 0xff
 8000ada:	6242      	str	r2, [r0, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000adc:	3a96      	subs	r2, #150	; 0x96
 8000ade:	3aff      	subs	r2, #255	; 0xff
 8000ae0:	5483      	strb	r3, [r0, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ae2:	3a28      	subs	r2, #40	; 0x28
 8000ae4:	6142      	str	r2, [r0, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000ae6:	6303      	str	r3, [r0, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000ae8:	6183      	str	r3, [r0, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8000aea:	6343      	str	r3, [r0, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000aec:	61c3      	str	r3, [r0, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000aee:	f000 fa51 	bl	8000f94 <HAL_ADC_Init>
 8000af2:	2800      	cmp	r0, #0
 8000af4:	d10c      	bne.n	8000b10 <MX_ADC_Init+0x70>
  sConfig.Channel = ADC_CHANNEL_0;
 8000af6:	2301      	movs	r3, #1
 8000af8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000afa:	2380      	movs	r3, #128	; 0x80
 8000afc:	015b      	lsls	r3, r3, #5
 8000afe:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000b00:	4669      	mov	r1, sp
 8000b02:	4805      	ldr	r0, [pc, #20]	; (8000b18 <MX_ADC_Init+0x78>)
 8000b04:	f000 fbb6 	bl	8001274 <HAL_ADC_ConfigChannel>
 8000b08:	2800      	cmp	r0, #0
 8000b0a:	d103      	bne.n	8000b14 <MX_ADC_Init+0x74>
}
 8000b0c:	b003      	add	sp, #12
 8000b0e:	bd00      	pop	{pc}
    Error_Handler();
 8000b10:	f7ff ff70 	bl	80009f4 <Error_Handler>
    Error_Handler();
 8000b14:	f7ff ff6e 	bl	80009f4 <Error_Handler>
 8000b18:	20000290 	.word	0x20000290
 8000b1c:	40012400 	.word	0x40012400

08000b20 <MX_USART2_UART_Init>:
{
 8000b20:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 8000b22:	480b      	ldr	r0, [pc, #44]	; (8000b50 <MX_USART2_UART_Init+0x30>)
 8000b24:	4b0b      	ldr	r3, [pc, #44]	; (8000b54 <MX_USART2_UART_Init+0x34>)
 8000b26:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 57600;
 8000b28:	23e1      	movs	r3, #225	; 0xe1
 8000b2a:	021b      	lsls	r3, r3, #8
 8000b2c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000b32:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000b34:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000b36:	220c      	movs	r2, #12
 8000b38:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b3a:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b3c:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b3e:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b40:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000b42:	f002 fa9f 	bl	8003084 <HAL_UART_Init>
 8000b46:	2800      	cmp	r0, #0
 8000b48:	d100      	bne.n	8000b4c <MX_USART2_UART_Init+0x2c>
}
 8000b4a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b4c:	f7ff ff52 	bl	80009f4 <Error_Handler>
 8000b50:	20000200 	.word	0x20000200
 8000b54:	40004400 	.word	0x40004400

08000b58 <MX_USART1_UART_Init>:
{
 8000b58:	b510      	push	{r4, lr}
  huart1.Instance = USART1;
 8000b5a:	480b      	ldr	r0, [pc, #44]	; (8000b88 <MX_USART1_UART_Init+0x30>)
 8000b5c:	4b0b      	ldr	r3, [pc, #44]	; (8000b8c <MX_USART1_UART_Init+0x34>)
 8000b5e:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 57600;
 8000b60:	23e1      	movs	r3, #225	; 0xe1
 8000b62:	021b      	lsls	r3, r3, #8
 8000b64:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b66:	2300      	movs	r3, #0
 8000b68:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b6a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b6c:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b6e:	220c      	movs	r2, #12
 8000b70:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b72:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b74:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b76:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b78:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b7a:	f002 fa83 	bl	8003084 <HAL_UART_Init>
 8000b7e:	2800      	cmp	r0, #0
 8000b80:	d100      	bne.n	8000b84 <MX_USART1_UART_Init+0x2c>
}
 8000b82:	bd10      	pop	{r4, pc}
    Error_Handler();
 8000b84:	f7ff ff36 	bl	80009f4 <Error_Handler>
 8000b88:	200000f8 	.word	0x200000f8
 8000b8c:	40013800 	.word	0x40013800

08000b90 <SystemClock_Config>:
{
 8000b90:	b500      	push	{lr}
 8000b92:	b09d      	sub	sp, #116	; 0x74
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b94:	2238      	movs	r2, #56	; 0x38
 8000b96:	2100      	movs	r1, #0
 8000b98:	a80e      	add	r0, sp, #56	; 0x38
 8000b9a:	f002 fba3 	bl	80032e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b9e:	2214      	movs	r2, #20
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	a809      	add	r0, sp, #36	; 0x24
 8000ba4:	f002 fb9e 	bl	80032e4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ba8:	2224      	movs	r2, #36	; 0x24
 8000baa:	2100      	movs	r1, #0
 8000bac:	4668      	mov	r0, sp
 8000bae:	f002 fb99 	bl	80032e4 <memset>
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bb2:	4920      	ldr	r1, [pc, #128]	; (8000c34 <SystemClock_Config+0xa4>)
 8000bb4:	680b      	ldr	r3, [r1, #0]
 8000bb6:	4a20      	ldr	r2, [pc, #128]	; (8000c38 <SystemClock_Config+0xa8>)
 8000bb8:	401a      	ands	r2, r3
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	011b      	lsls	r3, r3, #4
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000bc2:	230a      	movs	r3, #10
 8000bc4:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bc6:	3b09      	subs	r3, #9
 8000bc8:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bca:	2210      	movs	r2, #16
 8000bcc:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000bce:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	9319      	str	r3, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 8000bd8:	2380      	movs	r3, #128	; 0x80
 8000bda:	02db      	lsls	r3, r3, #11
 8000bdc:	931a      	str	r3, [sp, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 8000bde:	2380      	movs	r3, #128	; 0x80
 8000be0:	03db      	lsls	r3, r3, #15
 8000be2:	931b      	str	r3, [sp, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000be4:	a80e      	add	r0, sp, #56	; 0x38
 8000be6:	f000 fd7b 	bl	80016e0 <HAL_RCC_OscConfig>
 8000bea:	2800      	cmp	r0, #0
 8000bec:	d11c      	bne.n	8000c28 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bee:	230f      	movs	r3, #15
 8000bf0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf2:	3b0c      	subs	r3, #12
 8000bf4:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfc:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000bfe:	2101      	movs	r1, #1
 8000c00:	a809      	add	r0, sp, #36	; 0x24
 8000c02:	f001 f835 	bl	8001c70 <HAL_RCC_ClockConfig>
 8000c06:	2800      	cmp	r0, #0
 8000c08:	d110      	bne.n	8000c2c <SystemClock_Config+0x9c>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8000c0a:	2323      	movs	r3, #35	; 0x23
 8000c0c:	9300      	str	r3, [sp, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000c0e:	2300      	movs	r3, #0
 8000c10:	9303      	str	r3, [sp, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c12:	9304      	str	r3, [sp, #16]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000c14:	2380      	movs	r3, #128	; 0x80
 8000c16:	029b      	lsls	r3, r3, #10
 8000c18:	9301      	str	r3, [sp, #4]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c1a:	4668      	mov	r0, sp
 8000c1c:	f001 f93a 	bl	8001e94 <HAL_RCCEx_PeriphCLKConfig>
 8000c20:	2800      	cmp	r0, #0
 8000c22:	d105      	bne.n	8000c30 <SystemClock_Config+0xa0>
}
 8000c24:	b01d      	add	sp, #116	; 0x74
 8000c26:	bd00      	pop	{pc}
    Error_Handler();
 8000c28:	f7ff fee4 	bl	80009f4 <Error_Handler>
    Error_Handler();
 8000c2c:	f7ff fee2 	bl	80009f4 <Error_Handler>
    Error_Handler();
 8000c30:	f7ff fee0 	bl	80009f4 <Error_Handler>
 8000c34:	40007000 	.word	0x40007000
 8000c38:	ffffe7ff 	.word	0xffffe7ff

08000c3c <main>:
{
 8000c3c:	b570      	push	{r4, r5, r6, lr}
  HAL_Init();
 8000c3e:	f000 f959 	bl	8000ef4 <HAL_Init>
  SystemClock_Config();
 8000c42:	f7ff ffa5 	bl	8000b90 <SystemClock_Config>
  MX_GPIO_Init();
 8000c46:	f7ff fc1f 	bl	8000488 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c4a:	f7ff fed5 	bl	80009f8 <MX_TIM2_Init>
  MX_RTC_Init();
 8000c4e:	f7ff ff0d 	bl	8000a6c <MX_RTC_Init>
  MX_ADC_Init();
 8000c52:	f7ff ff25 	bl	8000aa0 <MX_ADC_Init>
  MX_USART2_UART_Init();
 8000c56:	f7ff ff63 	bl	8000b20 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000c5a:	f7ff ff7d 	bl	8000b58 <MX_USART1_UART_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 8000c5e:	4812      	ldr	r0, [pc, #72]	; (8000ca8 <main+0x6c>)
 8000c60:	f001 fb4a 	bl	80022f8 <HAL_TIM_Base_Start_IT>
  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);
 8000c64:	4b11      	ldr	r3, [pc, #68]	; (8000cac <main+0x70>)
 8000c66:	681a      	ldr	r2, [r3, #0]
 8000c68:	6813      	ldr	r3, [r2, #0]
 8000c6a:	2120      	movs	r1, #32
 8000c6c:	430b      	orrs	r3, r1
 8000c6e:	6013      	str	r3, [r2, #0]
	      HAL_UART_Receive_IT(&huart2,&myRxData,16);
 8000c70:	4d0f      	ldr	r5, [pc, #60]	; (8000cb0 <main+0x74>)
 8000c72:	4c0e      	ldr	r4, [pc, #56]	; (8000cac <main+0x70>)
 8000c74:	2210      	movs	r2, #16
 8000c76:	0029      	movs	r1, r5
 8000c78:	0020      	movs	r0, r4
 8000c7a:	f002 faa5 	bl	80031c8 <HAL_UART_Receive_IT>
	  	  HAL_UART_Transmit(&huart2,&myRxData[0],8,10);
 8000c7e:	230a      	movs	r3, #10
 8000c80:	2208      	movs	r2, #8
 8000c82:	0029      	movs	r1, r5
 8000c84:	0020      	movs	r0, r4
 8000c86:	f002 f94d 	bl	8002f24 <HAL_UART_Transmit>
          HAL_Delay(500);
 8000c8a:	20fa      	movs	r0, #250	; 0xfa
 8000c8c:	0040      	lsls	r0, r0, #1
 8000c8e:	f000 f957 	bl	8000f40 <HAL_Delay>
	   	  paket_parser();
 8000c92:	f7ff fc61 	bl	8000558 <paket_parser>
	      array_kontrol_func();
 8000c96:	f7ff fd2d 	bl	80006f4 <array_kontrol_func>
	  	  if(motor_is_yap(motor_istenen_tur_sayisi,motor_istenen_bekleme_suresi_ms))
 8000c9a:	21fa      	movs	r1, #250	; 0xfa
 8000c9c:	0089      	lsls	r1, r1, #2
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	f7ff fe7e 	bl	80009a0 <motor_is_yap>
 8000ca4:	e7e4      	b.n	8000c70 <main+0x34>
 8000ca6:	46c0      	nop			; (mov r8, r8)
 8000ca8:	200001c0 	.word	0x200001c0
 8000cac:	20000200 	.word	0x20000200
 8000cb0:	2000000c 	.word	0x2000000c

08000cb4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000cb4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb6:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <HAL_MspInit+0x28>)
 8000cb8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cba:	2101      	movs	r1, #1
 8000cbc:	430a      	orrs	r2, r1
 8000cbe:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000cc0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000cc2:	2280      	movs	r2, #128	; 0x80
 8000cc4:	0552      	lsls	r2, r2, #21
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2100      	movs	r1, #0
 8000cce:	2004      	movs	r0, #4
 8000cd0:	f000 fb40 	bl	8001354 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8000cd4:	2004      	movs	r0, #4
 8000cd6:	f000 fb6d 	bl	80013b4 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cda:	bd10      	pop	{r4, pc}
 8000cdc:	40021000 	.word	0x40021000

08000ce0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ce0:	b510      	push	{r4, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce6:	2214      	movs	r2, #20
 8000ce8:	2100      	movs	r1, #0
 8000cea:	a801      	add	r0, sp, #4
 8000cec:	f002 fafa 	bl	80032e4 <memset>
  if(hadc->Instance==ADC1)
 8000cf0:	6822      	ldr	r2, [r4, #0]
 8000cf2:	4b12      	ldr	r3, [pc, #72]	; (8000d3c <HAL_ADC_MspInit+0x5c>)
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d001      	beq.n	8000cfc <HAL_ADC_MspInit+0x1c>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000cf8:	b006      	add	sp, #24
 8000cfa:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cfc:	4b10      	ldr	r3, [pc, #64]	; (8000d40 <HAL_ADC_MspInit+0x60>)
 8000cfe:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000d00:	2280      	movs	r2, #128	; 0x80
 8000d02:	0092      	lsls	r2, r2, #2
 8000d04:	430a      	orrs	r2, r1
 8000d06:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d08:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000d0a:	2201      	movs	r2, #1
 8000d0c:	4311      	orrs	r1, r2
 8000d0e:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d12:	4013      	ands	r3, r2
 8000d14:	9300      	str	r3, [sp, #0]
 8000d16:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = pot_Pin;
 8000d18:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d1a:	2303      	movs	r3, #3
 8000d1c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(pot_GPIO_Port, &GPIO_InitStruct);
 8000d1e:	a901      	add	r1, sp, #4
 8000d20:	20a0      	movs	r0, #160	; 0xa0
 8000d22:	05c0      	lsls	r0, r0, #23
 8000d24:	f000 fbba 	bl	800149c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000d28:	2200      	movs	r2, #0
 8000d2a:	2100      	movs	r1, #0
 8000d2c:	200c      	movs	r0, #12
 8000d2e:	f000 fb11 	bl	8001354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8000d32:	200c      	movs	r0, #12
 8000d34:	f000 fb3e 	bl	80013b4 <HAL_NVIC_EnableIRQ>
}
 8000d38:	e7de      	b.n	8000cf8 <HAL_ADC_MspInit+0x18>
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	40012400 	.word	0x40012400
 8000d40:	40021000 	.word	0x40021000

08000d44 <HAL_RTC_MspInit>:
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
  if(hrtc->Instance==RTC)
 8000d44:	6802      	ldr	r2, [r0, #0]
 8000d46:	4b05      	ldr	r3, [pc, #20]	; (8000d5c <HAL_RTC_MspInit+0x18>)
 8000d48:	429a      	cmp	r2, r3
 8000d4a:	d000      	beq.n	8000d4e <HAL_RTC_MspInit+0xa>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000d4c:	4770      	bx	lr
    __HAL_RCC_RTC_ENABLE();
 8000d4e:	4a04      	ldr	r2, [pc, #16]	; (8000d60 <HAL_RTC_MspInit+0x1c>)
 8000d50:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8000d52:	2380      	movs	r3, #128	; 0x80
 8000d54:	02db      	lsls	r3, r3, #11
 8000d56:	430b      	orrs	r3, r1
 8000d58:	6513      	str	r3, [r2, #80]	; 0x50
}
 8000d5a:	e7f7      	b.n	8000d4c <HAL_RTC_MspInit+0x8>
 8000d5c:	40002800 	.word	0x40002800
 8000d60:	40021000 	.word	0x40021000

08000d64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000d64:	b510      	push	{r4, lr}
  if(htim_base->Instance==TIM2)
 8000d66:	6802      	ldr	r2, [r0, #0]
 8000d68:	2380      	movs	r3, #128	; 0x80
 8000d6a:	05db      	lsls	r3, r3, #23
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d000      	beq.n	8000d72 <HAL_TIM_Base_MspInit+0xe>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000d70:	bd10      	pop	{r4, pc}
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d72:	4a07      	ldr	r2, [pc, #28]	; (8000d90 <HAL_TIM_Base_MspInit+0x2c>)
 8000d74:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8000d76:	2101      	movs	r1, #1
 8000d78:	430b      	orrs	r3, r1
 8000d7a:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	200f      	movs	r0, #15
 8000d82:	f000 fae7 	bl	8001354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d86:	200f      	movs	r0, #15
 8000d88:	f000 fb14 	bl	80013b4 <HAL_NVIC_EnableIRQ>
}
 8000d8c:	e7f0      	b.n	8000d70 <HAL_TIM_Base_MspInit+0xc>
 8000d8e:	46c0      	nop			; (mov r8, r8)
 8000d90:	40021000 	.word	0x40021000

08000d94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d94:	b510      	push	{r4, lr}
 8000d96:	b088      	sub	sp, #32
 8000d98:	0004      	movs	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d9a:	2214      	movs	r2, #20
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	a803      	add	r0, sp, #12
 8000da0:	f002 faa0 	bl	80032e4 <memset>
  if(huart->Instance==USART1)
 8000da4:	6823      	ldr	r3, [r4, #0]
 8000da6:	4a26      	ldr	r2, [pc, #152]	; (8000e40 <HAL_UART_MspInit+0xac>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d004      	beq.n	8000db6 <HAL_UART_MspInit+0x22>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8000dac:	4a25      	ldr	r2, [pc, #148]	; (8000e44 <HAL_UART_MspInit+0xb0>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d021      	beq.n	8000df6 <HAL_UART_MspInit+0x62>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000db2:	b008      	add	sp, #32
 8000db4:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8000db6:	4b24      	ldr	r3, [pc, #144]	; (8000e48 <HAL_UART_MspInit+0xb4>)
 8000db8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8000dba:	2280      	movs	r2, #128	; 0x80
 8000dbc:	01d2      	lsls	r2, r2, #7
 8000dbe:	430a      	orrs	r2, r1
 8000dc0:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000dc2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000dc4:	2202      	movs	r2, #2
 8000dc6:	4311      	orrs	r1, r2
 8000dc8:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dcc:	4013      	ands	r3, r2
 8000dce:	9301      	str	r3, [sp, #4]
 8000dd0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dd2:	23c0      	movs	r3, #192	; 0xc0
 8000dd4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd6:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd8:	3bbd      	subs	r3, #189	; 0xbd
 8000dda:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ddc:	a903      	add	r1, sp, #12
 8000dde:	481b      	ldr	r0, [pc, #108]	; (8000e4c <HAL_UART_MspInit+0xb8>)
 8000de0:	f000 fb5c 	bl	800149c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000de4:	2200      	movs	r2, #0
 8000de6:	2100      	movs	r1, #0
 8000de8:	201b      	movs	r0, #27
 8000dea:	f000 fab3 	bl	8001354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000dee:	201b      	movs	r0, #27
 8000df0:	f000 fae0 	bl	80013b4 <HAL_NVIC_EnableIRQ>
 8000df4:	e7dd      	b.n	8000db2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000df6:	4b14      	ldr	r3, [pc, #80]	; (8000e48 <HAL_UART_MspInit+0xb4>)
 8000df8:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8000dfa:	2280      	movs	r2, #128	; 0x80
 8000dfc:	0292      	lsls	r2, r2, #10
 8000dfe:	430a      	orrs	r2, r1
 8000e00:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e02:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8000e04:	2201      	movs	r2, #1
 8000e06:	4311      	orrs	r1, r2
 8000e08:	62d9      	str	r1, [r3, #44]	; 0x2c
 8000e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e0c:	401a      	ands	r2, r3
 8000e0e:	9202      	str	r2, [sp, #8]
 8000e10:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000e12:	230c      	movs	r3, #12
 8000e14:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	3b0a      	subs	r3, #10
 8000e18:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000e1e:	3301      	adds	r3, #1
 8000e20:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e22:	a903      	add	r1, sp, #12
 8000e24:	20a0      	movs	r0, #160	; 0xa0
 8000e26:	05c0      	lsls	r0, r0, #23
 8000e28:	f000 fb38 	bl	800149c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2100      	movs	r1, #0
 8000e30:	201c      	movs	r0, #28
 8000e32:	f000 fa8f 	bl	8001354 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000e36:	201c      	movs	r0, #28
 8000e38:	f000 fabc 	bl	80013b4 <HAL_NVIC_EnableIRQ>
}
 8000e3c:	e7b9      	b.n	8000db2 <HAL_UART_MspInit+0x1e>
 8000e3e:	46c0      	nop			; (mov r8, r8)
 8000e40:	40013800 	.word	0x40013800
 8000e44:	40004400 	.word	0x40004400
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	50000400 	.word	0x50000400

08000e50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e50:	e7fe      	b.n	8000e50 <NMI_Handler>

08000e52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e52:	e7fe      	b.n	8000e52 <HardFault_Handler>

08000e54 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000e54:	4770      	bx	lr

08000e56 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e56:	4770      	bx	lr

08000e58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e58:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5a:	f000 f85f 	bl	8000f1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e5e:	bd10      	pop	{r4, pc}

08000e60 <RCC_CRS_IRQHandler>:

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8000e60:	4770      	bx	lr
	...

08000e64 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 21 and 22).
  */
void ADC1_COMP_IRQHandler(void)
{
 8000e64:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc);
 8000e66:	4802      	ldr	r0, [pc, #8]	; (8000e70 <ADC1_COMP_IRQHandler+0xc>)
 8000e68:	f000 f992 	bl	8001190 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8000e6c:	bd10      	pop	{r4, pc}
 8000e6e:	46c0      	nop			; (mov r8, r8)
 8000e70:	20000290 	.word	0x20000290

08000e74 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e76:	4802      	ldr	r0, [pc, #8]	; (8000e80 <TIM2_IRQHandler+0xc>)
 8000e78:	f001 faf0 	bl	800245c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e7c:	bd10      	pop	{r4, pc}
 8000e7e:	46c0      	nop			; (mov r8, r8)
 8000e80:	200001c0 	.word	0x200001c0

08000e84 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000e84:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e86:	4802      	ldr	r0, [pc, #8]	; (8000e90 <USART1_IRQHandler+0xc>)
 8000e88:	f001 fbfc 	bl	8002684 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e8c:	bd10      	pop	{r4, pc}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	200000f8 	.word	0x200000f8

08000e94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000e94:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e96:	4802      	ldr	r0, [pc, #8]	; (8000ea0 <USART2_IRQHandler+0xc>)
 8000e98:	f001 fbf4 	bl	8002684 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e9c:	bd10      	pop	{r4, pc}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	20000200 	.word	0x20000200

08000ea4 <SystemInit>:
{
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ea4:	4770      	bx	lr
	...

08000ea8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ea8:	b510      	push	{r4, lr}
 8000eaa:	0004      	movs	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000eac:	4b0e      	ldr	r3, [pc, #56]	; (8000ee8 <HAL_InitTick+0x40>)
 8000eae:	7819      	ldrb	r1, [r3, #0]
 8000eb0:	20fa      	movs	r0, #250	; 0xfa
 8000eb2:	0080      	lsls	r0, r0, #2
 8000eb4:	f7ff f928 	bl	8000108 <__udivsi3>
 8000eb8:	0001      	movs	r1, r0
 8000eba:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <HAL_InitTick+0x44>)
 8000ebc:	6818      	ldr	r0, [r3, #0]
 8000ebe:	f7ff f923 	bl	8000108 <__udivsi3>
 8000ec2:	f000 fa83 	bl	80013cc <HAL_SYSTICK_Config>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	d10c      	bne.n	8000ee4 <HAL_InitTick+0x3c>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eca:	2c03      	cmp	r4, #3
 8000ecc:	d901      	bls.n	8000ed2 <HAL_InitTick+0x2a>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8000ece:	2001      	movs	r0, #1
 8000ed0:	e009      	b.n	8000ee6 <HAL_InitTick+0x3e>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	0021      	movs	r1, r4
 8000ed6:	3801      	subs	r0, #1
 8000ed8:	f000 fa3c 	bl	8001354 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000edc:	4b04      	ldr	r3, [pc, #16]	; (8000ef0 <HAL_InitTick+0x48>)
 8000ede:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000ee0:	2000      	movs	r0, #0
 8000ee2:	e000      	b.n	8000ee6 <HAL_InitTick+0x3e>
    return HAL_ERROR;
 8000ee4:	2001      	movs	r0, #1
}
 8000ee6:	bd10      	pop	{r4, pc}
 8000ee8:	20000090 	.word	0x20000090
 8000eec:	2000008c 	.word	0x2000008c
 8000ef0:	20000094 	.word	0x20000094

08000ef4 <HAL_Init>:
{
 8000ef4:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000ef6:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <HAL_Init+0x24>)
 8000ef8:	6813      	ldr	r3, [r2, #0]
 8000efa:	2140      	movs	r1, #64	; 0x40
 8000efc:	430b      	orrs	r3, r1
 8000efe:	6013      	str	r3, [r2, #0]
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f00:	2003      	movs	r0, #3
 8000f02:	f7ff ffd1 	bl	8000ea8 <HAL_InitTick>
 8000f06:	1e04      	subs	r4, r0, #0
 8000f08:	d002      	beq.n	8000f10 <HAL_Init+0x1c>
    status = HAL_ERROR;
 8000f0a:	2401      	movs	r4, #1
}
 8000f0c:	0020      	movs	r0, r4
 8000f0e:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 8000f10:	f7ff fed0 	bl	8000cb4 <HAL_MspInit>
 8000f14:	e7fa      	b.n	8000f0c <HAL_Init+0x18>
 8000f16:	46c0      	nop			; (mov r8, r8)
 8000f18:	40022000 	.word	0x40022000

08000f1c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000f1c:	4a03      	ldr	r2, [pc, #12]	; (8000f2c <HAL_IncTick+0x10>)
 8000f1e:	6811      	ldr	r1, [r2, #0]
 8000f20:	4b03      	ldr	r3, [pc, #12]	; (8000f30 <HAL_IncTick+0x14>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	185b      	adds	r3, r3, r1
 8000f26:	6013      	str	r3, [r2, #0]
}
 8000f28:	4770      	bx	lr
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	200002f0 	.word	0x200002f0
 8000f30:	20000090 	.word	0x20000090

08000f34 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f34:	4b01      	ldr	r3, [pc, #4]	; (8000f3c <HAL_GetTick+0x8>)
 8000f36:	6818      	ldr	r0, [r3, #0]
}
 8000f38:	4770      	bx	lr
 8000f3a:	46c0      	nop			; (mov r8, r8)
 8000f3c:	200002f0 	.word	0x200002f0

08000f40 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f40:	b570      	push	{r4, r5, r6, lr}
 8000f42:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000f44:	f7ff fff6 	bl	8000f34 <HAL_GetTick>
 8000f48:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f4a:	1c63      	adds	r3, r4, #1
 8000f4c:	d002      	beq.n	8000f54 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f4e:	4b04      	ldr	r3, [pc, #16]	; (8000f60 <HAL_Delay+0x20>)
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	18e4      	adds	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f54:	f7ff ffee 	bl	8000f34 <HAL_GetTick>
 8000f58:	1b40      	subs	r0, r0, r5
 8000f5a:	4284      	cmp	r4, r0
 8000f5c:	d8fa      	bhi.n	8000f54 <HAL_Delay+0x14>
  {
  }
}
 8000f5e:	bd70      	pop	{r4, r5, r6, pc}
 8000f60:	20000090 	.word	0x20000090

08000f64 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8000f64:	b510      	push	{r4, lr}
 8000f66:	b082      	sub	sp, #8
 8000f68:	0004      	movs	r4, r0
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8000f6a:	4b08      	ldr	r3, [pc, #32]	; (8000f8c <ADC_DelayMicroSecond+0x28>)
 8000f6c:	6818      	ldr	r0, [r3, #0]
 8000f6e:	4908      	ldr	r1, [pc, #32]	; (8000f90 <ADC_DelayMicroSecond+0x2c>)
 8000f70:	f7ff f8ca 	bl	8000108 <__udivsi3>
 8000f74:	4344      	muls	r4, r0
 8000f76:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8000f78:	e002      	b.n	8000f80 <ADC_DelayMicroSecond+0x1c>
  {
    waitLoopIndex--;
 8000f7a:	9b01      	ldr	r3, [sp, #4]
 8000f7c:	3b01      	subs	r3, #1
 8000f7e:	9301      	str	r3, [sp, #4]
  while(waitLoopIndex != 0U)
 8000f80:	9b01      	ldr	r3, [sp, #4]
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f9      	bne.n	8000f7a <ADC_DelayMicroSecond+0x16>
  } 
}
 8000f86:	b002      	add	sp, #8
 8000f88:	bd10      	pop	{r4, pc}
 8000f8a:	46c0      	nop			; (mov r8, r8)
 8000f8c:	2000008c 	.word	0x2000008c
 8000f90:	000f4240 	.word	0x000f4240

08000f94 <HAL_ADC_Init>:
{
 8000f94:	b570      	push	{r4, r5, r6, lr}
 8000f96:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8000f98:	d100      	bne.n	8000f9c <HAL_ADC_Init+0x8>
 8000f9a:	e0e6      	b.n	800116a <HAL_ADC_Init+0x1d6>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000f9c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d031      	beq.n	8001006 <HAL_ADC_Init+0x72>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000fa2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000fa4:	06db      	lsls	r3, r3, #27
 8000fa6:	d434      	bmi.n	8001012 <HAL_ADC_Init+0x7e>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8000fa8:	6821      	ldr	r1, [r4, #0]
 8000faa:	688b      	ldr	r3, [r1, #8]
 8000fac:	2204      	movs	r2, #4
 8000fae:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8000fb0:	d12f      	bne.n	8001012 <HAL_ADC_Init+0x7e>
  ADC_STATE_CLR_SET(hadc->State,
 8000fb2:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000fb4:	486e      	ldr	r0, [pc, #440]	; (8001170 <HAL_ADC_Init+0x1dc>)
 8000fb6:	4002      	ands	r2, r0
 8000fb8:	3006      	adds	r0, #6
 8000fba:	30ff      	adds	r0, #255	; 0xff
 8000fbc:	4302      	orrs	r2, r0
 8000fbe:	6562      	str	r2, [r4, #84]	; 0x54
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fc0:	6888      	ldr	r0, [r1, #8]
 8000fc2:	2203      	movs	r2, #3
 8000fc4:	4002      	ands	r2, r0
 8000fc6:	2a01      	cmp	r2, #1
 8000fc8:	d02c      	beq.n	8001024 <HAL_ADC_Init+0x90>
 8000fca:	2200      	movs	r2, #0
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d143      	bne.n	8001058 <HAL_ADC_Init+0xc4>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8000fd0:	6862      	ldr	r2, [r4, #4]
 8000fd2:	20c0      	movs	r0, #192	; 0xc0
 8000fd4:	0600      	lsls	r0, r0, #24
 8000fd6:	4282      	cmp	r2, r0
 8000fd8:	d02b      	beq.n	8001032 <HAL_ADC_Init+0x9e>
 8000fda:	2080      	movs	r0, #128	; 0x80
 8000fdc:	05c0      	lsls	r0, r0, #23
 8000fde:	4282      	cmp	r2, r0
 8000fe0:	d027      	beq.n	8001032 <HAL_ADC_Init+0x9e>
 8000fe2:	2080      	movs	r0, #128	; 0x80
 8000fe4:	0600      	lsls	r0, r0, #24
 8000fe6:	4282      	cmp	r2, r0
 8000fe8:	d023      	beq.n	8001032 <HAL_ADC_Init+0x9e>
 8000fea:	690a      	ldr	r2, [r1, #16]
 8000fec:	0092      	lsls	r2, r2, #2
 8000fee:	0892      	lsrs	r2, r2, #2
 8000ff0:	610a      	str	r2, [r1, #16]
 8000ff2:	4a60      	ldr	r2, [pc, #384]	; (8001174 <HAL_ADC_Init+0x1e0>)
 8000ff4:	6811      	ldr	r1, [r2, #0]
 8000ff6:	4860      	ldr	r0, [pc, #384]	; (8001178 <HAL_ADC_Init+0x1e4>)
 8000ff8:	4001      	ands	r1, r0
 8000ffa:	6011      	str	r1, [r2, #0]
 8000ffc:	6811      	ldr	r1, [r2, #0]
 8000ffe:	6860      	ldr	r0, [r4, #4]
 8001000:	4301      	orrs	r1, r0
 8001002:	6011      	str	r1, [r2, #0]
 8001004:	e01e      	b.n	8001044 <HAL_ADC_Init+0xb0>
    ADC_CLEAR_ERRORCODE(hadc);
 8001006:	6583      	str	r3, [r0, #88]	; 0x58
    hadc->Lock = HAL_UNLOCKED;
 8001008:	2250      	movs	r2, #80	; 0x50
 800100a:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 800100c:	f7ff fe68 	bl	8000ce0 <HAL_ADC_MspInit>
 8001010:	e7c7      	b.n	8000fa2 <HAL_ADC_Init+0xe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001012:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001014:	2210      	movs	r2, #16
 8001016:	4313      	orrs	r3, r2
 8001018:	6563      	str	r3, [r4, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 800101a:	2200      	movs	r2, #0
 800101c:	2350      	movs	r3, #80	; 0x50
 800101e:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8001020:	2001      	movs	r0, #1
}
 8001022:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001024:	680a      	ldr	r2, [r1, #0]
 8001026:	07d2      	lsls	r2, r2, #31
 8001028:	d401      	bmi.n	800102e <HAL_ADC_Init+0x9a>
 800102a:	2200      	movs	r2, #0
 800102c:	e7ce      	b.n	8000fcc <HAL_ADC_Init+0x38>
 800102e:	2201      	movs	r2, #1
 8001030:	e7cc      	b.n	8000fcc <HAL_ADC_Init+0x38>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001032:	690a      	ldr	r2, [r1, #16]
 8001034:	0092      	lsls	r2, r2, #2
 8001036:	0892      	lsrs	r2, r2, #2
 8001038:	610a      	str	r2, [r1, #16]
 800103a:	6821      	ldr	r1, [r4, #0]
 800103c:	690a      	ldr	r2, [r1, #16]
 800103e:	6860      	ldr	r0, [r4, #4]
 8001040:	4302      	orrs	r2, r0
 8001042:	610a      	str	r2, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001044:	6821      	ldr	r1, [r4, #0]
 8001046:	68ca      	ldr	r2, [r1, #12]
 8001048:	2018      	movs	r0, #24
 800104a:	4382      	bics	r2, r0
 800104c:	60ca      	str	r2, [r1, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800104e:	6821      	ldr	r1, [r4, #0]
 8001050:	68ca      	ldr	r2, [r1, #12]
 8001052:	68a0      	ldr	r0, [r4, #8]
 8001054:	4302      	orrs	r2, r0
 8001056:	60ca      	str	r2, [r1, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001058:	4a46      	ldr	r2, [pc, #280]	; (8001174 <HAL_ADC_Init+0x1e0>)
 800105a:	6811      	ldr	r1, [r2, #0]
 800105c:	4847      	ldr	r0, [pc, #284]	; (800117c <HAL_ADC_Init+0x1e8>)
 800105e:	4001      	ands	r1, r0
 8001060:	6011      	str	r1, [r2, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001062:	6811      	ldr	r1, [r2, #0]
 8001064:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001066:	0640      	lsls	r0, r0, #25
 8001068:	4301      	orrs	r1, r0
 800106a:	6011      	str	r1, [r2, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 800106c:	6822      	ldr	r2, [r4, #0]
 800106e:	6891      	ldr	r1, [r2, #8]
 8001070:	00c9      	lsls	r1, r1, #3
 8001072:	d404      	bmi.n	800107e <HAL_ADC_Init+0xea>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001074:	6890      	ldr	r0, [r2, #8]
 8001076:	2180      	movs	r1, #128	; 0x80
 8001078:	0549      	lsls	r1, r1, #21
 800107a:	4301      	orrs	r1, r0
 800107c:	6091      	str	r1, [r2, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800107e:	6821      	ldr	r1, [r4, #0]
 8001080:	68ca      	ldr	r2, [r1, #12]
 8001082:	483f      	ldr	r0, [pc, #252]	; (8001180 <HAL_ADC_Init+0x1ec>)
 8001084:	4002      	ands	r2, r0
 8001086:	60ca      	str	r2, [r1, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001088:	6820      	ldr	r0, [r4, #0]
 800108a:	68c2      	ldr	r2, [r0, #12]
 800108c:	68e1      	ldr	r1, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800108e:	6925      	ldr	r5, [r4, #16]
 8001090:	2d02      	cmp	r5, #2
 8001092:	d040      	beq.n	8001116 <HAL_ADC_Init+0x182>
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001094:	430b      	orrs	r3, r1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001096:	2120      	movs	r1, #32
 8001098:	5c61      	ldrb	r1, [r4, r1]
 800109a:	0349      	lsls	r1, r1, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800109c:	430b      	orrs	r3, r1
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 800109e:	212c      	movs	r1, #44	; 0x2c
 80010a0:	5c61      	ldrb	r1, [r4, r1]
 80010a2:	0049      	lsls	r1, r1, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80010a4:	430b      	orrs	r3, r1
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80010a6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80010a8:	430b      	orrs	r3, r1
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80010aa:	69a1      	ldr	r1, [r4, #24]
 80010ac:	0389      	lsls	r1, r1, #14
                            hadc->Init.Overrun                               |
 80010ae:	430b      	orrs	r3, r1
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 80010b0:	69e1      	ldr	r1, [r4, #28]
 80010b2:	03c9      	lsls	r1, r1, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 80010b4:	430b      	orrs	r3, r1
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80010b6:	4313      	orrs	r3, r2
 80010b8:	60c3      	str	r3, [r0, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80010ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80010bc:	22c2      	movs	r2, #194	; 0xc2
 80010be:	32ff      	adds	r2, #255	; 0xff
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d005      	beq.n	80010d0 <HAL_ADC_Init+0x13c>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80010c4:	6821      	ldr	r1, [r4, #0]
 80010c6:	68ca      	ldr	r2, [r1, #12]
 80010c8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80010ca:	4303      	orrs	r3, r0
 80010cc:	4313      	orrs	r3, r2
 80010ce:	60cb      	str	r3, [r1, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80010d0:	2321      	movs	r3, #33	; 0x21
 80010d2:	5ce3      	ldrb	r3, [r4, r3]
 80010d4:	2b01      	cmp	r3, #1
 80010d6:	d020      	beq.n	800111a <HAL_ADC_Init+0x186>
  if (hadc->Init.OversamplingMode == ENABLE)
 80010d8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d031      	beq.n	8001142 <HAL_ADC_Init+0x1ae>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80010de:	6823      	ldr	r3, [r4, #0]
 80010e0:	691a      	ldr	r2, [r3, #16]
 80010e2:	07d2      	lsls	r2, r2, #31
 80010e4:	d503      	bpl.n	80010ee <HAL_ADC_Init+0x15a>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80010e6:	691a      	ldr	r2, [r3, #16]
 80010e8:	2101      	movs	r1, #1
 80010ea:	438a      	bics	r2, r1
 80010ec:	611a      	str	r2, [r3, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 80010ee:	6822      	ldr	r2, [r4, #0]
 80010f0:	6953      	ldr	r3, [r2, #20]
 80010f2:	2107      	movs	r1, #7
 80010f4:	438b      	bics	r3, r1
 80010f6:	6153      	str	r3, [r2, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 80010f8:	6822      	ldr	r2, [r4, #0]
 80010fa:	6953      	ldr	r3, [r2, #20]
 80010fc:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80010fe:	430b      	orrs	r3, r1
 8001100:	6153      	str	r3, [r2, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 8001102:	2300      	movs	r3, #0
 8001104:	65a3      	str	r3, [r4, #88]	; 0x58
  ADC_STATE_CLR_SET(hadc->State,
 8001106:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001108:	2203      	movs	r2, #3
 800110a:	4393      	bics	r3, r2
 800110c:	3a02      	subs	r2, #2
 800110e:	4313      	orrs	r3, r2
 8001110:	6563      	str	r3, [r4, #84]	; 0x54
  return HAL_OK;
 8001112:	2000      	movs	r0, #0
 8001114:	e785      	b.n	8001022 <HAL_ADC_Init+0x8e>
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001116:	2304      	movs	r3, #4
 8001118:	e7bc      	b.n	8001094 <HAL_ADC_Init+0x100>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800111a:	331f      	adds	r3, #31
 800111c:	5ce3      	ldrb	r3, [r4, r3]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d106      	bne.n	8001130 <HAL_ADC_Init+0x19c>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001122:	6822      	ldr	r2, [r4, #0]
 8001124:	68d1      	ldr	r1, [r2, #12]
 8001126:	2380      	movs	r3, #128	; 0x80
 8001128:	025b      	lsls	r3, r3, #9
 800112a:	430b      	orrs	r3, r1
 800112c:	60d3      	str	r3, [r2, #12]
 800112e:	e7d3      	b.n	80010d8 <HAL_ADC_Init+0x144>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001130:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001132:	2220      	movs	r2, #32
 8001134:	4313      	orrs	r3, r2
 8001136:	6563      	str	r3, [r4, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001138:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800113a:	3a1f      	subs	r2, #31
 800113c:	4313      	orrs	r3, r2
 800113e:	65a3      	str	r3, [r4, #88]	; 0x58
 8001140:	e7ca      	b.n	80010d8 <HAL_ADC_Init+0x144>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001142:	6822      	ldr	r2, [r4, #0]
 8001144:	6913      	ldr	r3, [r2, #16]
 8001146:	490f      	ldr	r1, [pc, #60]	; (8001184 <HAL_ADC_Init+0x1f0>)
 8001148:	400b      	ands	r3, r1
 800114a:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800114c:	6821      	ldr	r1, [r4, #0]
 800114e:	690a      	ldr	r2, [r1, #16]
 8001150:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001152:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8001154:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 8001156:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001158:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800115a:	4313      	orrs	r3, r2
 800115c:	610b      	str	r3, [r1, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800115e:	6822      	ldr	r2, [r4, #0]
 8001160:	6913      	ldr	r3, [r2, #16]
 8001162:	2101      	movs	r1, #1
 8001164:	430b      	orrs	r3, r1
 8001166:	6113      	str	r3, [r2, #16]
 8001168:	e7c1      	b.n	80010ee <HAL_ADC_Init+0x15a>
    return HAL_ERROR;
 800116a:	2001      	movs	r0, #1
 800116c:	e759      	b.n	8001022 <HAL_ADC_Init+0x8e>
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	fffffefd 	.word	0xfffffefd
 8001174:	40012708 	.word	0x40012708
 8001178:	ffc3ffff 	.word	0xffc3ffff
 800117c:	fdffffff 	.word	0xfdffffff
 8001180:	fffe0219 	.word	0xfffe0219
 8001184:	fffffc03 	.word	0xfffffc03

08001188 <HAL_ADC_ConvCpltCallback>:
}
 8001188:	4770      	bx	lr

0800118a <HAL_ADC_LevelOutOfWindowCallback>:
}
 800118a:	4770      	bx	lr

0800118c <HAL_ADC_ErrorCallback>:
}
 800118c:	4770      	bx	lr
	...

08001190 <HAL_ADC_IRQHandler>:
{
 8001190:	b510      	push	{r4, lr}
 8001192:	0004      	movs	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8001194:	6803      	ldr	r3, [r0, #0]
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	0752      	lsls	r2, r2, #29
 800119a:	d502      	bpl.n	80011a2 <HAL_ADC_IRQHandler+0x12>
 800119c:	685a      	ldr	r2, [r3, #4]
 800119e:	0752      	lsls	r2, r2, #29
 80011a0:	d405      	bmi.n	80011ae <HAL_ADC_IRQHandler+0x1e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80011a2:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 80011a4:	0712      	lsls	r2, r2, #28
 80011a6:	d52d      	bpl.n	8001204 <HAL_ADC_IRQHandler+0x74>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 80011a8:	685a      	ldr	r2, [r3, #4]
 80011aa:	0712      	lsls	r2, r2, #28
 80011ac:	d52a      	bpl.n	8001204 <HAL_ADC_IRQHandler+0x74>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80011ae:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80011b0:	06d2      	lsls	r2, r2, #27
 80011b2:	d404      	bmi.n	80011be <HAL_ADC_IRQHandler+0x2e>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80011b4:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80011b6:	2280      	movs	r2, #128	; 0x80
 80011b8:	0092      	lsls	r2, r2, #2
 80011ba:	430a      	orrs	r2, r1
 80011bc:	6562      	str	r2, [r4, #84]	; 0x54
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011be:	68d9      	ldr	r1, [r3, #12]
 80011c0:	22c0      	movs	r2, #192	; 0xc0
 80011c2:	0112      	lsls	r2, r2, #4
 80011c4:	4211      	tst	r1, r2
 80011c6:	d114      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80011c8:	2220      	movs	r2, #32
 80011ca:	5ca2      	ldrb	r2, [r4, r2]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80011cc:	2a00      	cmp	r2, #0
 80011ce:	d110      	bne.n	80011f2 <HAL_ADC_IRQHandler+0x62>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 80011d0:	681a      	ldr	r2, [r3, #0]
 80011d2:	0712      	lsls	r2, r2, #28
 80011d4:	d50d      	bpl.n	80011f2 <HAL_ADC_IRQHandler+0x62>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	0752      	lsls	r2, r2, #29
 80011da:	d434      	bmi.n	8001246 <HAL_ADC_IRQHandler+0xb6>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80011dc:	685a      	ldr	r2, [r3, #4]
 80011de:	210c      	movs	r1, #12
 80011e0:	438a      	bics	r2, r1
 80011e2:	605a      	str	r2, [r3, #4]
          ADC_STATE_CLR_SET(hadc->State,
 80011e4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80011e6:	4a22      	ldr	r2, [pc, #136]	; (8001270 <HAL_ADC_IRQHandler+0xe0>)
 80011e8:	4013      	ands	r3, r2
 80011ea:	3204      	adds	r2, #4
 80011ec:	32ff      	adds	r2, #255	; 0xff
 80011ee:	4313      	orrs	r3, r2
 80011f0:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_ConvCpltCallback(hadc);
 80011f2:	0020      	movs	r0, r4
 80011f4:	f7ff ffc8 	bl	8001188 <HAL_ADC_ConvCpltCallback>
    if (hadc->Init.LowPowerAutoWait != ENABLE)
 80011f8:	69a3      	ldr	r3, [r4, #24]
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d002      	beq.n	8001204 <HAL_ADC_IRQHandler+0x74>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80011fe:	6823      	ldr	r3, [r4, #0]
 8001200:	220c      	movs	r2, #12
 8001202:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001204:	6823      	ldr	r3, [r4, #0]
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	0612      	lsls	r2, r2, #24
 800120a:	d502      	bpl.n	8001212 <HAL_ADC_IRQHandler+0x82>
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	061b      	lsls	r3, r3, #24
 8001210:	d422      	bmi.n	8001258 <HAL_ADC_IRQHandler+0xc8>
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8001212:	6823      	ldr	r3, [r4, #0]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	06d2      	lsls	r2, r2, #27
 8001218:	d514      	bpl.n	8001244 <HAL_ADC_IRQHandler+0xb4>
 800121a:	685a      	ldr	r2, [r3, #4]
 800121c:	06d2      	lsls	r2, r2, #27
 800121e:	d511      	bpl.n	8001244 <HAL_ADC_IRQHandler+0xb4>
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001220:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001222:	2a00      	cmp	r2, #0
 8001224:	d002      	beq.n	800122c <HAL_ADC_IRQHandler+0x9c>
        HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN)  )
 8001226:	68da      	ldr	r2, [r3, #12]
    if ((hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)            ||
 8001228:	07d2      	lsls	r2, r2, #31
 800122a:	d508      	bpl.n	800123e <HAL_ADC_IRQHandler+0xae>
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800122c:	6da2      	ldr	r2, [r4, #88]	; 0x58
 800122e:	2102      	movs	r1, #2
 8001230:	430a      	orrs	r2, r1
 8001232:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001234:	2210      	movs	r2, #16
 8001236:	601a      	str	r2, [r3, #0]
      HAL_ADC_ErrorCallback(hadc);
 8001238:	0020      	movs	r0, r4
 800123a:	f7ff ffa7 	bl	800118c <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800123e:	6823      	ldr	r3, [r4, #0]
 8001240:	2210      	movs	r2, #16
 8001242:	601a      	str	r2, [r3, #0]
}
 8001244:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001246:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001248:	2220      	movs	r2, #32
 800124a:	4313      	orrs	r3, r2
 800124c:	6563      	str	r3, [r4, #84]	; 0x54
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800124e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001250:	3a1f      	subs	r2, #31
 8001252:	4313      	orrs	r3, r2
 8001254:	65a3      	str	r3, [r4, #88]	; 0x58
 8001256:	e7cc      	b.n	80011f2 <HAL_ADC_IRQHandler+0x62>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001258:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800125a:	2380      	movs	r3, #128	; 0x80
 800125c:	025b      	lsls	r3, r3, #9
 800125e:	4313      	orrs	r3, r2
 8001260:	6563      	str	r3, [r4, #84]	; 0x54
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001262:	0020      	movs	r0, r4
 8001264:	f7ff ff91 	bl	800118a <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8001268:	6823      	ldr	r3, [r4, #0]
 800126a:	2280      	movs	r2, #128	; 0x80
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	e7d0      	b.n	8001212 <HAL_ADC_IRQHandler+0x82>
 8001270:	fffffefe 	.word	0xfffffefe

08001274 <HAL_ADC_ConfigChannel>:
{
 8001274:	b570      	push	{r4, r5, r6, lr}
 8001276:	0004      	movs	r4, r0
 8001278:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 800127a:	2350      	movs	r3, #80	; 0x50
 800127c:	5cc3      	ldrb	r3, [r0, r3]
 800127e:	2b01      	cmp	r3, #1
 8001280:	d05c      	beq.n	800133c <HAL_ADC_ConfigChannel+0xc8>
 8001282:	2201      	movs	r2, #1
 8001284:	2350      	movs	r3, #80	; 0x50
 8001286:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001288:	6803      	ldr	r3, [r0, #0]
 800128a:	689a      	ldr	r2, [r3, #8]
 800128c:	0752      	lsls	r2, r2, #29
 800128e:	d423      	bmi.n	80012d8 <HAL_ADC_ConfigChannel+0x64>
  if (sConfig->Rank != ADC_RANK_NONE)
 8001290:	4a2b      	ldr	r2, [pc, #172]	; (8001340 <HAL_ADC_ConfigChannel+0xcc>)
 8001292:	6849      	ldr	r1, [r1, #4]
 8001294:	4291      	cmp	r1, r2
 8001296:	d032      	beq.n	80012fe <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 8001298:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800129a:	682a      	ldr	r2, [r5, #0]
 800129c:	0352      	lsls	r2, r2, #13
 800129e:	0b52      	lsrs	r2, r2, #13
 80012a0:	430a      	orrs	r2, r1
 80012a2:	629a      	str	r2, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80012a4:	682b      	ldr	r3, [r5, #0]
 80012a6:	035b      	lsls	r3, r3, #13
 80012a8:	d41f      	bmi.n	80012ea <HAL_ADC_ConfigChannel+0x76>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80012aa:	682b      	ldr	r3, [r5, #0]
 80012ac:	039b      	lsls	r3, r3, #14
 80012ae:	d505      	bpl.n	80012bc <HAL_ADC_ConfigChannel+0x48>
      ADC->CCR |= ADC_CCR_VREFEN;   
 80012b0:	4a24      	ldr	r2, [pc, #144]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 80012b2:	6811      	ldr	r1, [r2, #0]
 80012b4:	2380      	movs	r3, #128	; 0x80
 80012b6:	03db      	lsls	r3, r3, #15
 80012b8:	430b      	orrs	r3, r1
 80012ba:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80012bc:	682b      	ldr	r3, [r5, #0]
 80012be:	03db      	lsls	r3, r3, #15
 80012c0:	d505      	bpl.n	80012ce <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR |= ADC_CCR_VLCDEN;   
 80012c2:	4a20      	ldr	r2, [pc, #128]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 80012c4:	6811      	ldr	r1, [r2, #0]
 80012c6:	2380      	movs	r3, #128	; 0x80
 80012c8:	045b      	lsls	r3, r3, #17
 80012ca:	430b      	orrs	r3, r1
 80012cc:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2350      	movs	r3, #80	; 0x50
 80012d2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80012d4:	2000      	movs	r0, #0
 80012d6:	e032      	b.n	800133e <HAL_ADC_ConfigChannel+0xca>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012d8:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80012da:	2220      	movs	r2, #32
 80012dc:	4313      	orrs	r3, r2
 80012de:	6543      	str	r3, [r0, #84]	; 0x54
    __HAL_UNLOCK(hadc);
 80012e0:	2200      	movs	r2, #0
 80012e2:	2350      	movs	r3, #80	; 0x50
 80012e4:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 80012e6:	2001      	movs	r0, #1
 80012e8:	e029      	b.n	800133e <HAL_ADC_ConfigChannel+0xca>
      ADC->CCR |= ADC_CCR_TSEN;   
 80012ea:	4a16      	ldr	r2, [pc, #88]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 80012ec:	6811      	ldr	r1, [r2, #0]
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	041b      	lsls	r3, r3, #16
 80012f2:	430b      	orrs	r3, r1
 80012f4:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80012f6:	200a      	movs	r0, #10
 80012f8:	f7ff fe34 	bl	8000f64 <ADC_DelayMicroSecond>
 80012fc:	e7d5      	b.n	80012aa <HAL_ADC_ConfigChannel+0x36>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80012fe:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001300:	682a      	ldr	r2, [r5, #0]
 8001302:	0352      	lsls	r2, r2, #13
 8001304:	0b52      	lsrs	r2, r2, #13
 8001306:	4391      	bics	r1, r2
 8001308:	6299      	str	r1, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800130a:	682b      	ldr	r3, [r5, #0]
 800130c:	035b      	lsls	r3, r3, #13
 800130e:	d504      	bpl.n	800131a <HAL_ADC_ConfigChannel+0xa6>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8001310:	4a0c      	ldr	r2, [pc, #48]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 8001312:	6813      	ldr	r3, [r2, #0]
 8001314:	490c      	ldr	r1, [pc, #48]	; (8001348 <HAL_ADC_ConfigChannel+0xd4>)
 8001316:	400b      	ands	r3, r1
 8001318:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800131a:	682b      	ldr	r3, [r5, #0]
 800131c:	039b      	lsls	r3, r3, #14
 800131e:	d504      	bpl.n	800132a <HAL_ADC_ConfigChannel+0xb6>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8001320:	4a08      	ldr	r2, [pc, #32]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 8001322:	6813      	ldr	r3, [r2, #0]
 8001324:	4909      	ldr	r1, [pc, #36]	; (800134c <HAL_ADC_ConfigChannel+0xd8>)
 8001326:	400b      	ands	r3, r1
 8001328:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800132a:	682b      	ldr	r3, [r5, #0]
 800132c:	03db      	lsls	r3, r3, #15
 800132e:	d5ce      	bpl.n	80012ce <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8001330:	4a04      	ldr	r2, [pc, #16]	; (8001344 <HAL_ADC_ConfigChannel+0xd0>)
 8001332:	6813      	ldr	r3, [r2, #0]
 8001334:	4906      	ldr	r1, [pc, #24]	; (8001350 <HAL_ADC_ConfigChannel+0xdc>)
 8001336:	400b      	ands	r3, r1
 8001338:	6013      	str	r3, [r2, #0]
 800133a:	e7c8      	b.n	80012ce <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 800133c:	2002      	movs	r0, #2
}
 800133e:	bd70      	pop	{r4, r5, r6, pc}
 8001340:	00001001 	.word	0x00001001
 8001344:	40012708 	.word	0x40012708
 8001348:	ff7fffff 	.word	0xff7fffff
 800134c:	ffbfffff 	.word	0xffbfffff
 8001350:	feffffff 	.word	0xfeffffff

08001354 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001354:	b570      	push	{r4, r5, r6, lr}
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001356:	2800      	cmp	r0, #0
 8001358:	db11      	blt.n	800137e <HAL_NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800135a:	0882      	lsrs	r2, r0, #2
 800135c:	4d13      	ldr	r5, [pc, #76]	; (80013ac <HAL_NVIC_SetPriority+0x58>)
 800135e:	32c0      	adds	r2, #192	; 0xc0
 8001360:	0092      	lsls	r2, r2, #2
 8001362:	5954      	ldr	r4, [r2, r5]
 8001364:	2303      	movs	r3, #3
 8001366:	4018      	ands	r0, r3
 8001368:	00c0      	lsls	r0, r0, #3
 800136a:	33fc      	adds	r3, #252	; 0xfc
 800136c:	001e      	movs	r6, r3
 800136e:	4086      	lsls	r6, r0
 8001370:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001372:	0189      	lsls	r1, r1, #6
 8001374:	400b      	ands	r3, r1
 8001376:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001378:	4323      	orrs	r3, r4
 800137a:	5153      	str	r3, [r2, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 800137c:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800137e:	b2c0      	uxtb	r0, r0
 8001380:	220f      	movs	r2, #15
 8001382:	4002      	ands	r2, r0
 8001384:	3a08      	subs	r2, #8
 8001386:	0892      	lsrs	r2, r2, #2
 8001388:	3206      	adds	r2, #6
 800138a:	0092      	lsls	r2, r2, #2
 800138c:	4b08      	ldr	r3, [pc, #32]	; (80013b0 <HAL_NVIC_SetPriority+0x5c>)
 800138e:	18d3      	adds	r3, r2, r3
 8001390:	685d      	ldr	r5, [r3, #4]
 8001392:	2403      	movs	r4, #3
 8001394:	4020      	ands	r0, r4
 8001396:	00c0      	lsls	r0, r0, #3
 8001398:	22ff      	movs	r2, #255	; 0xff
 800139a:	0014      	movs	r4, r2
 800139c:	4084      	lsls	r4, r0
 800139e:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80013a0:	0189      	lsls	r1, r1, #6
 80013a2:	4011      	ands	r1, r2
 80013a4:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013a6:	4329      	orrs	r1, r5
 80013a8:	6059      	str	r1, [r3, #4]
 80013aa:	e7e7      	b.n	800137c <HAL_NVIC_SetPriority+0x28>
 80013ac:	e000e100 	.word	0xe000e100
 80013b0:	e000ed00 	.word	0xe000ed00

080013b4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80013b4:	2800      	cmp	r0, #0
 80013b6:	db05      	blt.n	80013c4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013b8:	231f      	movs	r3, #31
 80013ba:	4018      	ands	r0, r3
 80013bc:	3b1e      	subs	r3, #30
 80013be:	4083      	lsls	r3, r0
 80013c0:	4a01      	ldr	r2, [pc, #4]	; (80013c8 <HAL_NVIC_EnableIRQ+0x14>)
 80013c2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80013c4:	4770      	bx	lr
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	e000e100 	.word	0xe000e100

080013cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80013cc:	3801      	subs	r0, #1
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_SYSTICK_Config+0x2c>)
 80013d0:	4298      	cmp	r0, r3
 80013d2:	d80f      	bhi.n	80013f4 <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80013d4:	4a09      	ldr	r2, [pc, #36]	; (80013fc <HAL_SYSTICK_Config+0x30>)
 80013d6:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80013d8:	4809      	ldr	r0, [pc, #36]	; (8001400 <HAL_SYSTICK_Config+0x34>)
 80013da:	6a03      	ldr	r3, [r0, #32]
 80013dc:	021b      	lsls	r3, r3, #8
 80013de:	0a1b      	lsrs	r3, r3, #8
 80013e0:	21c0      	movs	r1, #192	; 0xc0
 80013e2:	0609      	lsls	r1, r1, #24
 80013e4:	430b      	orrs	r3, r1
 80013e6:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80013e8:	2300      	movs	r3, #0
 80013ea:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013ec:	3307      	adds	r3, #7
 80013ee:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80013f0:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80013f2:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80013f4:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80013f6:	e7fc      	b.n	80013f2 <HAL_SYSTICK_Config+0x26>
 80013f8:	00ffffff 	.word	0x00ffffff
 80013fc:	e000e010 	.word	0xe000e010
 8001400:	e000ed00 	.word	0xe000ed00

08001404 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001404:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001406:	2325      	movs	r3, #37	; 0x25
 8001408:	5cc3      	ldrb	r3, [r0, r3]
 800140a:	2b02      	cmp	r3, #2
 800140c:	d006      	beq.n	800141c <HAL_DMA_Abort+0x18>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800140e:	2304      	movs	r3, #4
 8001410:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001412:	2200      	movs	r2, #0
 8001414:	3320      	adds	r3, #32
 8001416:	54c2      	strb	r2, [r0, r3]

    return HAL_ERROR;
 8001418:	2001      	movs	r0, #1
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    return status;
  }
}
 800141a:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800141c:	6802      	ldr	r2, [r0, #0]
 800141e:	6813      	ldr	r3, [r2, #0]
 8001420:	210e      	movs	r1, #14
 8001422:	438b      	bics	r3, r1
 8001424:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001426:	6801      	ldr	r1, [r0, #0]
 8001428:	680a      	ldr	r2, [r1, #0]
 800142a:	2301      	movs	r3, #1
 800142c:	439a      	bics	r2, r3
 800142e:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001430:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001432:	221c      	movs	r2, #28
 8001434:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001436:	4022      	ands	r2, r4
 8001438:	001c      	movs	r4, r3
 800143a:	4094      	lsls	r4, r2
 800143c:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800143e:	2225      	movs	r2, #37	; 0x25
 8001440:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001442:	2200      	movs	r2, #0
 8001444:	3323      	adds	r3, #35	; 0x23
 8001446:	54c2      	strb	r2, [r0, r3]
    return status;
 8001448:	2000      	movs	r0, #0
 800144a:	e7e6      	b.n	800141a <HAL_DMA_Abort+0x16>

0800144c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800144c:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800144e:	2325      	movs	r3, #37	; 0x25
 8001450:	5cc3      	ldrb	r3, [r0, r3]
 8001452:	2b02      	cmp	r3, #2
 8001454:	d003      	beq.n	800145e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001456:	2304      	movs	r3, #4
 8001458:	63c3      	str	r3, [r0, #60]	; 0x3c

    status = HAL_ERROR;
 800145a:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    }
  }
  return status;
}
 800145c:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800145e:	6802      	ldr	r2, [r0, #0]
 8001460:	6813      	ldr	r3, [r2, #0]
 8001462:	210e      	movs	r1, #14
 8001464:	438b      	bics	r3, r1
 8001466:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001468:	6801      	ldr	r1, [r0, #0]
 800146a:	680a      	ldr	r2, [r1, #0]
 800146c:	2301      	movs	r3, #1
 800146e:	439a      	bics	r2, r3
 8001470:	600a      	str	r2, [r1, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001472:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8001474:	221c      	movs	r2, #28
 8001476:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8001478:	4022      	ands	r2, r4
 800147a:	001c      	movs	r4, r3
 800147c:	4094      	lsls	r4, r2
 800147e:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001480:	2225      	movs	r2, #37	; 0x25
 8001482:	5483      	strb	r3, [r0, r2]
    __HAL_UNLOCK(hdma);
 8001484:	2200      	movs	r2, #0
 8001486:	3323      	adds	r3, #35	; 0x23
 8001488:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 800148a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800148c:	2b00      	cmp	r3, #0
 800148e:	d002      	beq.n	8001496 <HAL_DMA_Abort_IT+0x4a>
      hdma->XferAbortCallback(hdma);
 8001490:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001492:	2000      	movs	r0, #0
 8001494:	e7e2      	b.n	800145c <HAL_DMA_Abort_IT+0x10>
 8001496:	2000      	movs	r0, #0
 8001498:	e7e0      	b.n	800145c <HAL_DMA_Abort_IT+0x10>
	...

0800149c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800149c:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t position = 0x00U;
 800149e:	2300      	movs	r3, #0
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80014a0:	e057      	b.n	8001552 <HAL_GPIO_Init+0xb6>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80014a2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80014a4:	005f      	lsls	r7, r3, #1
 80014a6:	2603      	movs	r6, #3
 80014a8:	40be      	lsls	r6, r7
 80014aa:	43b5      	bics	r5, r6
        temp |= (GPIO_Init->Speed << (position * 2U));
 80014ac:	68ce      	ldr	r6, [r1, #12]
 80014ae:	40be      	lsls	r6, r7
 80014b0:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 80014b2:	6085      	str	r5, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80014b4:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80014b6:	43a5      	bics	r5, r4
 80014b8:	002c      	movs	r4, r5
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014ba:	684d      	ldr	r5, [r1, #4]
 80014bc:	092e      	lsrs	r6, r5, #4
 80014be:	2501      	movs	r5, #1
 80014c0:	4035      	ands	r5, r6
 80014c2:	409d      	lsls	r5, r3
 80014c4:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 80014c6:	6044      	str	r4, [r0, #4]
 80014c8:	e051      	b.n	800156e <HAL_GPIO_Init+0xd2>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014ca:	08dc      	lsrs	r4, r3, #3
 80014cc:	3408      	adds	r4, #8
 80014ce:	00a4      	lsls	r4, r4, #2
 80014d0:	5826      	ldr	r6, [r4, r0]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 80014d2:	2507      	movs	r5, #7
 80014d4:	401d      	ands	r5, r3
 80014d6:	00ad      	lsls	r5, r5, #2
 80014d8:	270f      	movs	r7, #15
 80014da:	40af      	lsls	r7, r5
 80014dc:	43be      	bics	r6, r7
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80014de:	690f      	ldr	r7, [r1, #16]
 80014e0:	40af      	lsls	r7, r5
 80014e2:	003d      	movs	r5, r7
 80014e4:	4335      	orrs	r5, r6
        GPIOx->AFR[position >> 3U] = temp;
 80014e6:	5025      	str	r5, [r4, r0]
 80014e8:	e054      	b.n	8001594 <HAL_GPIO_Init+0xf8>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80014ea:	2705      	movs	r7, #5
 80014ec:	e000      	b.n	80014f0 <HAL_GPIO_Init+0x54>
 80014ee:	2700      	movs	r7, #0
 80014f0:	40af      	lsls	r7, r5
 80014f2:	003d      	movs	r5, r7
 80014f4:	4335      	orrs	r5, r6
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014f6:	3402      	adds	r4, #2
 80014f8:	00a4      	lsls	r4, r4, #2
 80014fa:	4e43      	ldr	r6, [pc, #268]	; (8001608 <HAL_GPIO_Init+0x16c>)
 80014fc:	51a5      	str	r5, [r4, r6]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014fe:	4c43      	ldr	r4, [pc, #268]	; (800160c <HAL_GPIO_Init+0x170>)
 8001500:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8001502:	43d4      	mvns	r4, r2
 8001504:	0026      	movs	r6, r4
 8001506:	402e      	ands	r6, r5
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001508:	684f      	ldr	r7, [r1, #4]
 800150a:	03ff      	lsls	r7, r7, #15
 800150c:	d501      	bpl.n	8001512 <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 800150e:	4315      	orrs	r5, r2
 8001510:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 8001512:	4d3e      	ldr	r5, [pc, #248]	; (800160c <HAL_GPIO_Init+0x170>)
 8001514:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8001516:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8001518:	002e      	movs	r6, r5
 800151a:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800151c:	684f      	ldr	r7, [r1, #4]
 800151e:	03bf      	lsls	r7, r7, #14
 8001520:	d501      	bpl.n	8001526 <HAL_GPIO_Init+0x8a>
        {
          temp |= iocurrent;
 8001522:	4315      	orrs	r5, r2
 8001524:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 8001526:	4d39      	ldr	r5, [pc, #228]	; (800160c <HAL_GPIO_Init+0x170>)
 8001528:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800152a:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 800152c:	002e      	movs	r6, r5
 800152e:	4026      	ands	r6, r4
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001530:	684f      	ldr	r7, [r1, #4]
 8001532:	02ff      	lsls	r7, r7, #11
 8001534:	d501      	bpl.n	800153a <HAL_GPIO_Init+0x9e>
        {
          temp |= iocurrent;
 8001536:	4315      	orrs	r5, r2
 8001538:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 800153a:	4d34      	ldr	r5, [pc, #208]	; (800160c <HAL_GPIO_Init+0x170>)
 800153c:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 800153e:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8001540:	402c      	ands	r4, r5
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001542:	684e      	ldr	r6, [r1, #4]
 8001544:	02b6      	lsls	r6, r6, #10
 8001546:	d501      	bpl.n	800154c <HAL_GPIO_Init+0xb0>
        {
          temp |= iocurrent;
 8001548:	432a      	orrs	r2, r5
 800154a:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 800154c:	4a2f      	ldr	r2, [pc, #188]	; (800160c <HAL_GPIO_Init+0x170>)
 800154e:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8001550:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8001552:	680a      	ldr	r2, [r1, #0]
 8001554:	0014      	movs	r4, r2
 8001556:	40dc      	lsrs	r4, r3
 8001558:	d055      	beq.n	8001606 <HAL_GPIO_Init+0x16a>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800155a:	2401      	movs	r4, #1
 800155c:	409c      	lsls	r4, r3
 800155e:	4022      	ands	r2, r4
    if (iocurrent)
 8001560:	d0f6      	beq.n	8001550 <HAL_GPIO_Init+0xb4>
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001562:	2503      	movs	r5, #3
 8001564:	684e      	ldr	r6, [r1, #4]
 8001566:	4035      	ands	r5, r6
 8001568:	3d01      	subs	r5, #1
 800156a:	2d01      	cmp	r5, #1
 800156c:	d999      	bls.n	80014a2 <HAL_GPIO_Init+0x6>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800156e:	2403      	movs	r4, #3
 8001570:	684d      	ldr	r5, [r1, #4]
 8001572:	402c      	ands	r4, r5
 8001574:	2c03      	cmp	r4, #3
 8001576:	d008      	beq.n	800158a <HAL_GPIO_Init+0xee>
        temp = GPIOx->PUPDR;
 8001578:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800157a:	005e      	lsls	r6, r3, #1
 800157c:	2503      	movs	r5, #3
 800157e:	40b5      	lsls	r5, r6
 8001580:	43ac      	bics	r4, r5
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001582:	688d      	ldr	r5, [r1, #8]
 8001584:	40b5      	lsls	r5, r6
 8001586:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8001588:	60c4      	str	r4, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800158a:	2403      	movs	r4, #3
 800158c:	684d      	ldr	r5, [r1, #4]
 800158e:	402c      	ands	r4, r5
 8001590:	2c02      	cmp	r4, #2
 8001592:	d09a      	beq.n	80014ca <HAL_GPIO_Init+0x2e>
      temp = GPIOx->MODER;
 8001594:	6805      	ldr	r5, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001596:	005e      	lsls	r6, r3, #1
 8001598:	2403      	movs	r4, #3
 800159a:	0027      	movs	r7, r4
 800159c:	40b7      	lsls	r7, r6
 800159e:	43bd      	bics	r5, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80015a0:	684f      	ldr	r7, [r1, #4]
 80015a2:	403c      	ands	r4, r7
 80015a4:	40b4      	lsls	r4, r6
 80015a6:	432c      	orrs	r4, r5
      GPIOx->MODER = temp;
 80015a8:	6004      	str	r4, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80015aa:	24c0      	movs	r4, #192	; 0xc0
 80015ac:	02a4      	lsls	r4, r4, #10
 80015ae:	684d      	ldr	r5, [r1, #4]
 80015b0:	4225      	tst	r5, r4
 80015b2:	d0cd      	beq.n	8001550 <HAL_GPIO_Init+0xb4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015b4:	4d16      	ldr	r5, [pc, #88]	; (8001610 <HAL_GPIO_Init+0x174>)
 80015b6:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 80015b8:	2601      	movs	r6, #1
 80015ba:	4334      	orrs	r4, r6
 80015bc:	636c      	str	r4, [r5, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 80015be:	089c      	lsrs	r4, r3, #2
 80015c0:	1ca5      	adds	r5, r4, #2
 80015c2:	00ad      	lsls	r5, r5, #2
 80015c4:	4e10      	ldr	r6, [pc, #64]	; (8001608 <HAL_GPIO_Init+0x16c>)
 80015c6:	59ae      	ldr	r6, [r5, r6]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80015c8:	2703      	movs	r7, #3
 80015ca:	401f      	ands	r7, r3
 80015cc:	00bd      	lsls	r5, r7, #2
 80015ce:	270f      	movs	r7, #15
 80015d0:	40af      	lsls	r7, r5
 80015d2:	43be      	bics	r6, r7
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80015d4:	27a0      	movs	r7, #160	; 0xa0
 80015d6:	05ff      	lsls	r7, r7, #23
 80015d8:	42b8      	cmp	r0, r7
 80015da:	d088      	beq.n	80014ee <HAL_GPIO_Init+0x52>
 80015dc:	4f0d      	ldr	r7, [pc, #52]	; (8001614 <HAL_GPIO_Init+0x178>)
 80015de:	42b8      	cmp	r0, r7
 80015e0:	d00b      	beq.n	80015fa <HAL_GPIO_Init+0x15e>
 80015e2:	4f0d      	ldr	r7, [pc, #52]	; (8001618 <HAL_GPIO_Init+0x17c>)
 80015e4:	42b8      	cmp	r0, r7
 80015e6:	d00a      	beq.n	80015fe <HAL_GPIO_Init+0x162>
 80015e8:	4f0c      	ldr	r7, [pc, #48]	; (800161c <HAL_GPIO_Init+0x180>)
 80015ea:	42b8      	cmp	r0, r7
 80015ec:	d009      	beq.n	8001602 <HAL_GPIO_Init+0x166>
 80015ee:	4f0c      	ldr	r7, [pc, #48]	; (8001620 <HAL_GPIO_Init+0x184>)
 80015f0:	42b8      	cmp	r0, r7
 80015f2:	d100      	bne.n	80015f6 <HAL_GPIO_Init+0x15a>
 80015f4:	e779      	b.n	80014ea <HAL_GPIO_Init+0x4e>
 80015f6:	2706      	movs	r7, #6
 80015f8:	e77a      	b.n	80014f0 <HAL_GPIO_Init+0x54>
 80015fa:	2701      	movs	r7, #1
 80015fc:	e778      	b.n	80014f0 <HAL_GPIO_Init+0x54>
 80015fe:	2702      	movs	r7, #2
 8001600:	e776      	b.n	80014f0 <HAL_GPIO_Init+0x54>
 8001602:	2703      	movs	r7, #3
 8001604:	e774      	b.n	80014f0 <HAL_GPIO_Init+0x54>
  }
}
 8001606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001608:	40010000 	.word	0x40010000
 800160c:	40010400 	.word	0x40010400
 8001610:	40021000 	.word	0x40021000
 8001614:	50000400 	.word	0x50000400
 8001618:	50000800 	.word	0x50000800
 800161c:	50000c00 	.word	0x50000c00
 8001620:	50001c00 	.word	0x50001c00

08001624 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001624:	2a00      	cmp	r2, #0
 8001626:	d101      	bne.n	800162c <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 8001628:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 800162a:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 800162c:	6181      	str	r1, [r0, #24]
 800162e:	e7fc      	b.n	800162a <HAL_GPIO_WritePin+0x6>

08001630 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001630:	b510      	push	{r4, lr}
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001632:	4b26      	ldr	r3, [pc, #152]	; (80016cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001634:	68da      	ldr	r2, [r3, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001636:	230c      	movs	r3, #12
 8001638:	4013      	ands	r3, r2
 800163a:	2b08      	cmp	r3, #8
 800163c:	d042      	beq.n	80016c4 <HAL_RCC_GetSysClockFreq+0x94>
 800163e:	2b0c      	cmp	r3, #12
 8001640:	d011      	beq.n	8001666 <HAL_RCC_GetSysClockFreq+0x36>
 8001642:	2b04      	cmp	r3, #4
 8001644:	d009      	beq.n	800165a <HAL_RCC_GetSysClockFreq+0x2a>
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	0b52      	lsrs	r2, r2, #13
 800164c:	2307      	movs	r3, #7
 800164e:	4013      	ands	r3, r2
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001650:	3301      	adds	r3, #1
 8001652:	2080      	movs	r0, #128	; 0x80
 8001654:	0200      	lsls	r0, r0, #8
 8001656:	4098      	lsls	r0, r3
      break;
    }
  }
  return sysclockfreq;
}
 8001658:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800165a:	4b1c      	ldr	r3, [pc, #112]	; (80016cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	06db      	lsls	r3, r3, #27
 8001660:	d532      	bpl.n	80016c8 <HAL_RCC_GetSysClockFreq+0x98>
        sysclockfreq =  (HSI_VALUE >> 2);
 8001662:	481b      	ldr	r0, [pc, #108]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001664:	e7f8      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001666:	0c91      	lsrs	r1, r2, #18
 8001668:	230f      	movs	r3, #15
 800166a:	400b      	ands	r3, r1
 800166c:	4919      	ldr	r1, [pc, #100]	; (80016d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800166e:	5cc8      	ldrb	r0, [r1, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001670:	0d92      	lsrs	r2, r2, #22
 8001672:	2303      	movs	r3, #3
 8001674:	401a      	ands	r2, r3
 8001676:	1c54      	adds	r4, r2, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001678:	4b14      	ldr	r3, [pc, #80]	; (80016cc <HAL_RCC_GetSysClockFreq+0x9c>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	03db      	lsls	r3, r3, #15
 800167e:	d40d      	bmi.n	800169c <HAL_RCC_GetSysClockFreq+0x6c>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	06db      	lsls	r3, r3, #27
 8001686:	d513      	bpl.n	80016b0 <HAL_RCC_GetSysClockFreq+0x80>
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001688:	4a11      	ldr	r2, [pc, #68]	; (80016d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800168a:	2300      	movs	r3, #0
 800168c:	2100      	movs	r1, #0
 800168e:	f7fe fde7 	bl	8000260 <__aeabi_lmul>
 8001692:	0022      	movs	r2, r4
 8001694:	2300      	movs	r3, #0
 8001696:	f7fe fdc3 	bl	8000220 <__aeabi_uldivmod>
 800169a:	e7dd      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 800169c:	4a0e      	ldr	r2, [pc, #56]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xa8>)
 800169e:	2300      	movs	r3, #0
 80016a0:	2100      	movs	r1, #0
 80016a2:	f7fe fddd 	bl	8000260 <__aeabi_lmul>
 80016a6:	0022      	movs	r2, r4
 80016a8:	2300      	movs	r3, #0
 80016aa:	f7fe fdb9 	bl	8000220 <__aeabi_uldivmod>
 80016ae:	e7d3      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80016b0:	4a0a      	ldr	r2, [pc, #40]	; (80016dc <HAL_RCC_GetSysClockFreq+0xac>)
 80016b2:	2300      	movs	r3, #0
 80016b4:	2100      	movs	r1, #0
 80016b6:	f7fe fdd3 	bl	8000260 <__aeabi_lmul>
 80016ba:	0022      	movs	r2, r4
 80016bc:	2300      	movs	r3, #0
 80016be:	f7fe fdaf 	bl	8000220 <__aeabi_uldivmod>
 80016c2:	e7c9      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 80016c4:	4804      	ldr	r0, [pc, #16]	; (80016d8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80016c6:	e7c7      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 80016c8:	4804      	ldr	r0, [pc, #16]	; (80016dc <HAL_RCC_GetSysClockFreq+0xac>)
  return sysclockfreq;
 80016ca:	e7c5      	b.n	8001658 <HAL_RCC_GetSysClockFreq+0x28>
 80016cc:	40021000 	.word	0x40021000
 80016d0:	003d0900 	.word	0x003d0900
 80016d4:	08003350 	.word	0x08003350
 80016d8:	007a1200 	.word	0x007a1200
 80016dc:	00f42400 	.word	0x00f42400

080016e0 <HAL_RCC_OscConfig>:
{
 80016e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016e2:	b083      	sub	sp, #12
 80016e4:	1e04      	subs	r4, r0, #0
  if(RCC_OscInitStruct == NULL)
 80016e6:	d100      	bne.n	80016ea <HAL_RCC_OscConfig+0xa>
 80016e8:	e29e      	b.n	8001c28 <HAL_RCC_OscConfig+0x548>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ea:	4bca      	ldr	r3, [pc, #808]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80016ec:	68da      	ldr	r2, [r3, #12]
 80016ee:	250c      	movs	r5, #12
 80016f0:	4015      	ands	r5, r2
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016f2:	68de      	ldr	r6, [r3, #12]
 80016f4:	2380      	movs	r3, #128	; 0x80
 80016f6:	025b      	lsls	r3, r3, #9
 80016f8:	401e      	ands	r6, r3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016fa:	6803      	ldr	r3, [r0, #0]
 80016fc:	07db      	lsls	r3, r3, #31
 80016fe:	d536      	bpl.n	800176e <HAL_RCC_OscConfig+0x8e>
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001700:	2d08      	cmp	r5, #8
 8001702:	d02c      	beq.n	800175e <HAL_RCC_OscConfig+0x7e>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001704:	2d0c      	cmp	r5, #12
 8001706:	d028      	beq.n	800175a <HAL_RCC_OscConfig+0x7a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001708:	6863      	ldr	r3, [r4, #4]
 800170a:	2280      	movs	r2, #128	; 0x80
 800170c:	0252      	lsls	r2, r2, #9
 800170e:	4293      	cmp	r3, r2
 8001710:	d04d      	beq.n	80017ae <HAL_RCC_OscConfig+0xce>
 8001712:	22a0      	movs	r2, #160	; 0xa0
 8001714:	02d2      	lsls	r2, r2, #11
 8001716:	4293      	cmp	r3, r2
 8001718:	d050      	beq.n	80017bc <HAL_RCC_OscConfig+0xdc>
 800171a:	4bbe      	ldr	r3, [pc, #760]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	49be      	ldr	r1, [pc, #760]	; (8001a18 <HAL_RCC_OscConfig+0x338>)
 8001720:	400a      	ands	r2, r1
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0249      	lsls	r1, r1, #9
 800172a:	400a      	ands	r2, r1
 800172c:	9201      	str	r2, [sp, #4]
 800172e:	9a01      	ldr	r2, [sp, #4]
 8001730:	681a      	ldr	r2, [r3, #0]
 8001732:	49ba      	ldr	r1, [pc, #744]	; (8001a1c <HAL_RCC_OscConfig+0x33c>)
 8001734:	400a      	ands	r2, r1
 8001736:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001738:	6863      	ldr	r3, [r4, #4]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d04a      	beq.n	80017d4 <HAL_RCC_OscConfig+0xf4>
        tickstart = HAL_GetTick();
 800173e:	f7ff fbf9 	bl	8000f34 <HAL_GetTick>
 8001742:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001744:	4bb3      	ldr	r3, [pc, #716]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	039b      	lsls	r3, r3, #14
 800174a:	d410      	bmi.n	800176e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800174c:	f7ff fbf2 	bl	8000f34 <HAL_GetTick>
 8001750:	1bc0      	subs	r0, r0, r7
 8001752:	2864      	cmp	r0, #100	; 0x64
 8001754:	d9f6      	bls.n	8001744 <HAL_RCC_OscConfig+0x64>
            return HAL_TIMEOUT;
 8001756:	2003      	movs	r0, #3
 8001758:	e267      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800175a:	2e00      	cmp	r6, #0
 800175c:	d0d4      	beq.n	8001708 <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175e:	4bad      	ldr	r3, [pc, #692]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	039b      	lsls	r3, r3, #14
 8001764:	d503      	bpl.n	800176e <HAL_RCC_OscConfig+0x8e>
 8001766:	6863      	ldr	r3, [r4, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d100      	bne.n	800176e <HAL_RCC_OscConfig+0x8e>
 800176c:	e25f      	b.n	8001c2e <HAL_RCC_OscConfig+0x54e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800176e:	6823      	ldr	r3, [r4, #0]
 8001770:	079b      	lsls	r3, r3, #30
 8001772:	d565      	bpl.n	8001840 <HAL_RCC_OscConfig+0x160>
    hsi_state = RCC_OscInitStruct->HSIState;
 8001774:	68e3      	ldr	r3, [r4, #12]
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001776:	2d04      	cmp	r5, #4
 8001778:	d03c      	beq.n	80017f4 <HAL_RCC_OscConfig+0x114>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800177a:	2d0c      	cmp	r5, #12
 800177c:	d038      	beq.n	80017f0 <HAL_RCC_OscConfig+0x110>
      if(hsi_state != RCC_HSI_OFF)
 800177e:	2b00      	cmp	r3, #0
 8001780:	d100      	bne.n	8001784 <HAL_RCC_OscConfig+0xa4>
 8001782:	e0b0      	b.n	80018e6 <HAL_RCC_OscConfig+0x206>
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001784:	49a3      	ldr	r1, [pc, #652]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001786:	680a      	ldr	r2, [r1, #0]
 8001788:	2009      	movs	r0, #9
 800178a:	4382      	bics	r2, r0
 800178c:	4313      	orrs	r3, r2
 800178e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001790:	f7ff fbd0 	bl	8000f34 <HAL_GetTick>
 8001794:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001796:	4b9f      	ldr	r3, [pc, #636]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	075b      	lsls	r3, r3, #29
 800179c:	d500      	bpl.n	80017a0 <HAL_RCC_OscConfig+0xc0>
 800179e:	e099      	b.n	80018d4 <HAL_RCC_OscConfig+0x1f4>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017a0:	f7ff fbc8 	bl	8000f34 <HAL_GetTick>
 80017a4:	1b80      	subs	r0, r0, r6
 80017a6:	2802      	cmp	r0, #2
 80017a8:	d9f5      	bls.n	8001796 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 80017aa:	2003      	movs	r0, #3
 80017ac:	e23d      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017ae:	4a99      	ldr	r2, [pc, #612]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80017b0:	6811      	ldr	r1, [r2, #0]
 80017b2:	2380      	movs	r3, #128	; 0x80
 80017b4:	025b      	lsls	r3, r3, #9
 80017b6:	430b      	orrs	r3, r1
 80017b8:	6013      	str	r3, [r2, #0]
 80017ba:	e7bd      	b.n	8001738 <HAL_RCC_OscConfig+0x58>
 80017bc:	4b95      	ldr	r3, [pc, #596]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80017be:	6819      	ldr	r1, [r3, #0]
 80017c0:	2280      	movs	r2, #128	; 0x80
 80017c2:	02d2      	lsls	r2, r2, #11
 80017c4:	430a      	orrs	r2, r1
 80017c6:	601a      	str	r2, [r3, #0]
 80017c8:	6819      	ldr	r1, [r3, #0]
 80017ca:	2280      	movs	r2, #128	; 0x80
 80017cc:	0252      	lsls	r2, r2, #9
 80017ce:	430a      	orrs	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]
 80017d2:	e7b1      	b.n	8001738 <HAL_RCC_OscConfig+0x58>
        tickstart = HAL_GetTick();
 80017d4:	f7ff fbae 	bl	8000f34 <HAL_GetTick>
 80017d8:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80017da:	4b8e      	ldr	r3, [pc, #568]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	039b      	lsls	r3, r3, #14
 80017e0:	d5c5      	bpl.n	800176e <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017e2:	f7ff fba7 	bl	8000f34 <HAL_GetTick>
 80017e6:	1bc0      	subs	r0, r0, r7
 80017e8:	2864      	cmp	r0, #100	; 0x64
 80017ea:	d9f6      	bls.n	80017da <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 80017ec:	2003      	movs	r0, #3
 80017ee:	e21c      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017f0:	2e00      	cmp	r6, #0
 80017f2:	d1c4      	bne.n	800177e <HAL_RCC_OscConfig+0x9e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80017f4:	4a87      	ldr	r2, [pc, #540]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80017f6:	6812      	ldr	r2, [r2, #0]
 80017f8:	0752      	lsls	r2, r2, #29
 80017fa:	d502      	bpl.n	8001802 <HAL_RCC_OscConfig+0x122>
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d100      	bne.n	8001802 <HAL_RCC_OscConfig+0x122>
 8001800:	e217      	b.n	8001c32 <HAL_RCC_OscConfig+0x552>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001802:	4e84      	ldr	r6, [pc, #528]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001804:	6872      	ldr	r2, [r6, #4]
 8001806:	4986      	ldr	r1, [pc, #536]	; (8001a20 <HAL_RCC_OscConfig+0x340>)
 8001808:	400a      	ands	r2, r1
 800180a:	6921      	ldr	r1, [r4, #16]
 800180c:	0209      	lsls	r1, r1, #8
 800180e:	430a      	orrs	r2, r1
 8001810:	6072      	str	r2, [r6, #4]
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001812:	6832      	ldr	r2, [r6, #0]
 8001814:	2109      	movs	r1, #9
 8001816:	438a      	bics	r2, r1
 8001818:	4313      	orrs	r3, r2
 800181a:	6033      	str	r3, [r6, #0]
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800181c:	f7ff ff08 	bl	8001630 <HAL_RCC_GetSysClockFreq>
 8001820:	68f2      	ldr	r2, [r6, #12]
 8001822:	0912      	lsrs	r2, r2, #4
 8001824:	230f      	movs	r3, #15
 8001826:	4013      	ands	r3, r2
 8001828:	4a7e      	ldr	r2, [pc, #504]	; (8001a24 <HAL_RCC_OscConfig+0x344>)
 800182a:	5cd3      	ldrb	r3, [r2, r3]
 800182c:	40d8      	lsrs	r0, r3
 800182e:	4b7e      	ldr	r3, [pc, #504]	; (8001a28 <HAL_RCC_OscConfig+0x348>)
 8001830:	6018      	str	r0, [r3, #0]
      status = HAL_InitTick (uwTickPrio);
 8001832:	4b7e      	ldr	r3, [pc, #504]	; (8001a2c <HAL_RCC_OscConfig+0x34c>)
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	f7ff fb37 	bl	8000ea8 <HAL_InitTick>
      if(status != HAL_OK)
 800183a:	2800      	cmp	r0, #0
 800183c:	d000      	beq.n	8001840 <HAL_RCC_OscConfig+0x160>
 800183e:	e1f4      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001840:	6823      	ldr	r3, [r4, #0]
 8001842:	06db      	lsls	r3, r3, #27
 8001844:	d52d      	bpl.n	80018a2 <HAL_RCC_OscConfig+0x1c2>
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001846:	2d00      	cmp	r5, #0
 8001848:	d160      	bne.n	800190c <HAL_RCC_OscConfig+0x22c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800184a:	4b72      	ldr	r3, [pc, #456]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	059b      	lsls	r3, r3, #22
 8001850:	d503      	bpl.n	800185a <HAL_RCC_OscConfig+0x17a>
 8001852:	69e3      	ldr	r3, [r4, #28]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d100      	bne.n	800185a <HAL_RCC_OscConfig+0x17a>
 8001858:	e1ed      	b.n	8001c36 <HAL_RCC_OscConfig+0x556>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800185a:	4a6e      	ldr	r2, [pc, #440]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800185c:	6853      	ldr	r3, [r2, #4]
 800185e:	4974      	ldr	r1, [pc, #464]	; (8001a30 <HAL_RCC_OscConfig+0x350>)
 8001860:	400b      	ands	r3, r1
 8001862:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001864:	430b      	orrs	r3, r1
 8001866:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001868:	6853      	ldr	r3, [r2, #4]
 800186a:	021b      	lsls	r3, r3, #8
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	6a21      	ldr	r1, [r4, #32]
 8001870:	0609      	lsls	r1, r1, #24
 8001872:	430b      	orrs	r3, r1
 8001874:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001876:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001878:	0b59      	lsrs	r1, r3, #13
 800187a:	3101      	adds	r1, #1
 800187c:	2380      	movs	r3, #128	; 0x80
 800187e:	021b      	lsls	r3, r3, #8
 8001880:	408b      	lsls	r3, r1
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001882:	68d1      	ldr	r1, [r2, #12]
 8001884:	0909      	lsrs	r1, r1, #4
 8001886:	220f      	movs	r2, #15
 8001888:	400a      	ands	r2, r1
 800188a:	4966      	ldr	r1, [pc, #408]	; (8001a24 <HAL_RCC_OscConfig+0x344>)
 800188c:	5c8a      	ldrb	r2, [r1, r2]
 800188e:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001890:	4a65      	ldr	r2, [pc, #404]	; (8001a28 <HAL_RCC_OscConfig+0x348>)
 8001892:	6013      	str	r3, [r2, #0]
        status = HAL_InitTick (uwTickPrio);
 8001894:	4b65      	ldr	r3, [pc, #404]	; (8001a2c <HAL_RCC_OscConfig+0x34c>)
 8001896:	6818      	ldr	r0, [r3, #0]
 8001898:	f7ff fb06 	bl	8000ea8 <HAL_InitTick>
        if(status != HAL_OK)
 800189c:	2800      	cmp	r0, #0
 800189e:	d000      	beq.n	80018a2 <HAL_RCC_OscConfig+0x1c2>
 80018a0:	e1c3      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018a2:	6823      	ldr	r3, [r4, #0]
 80018a4:	071b      	lsls	r3, r3, #28
 80018a6:	d57d      	bpl.n	80019a4 <HAL_RCC_OscConfig+0x2c4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80018a8:	6963      	ldr	r3, [r4, #20]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d067      	beq.n	800197e <HAL_RCC_OscConfig+0x29e>
      __HAL_RCC_LSI_ENABLE();
 80018ae:	4a59      	ldr	r2, [pc, #356]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80018b0:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80018b2:	2101      	movs	r1, #1
 80018b4:	430b      	orrs	r3, r1
 80018b6:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 80018b8:	f7ff fb3c 	bl	8000f34 <HAL_GetTick>
 80018bc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018be:	4b55      	ldr	r3, [pc, #340]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80018c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80018c2:	079b      	lsls	r3, r3, #30
 80018c4:	d46e      	bmi.n	80019a4 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018c6:	f7ff fb35 	bl	8000f34 <HAL_GetTick>
 80018ca:	1b80      	subs	r0, r0, r6
 80018cc:	2802      	cmp	r0, #2
 80018ce:	d9f6      	bls.n	80018be <HAL_RCC_OscConfig+0x1de>
          return HAL_TIMEOUT;
 80018d0:	2003      	movs	r0, #3
 80018d2:	e1aa      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d4:	494f      	ldr	r1, [pc, #316]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80018d6:	684b      	ldr	r3, [r1, #4]
 80018d8:	4a51      	ldr	r2, [pc, #324]	; (8001a20 <HAL_RCC_OscConfig+0x340>)
 80018da:	4013      	ands	r3, r2
 80018dc:	6922      	ldr	r2, [r4, #16]
 80018de:	0212      	lsls	r2, r2, #8
 80018e0:	4313      	orrs	r3, r2
 80018e2:	604b      	str	r3, [r1, #4]
 80018e4:	e7ac      	b.n	8001840 <HAL_RCC_OscConfig+0x160>
        __HAL_RCC_HSI_DISABLE();
 80018e6:	4a4b      	ldr	r2, [pc, #300]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80018e8:	6813      	ldr	r3, [r2, #0]
 80018ea:	2101      	movs	r1, #1
 80018ec:	438b      	bics	r3, r1
 80018ee:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80018f0:	f7ff fb20 	bl	8000f34 <HAL_GetTick>
 80018f4:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80018f6:	4b47      	ldr	r3, [pc, #284]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	075b      	lsls	r3, r3, #29
 80018fc:	d5a0      	bpl.n	8001840 <HAL_RCC_OscConfig+0x160>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80018fe:	f7ff fb19 	bl	8000f34 <HAL_GetTick>
 8001902:	1b80      	subs	r0, r0, r6
 8001904:	2802      	cmp	r0, #2
 8001906:	d9f6      	bls.n	80018f6 <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8001908:	2003      	movs	r0, #3
 800190a:	e18e      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800190c:	69e3      	ldr	r3, [r4, #28]
 800190e:	2b00      	cmp	r3, #0
 8001910:	d022      	beq.n	8001958 <HAL_RCC_OscConfig+0x278>
        __HAL_RCC_MSI_ENABLE();
 8001912:	4a40      	ldr	r2, [pc, #256]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001914:	6811      	ldr	r1, [r2, #0]
 8001916:	2380      	movs	r3, #128	; 0x80
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	430b      	orrs	r3, r1
 800191c:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800191e:	f7ff fb09 	bl	8000f34 <HAL_GetTick>
 8001922:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001924:	4b3b      	ldr	r3, [pc, #236]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	059b      	lsls	r3, r3, #22
 800192a:	d406      	bmi.n	800193a <HAL_RCC_OscConfig+0x25a>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800192c:	f7ff fb02 	bl	8000f34 <HAL_GetTick>
 8001930:	1b80      	subs	r0, r0, r6
 8001932:	2802      	cmp	r0, #2
 8001934:	d9f6      	bls.n	8001924 <HAL_RCC_OscConfig+0x244>
            return HAL_TIMEOUT;
 8001936:	2003      	movs	r0, #3
 8001938:	e177      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800193a:	4a36      	ldr	r2, [pc, #216]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800193c:	6853      	ldr	r3, [r2, #4]
 800193e:	493c      	ldr	r1, [pc, #240]	; (8001a30 <HAL_RCC_OscConfig+0x350>)
 8001940:	400b      	ands	r3, r1
 8001942:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001944:	430b      	orrs	r3, r1
 8001946:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001948:	6853      	ldr	r3, [r2, #4]
 800194a:	021b      	lsls	r3, r3, #8
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	6a21      	ldr	r1, [r4, #32]
 8001950:	0609      	lsls	r1, r1, #24
 8001952:	430b      	orrs	r3, r1
 8001954:	6053      	str	r3, [r2, #4]
 8001956:	e7a4      	b.n	80018a2 <HAL_RCC_OscConfig+0x1c2>
        __HAL_RCC_MSI_DISABLE();
 8001958:	4a2e      	ldr	r2, [pc, #184]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800195a:	6813      	ldr	r3, [r2, #0]
 800195c:	4935      	ldr	r1, [pc, #212]	; (8001a34 <HAL_RCC_OscConfig+0x354>)
 800195e:	400b      	ands	r3, r1
 8001960:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001962:	f7ff fae7 	bl	8000f34 <HAL_GetTick>
 8001966:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001968:	4b2a      	ldr	r3, [pc, #168]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	059b      	lsls	r3, r3, #22
 800196e:	d598      	bpl.n	80018a2 <HAL_RCC_OscConfig+0x1c2>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001970:	f7ff fae0 	bl	8000f34 <HAL_GetTick>
 8001974:	1b80      	subs	r0, r0, r6
 8001976:	2802      	cmp	r0, #2
 8001978:	d9f6      	bls.n	8001968 <HAL_RCC_OscConfig+0x288>
            return HAL_TIMEOUT;
 800197a:	2003      	movs	r0, #3
 800197c:	e155      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_LSI_DISABLE();
 800197e:	4a25      	ldr	r2, [pc, #148]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001980:	6d13      	ldr	r3, [r2, #80]	; 0x50
 8001982:	2101      	movs	r1, #1
 8001984:	438b      	bics	r3, r1
 8001986:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 8001988:	f7ff fad4 	bl	8000f34 <HAL_GetTick>
 800198c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800198e:	4b21      	ldr	r3, [pc, #132]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 8001990:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001992:	079b      	lsls	r3, r3, #30
 8001994:	d506      	bpl.n	80019a4 <HAL_RCC_OscConfig+0x2c4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001996:	f7ff facd 	bl	8000f34 <HAL_GetTick>
 800199a:	1b80      	subs	r0, r0, r6
 800199c:	2802      	cmp	r0, #2
 800199e:	d9f6      	bls.n	800198e <HAL_RCC_OscConfig+0x2ae>
          return HAL_TIMEOUT;
 80019a0:	2003      	movs	r0, #3
 80019a2:	e142      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a4:	6823      	ldr	r3, [r4, #0]
 80019a6:	075b      	lsls	r3, r3, #29
 80019a8:	d400      	bmi.n	80019ac <HAL_RCC_OscConfig+0x2cc>
 80019aa:	e091      	b.n	8001ad0 <HAL_RCC_OscConfig+0x3f0>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ac:	4b19      	ldr	r3, [pc, #100]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80019ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	d42c      	bmi.n	8001a0e <HAL_RCC_OscConfig+0x32e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b4:	4a17      	ldr	r2, [pc, #92]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80019b6:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	055b      	lsls	r3, r3, #21
 80019bc:	430b      	orrs	r3, r1
 80019be:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 80019c0:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019c2:	4b1d      	ldr	r3, [pc, #116]	; (8001a38 <HAL_RCC_OscConfig+0x358>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	05db      	lsls	r3, r3, #23
 80019c8:	d53c      	bpl.n	8001a44 <HAL_RCC_OscConfig+0x364>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019ca:	68a3      	ldr	r3, [r4, #8]
 80019cc:	2280      	movs	r2, #128	; 0x80
 80019ce:	0052      	lsls	r2, r2, #1
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d04b      	beq.n	8001a6c <HAL_RCC_OscConfig+0x38c>
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d150      	bne.n	8001a7a <HAL_RCC_OscConfig+0x39a>
 80019d8:	4b0e      	ldr	r3, [pc, #56]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80019da:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019dc:	4915      	ldr	r1, [pc, #84]	; (8001a34 <HAL_RCC_OscConfig+0x354>)
 80019de:	400a      	ands	r2, r1
 80019e0:	651a      	str	r2, [r3, #80]	; 0x50
 80019e2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80019e4:	4915      	ldr	r1, [pc, #84]	; (8001a3c <HAL_RCC_OscConfig+0x35c>)
 80019e6:	400a      	ands	r2, r1
 80019e8:	651a      	str	r2, [r3, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ea:	68a3      	ldr	r3, [r4, #8]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d05e      	beq.n	8001aae <HAL_RCC_OscConfig+0x3ce>
      tickstart = HAL_GetTick();
 80019f0:	f7ff faa0 	bl	8000f34 <HAL_GetTick>
 80019f4:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019f6:	4b07      	ldr	r3, [pc, #28]	; (8001a14 <HAL_RCC_OscConfig+0x334>)
 80019f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019fa:	059b      	lsls	r3, r3, #22
 80019fc:	d466      	bmi.n	8001acc <HAL_RCC_OscConfig+0x3ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fe:	f7ff fa99 	bl	8000f34 <HAL_GetTick>
 8001a02:	1bc0      	subs	r0, r0, r7
 8001a04:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <HAL_RCC_OscConfig+0x360>)
 8001a06:	4298      	cmp	r0, r3
 8001a08:	d9f5      	bls.n	80019f6 <HAL_RCC_OscConfig+0x316>
          return HAL_TIMEOUT;
 8001a0a:	2003      	movs	r0, #3
 8001a0c:	e10d      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
    FlagStatus       pwrclkchanged = RESET;
 8001a0e:	2600      	movs	r6, #0
 8001a10:	e7d7      	b.n	80019c2 <HAL_RCC_OscConfig+0x2e2>
 8001a12:	46c0      	nop			; (mov r8, r8)
 8001a14:	40021000 	.word	0x40021000
 8001a18:	fffeffff 	.word	0xfffeffff
 8001a1c:	fffbffff 	.word	0xfffbffff
 8001a20:	ffffe0ff 	.word	0xffffe0ff
 8001a24:	08003338 	.word	0x08003338
 8001a28:	2000008c 	.word	0x2000008c
 8001a2c:	20000094 	.word	0x20000094
 8001a30:	ffff1fff 	.word	0xffff1fff
 8001a34:	fffffeff 	.word	0xfffffeff
 8001a38:	40007000 	.word	0x40007000
 8001a3c:	fffffbff 	.word	0xfffffbff
 8001a40:	00001388 	.word	0x00001388
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a44:	4a80      	ldr	r2, [pc, #512]	; (8001c48 <HAL_RCC_OscConfig+0x568>)
 8001a46:	6811      	ldr	r1, [r2, #0]
 8001a48:	2380      	movs	r3, #128	; 0x80
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	430b      	orrs	r3, r1
 8001a4e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001a50:	f7ff fa70 	bl	8000f34 <HAL_GetTick>
 8001a54:	0007      	movs	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	4b7c      	ldr	r3, [pc, #496]	; (8001c48 <HAL_RCC_OscConfig+0x568>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	05db      	lsls	r3, r3, #23
 8001a5c:	d4b5      	bmi.n	80019ca <HAL_RCC_OscConfig+0x2ea>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5e:	f7ff fa69 	bl	8000f34 <HAL_GetTick>
 8001a62:	1bc0      	subs	r0, r0, r7
 8001a64:	2864      	cmp	r0, #100	; 0x64
 8001a66:	d9f6      	bls.n	8001a56 <HAL_RCC_OscConfig+0x376>
          return HAL_TIMEOUT;
 8001a68:	2003      	movs	r0, #3
 8001a6a:	e0de      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a6c:	4a77      	ldr	r2, [pc, #476]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001a6e:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8001a70:	2380      	movs	r3, #128	; 0x80
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	430b      	orrs	r3, r1
 8001a76:	6513      	str	r3, [r2, #80]	; 0x50
 8001a78:	e7b7      	b.n	80019ea <HAL_RCC_OscConfig+0x30a>
 8001a7a:	22a0      	movs	r2, #160	; 0xa0
 8001a7c:	00d2      	lsls	r2, r2, #3
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d009      	beq.n	8001a96 <HAL_RCC_OscConfig+0x3b6>
 8001a82:	4b72      	ldr	r3, [pc, #456]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001a84:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a86:	4972      	ldr	r1, [pc, #456]	; (8001c50 <HAL_RCC_OscConfig+0x570>)
 8001a88:	400a      	ands	r2, r1
 8001a8a:	651a      	str	r2, [r3, #80]	; 0x50
 8001a8c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001a8e:	4971      	ldr	r1, [pc, #452]	; (8001c54 <HAL_RCC_OscConfig+0x574>)
 8001a90:	400a      	ands	r2, r1
 8001a92:	651a      	str	r2, [r3, #80]	; 0x50
 8001a94:	e7a9      	b.n	80019ea <HAL_RCC_OscConfig+0x30a>
 8001a96:	4b6d      	ldr	r3, [pc, #436]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001a98:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001a9a:	3a01      	subs	r2, #1
 8001a9c:	3aff      	subs	r2, #255	; 0xff
 8001a9e:	430a      	orrs	r2, r1
 8001aa0:	651a      	str	r2, [r3, #80]	; 0x50
 8001aa2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001aa4:	2280      	movs	r2, #128	; 0x80
 8001aa6:	0052      	lsls	r2, r2, #1
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	651a      	str	r2, [r3, #80]	; 0x50
 8001aac:	e79d      	b.n	80019ea <HAL_RCC_OscConfig+0x30a>
      tickstart = HAL_GetTick();
 8001aae:	f7ff fa41 	bl	8000f34 <HAL_GetTick>
 8001ab2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001ab4:	4b65      	ldr	r3, [pc, #404]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001ab6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001ab8:	059b      	lsls	r3, r3, #22
 8001aba:	d507      	bpl.n	8001acc <HAL_RCC_OscConfig+0x3ec>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001abc:	f7ff fa3a 	bl	8000f34 <HAL_GetTick>
 8001ac0:	1bc0      	subs	r0, r0, r7
 8001ac2:	4b65      	ldr	r3, [pc, #404]	; (8001c58 <HAL_RCC_OscConfig+0x578>)
 8001ac4:	4298      	cmp	r0, r3
 8001ac6:	d9f5      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x3d4>
          return HAL_TIMEOUT;
 8001ac8:	2003      	movs	r0, #3
 8001aca:	e0ae      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
    if(pwrclkchanged == SET)
 8001acc:	2e01      	cmp	r6, #1
 8001ace:	d021      	beq.n	8001b14 <HAL_RCC_OscConfig+0x434>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001ad0:	6823      	ldr	r3, [r4, #0]
 8001ad2:	069b      	lsls	r3, r3, #26
 8001ad4:	d53c      	bpl.n	8001b50 <HAL_RCC_OscConfig+0x470>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001ad6:	69a3      	ldr	r3, [r4, #24]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d021      	beq.n	8001b20 <HAL_RCC_OscConfig+0x440>
        __HAL_RCC_HSI48_ENABLE();
 8001adc:	4b5b      	ldr	r3, [pc, #364]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001ade:	6899      	ldr	r1, [r3, #8]
 8001ae0:	2001      	movs	r0, #1
 8001ae2:	4301      	orrs	r1, r0
 8001ae4:	6099      	str	r1, [r3, #8]
 8001ae6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ae8:	4302      	orrs	r2, r0
 8001aea:	635a      	str	r2, [r3, #52]	; 0x34
 8001aec:	4a5b      	ldr	r2, [pc, #364]	; (8001c5c <HAL_RCC_OscConfig+0x57c>)
 8001aee:	6a11      	ldr	r1, [r2, #32]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	019b      	lsls	r3, r3, #6
 8001af4:	430b      	orrs	r3, r1
 8001af6:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001af8:	f7ff fa1c 	bl	8000f34 <HAL_GetTick>
 8001afc:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001afe:	4b53      	ldr	r3, [pc, #332]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	079b      	lsls	r3, r3, #30
 8001b04:	d424      	bmi.n	8001b50 <HAL_RCC_OscConfig+0x470>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b06:	f7ff fa15 	bl	8000f34 <HAL_GetTick>
 8001b0a:	1b80      	subs	r0, r0, r6
 8001b0c:	2802      	cmp	r0, #2
 8001b0e:	d9f6      	bls.n	8001afe <HAL_RCC_OscConfig+0x41e>
            return HAL_TIMEOUT;
 8001b10:	2003      	movs	r0, #3
 8001b12:	e08a      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b14:	4a4d      	ldr	r2, [pc, #308]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b16:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8001b18:	4951      	ldr	r1, [pc, #324]	; (8001c60 <HAL_RCC_OscConfig+0x580>)
 8001b1a:	400b      	ands	r3, r1
 8001b1c:	6393      	str	r3, [r2, #56]	; 0x38
 8001b1e:	e7d7      	b.n	8001ad0 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI48_DISABLE();
 8001b20:	4a4a      	ldr	r2, [pc, #296]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b22:	6893      	ldr	r3, [r2, #8]
 8001b24:	2101      	movs	r1, #1
 8001b26:	438b      	bics	r3, r1
 8001b28:	6093      	str	r3, [r2, #8]
 8001b2a:	4a4c      	ldr	r2, [pc, #304]	; (8001c5c <HAL_RCC_OscConfig+0x57c>)
 8001b2c:	6a13      	ldr	r3, [r2, #32]
 8001b2e:	494d      	ldr	r1, [pc, #308]	; (8001c64 <HAL_RCC_OscConfig+0x584>)
 8001b30:	400b      	ands	r3, r1
 8001b32:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8001b34:	f7ff f9fe 	bl	8000f34 <HAL_GetTick>
 8001b38:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001b3a:	4b44      	ldr	r3, [pc, #272]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	079b      	lsls	r3, r3, #30
 8001b40:	d506      	bpl.n	8001b50 <HAL_RCC_OscConfig+0x470>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b42:	f7ff f9f7 	bl	8000f34 <HAL_GetTick>
 8001b46:	1b80      	subs	r0, r0, r6
 8001b48:	2802      	cmp	r0, #2
 8001b4a:	d9f6      	bls.n	8001b3a <HAL_RCC_OscConfig+0x45a>
            return HAL_TIMEOUT;
 8001b4c:	2003      	movs	r0, #3
 8001b4e:	e06c      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b50:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d100      	bne.n	8001b58 <HAL_RCC_OscConfig+0x478>
 8001b56:	e070      	b.n	8001c3a <HAL_RCC_OscConfig+0x55a>
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b58:	2d0c      	cmp	r5, #12
 8001b5a:	d049      	beq.n	8001bf0 <HAL_RCC_OscConfig+0x510>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b5c:	2b02      	cmp	r3, #2
 8001b5e:	d012      	beq.n	8001b86 <HAL_RCC_OscConfig+0x4a6>
        __HAL_RCC_PLL_DISABLE();
 8001b60:	4a3a      	ldr	r2, [pc, #232]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b62:	6813      	ldr	r3, [r2, #0]
 8001b64:	4940      	ldr	r1, [pc, #256]	; (8001c68 <HAL_RCC_OscConfig+0x588>)
 8001b66:	400b      	ands	r3, r1
 8001b68:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001b6a:	f7ff f9e3 	bl	8000f34 <HAL_GetTick>
 8001b6e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b70:	4b36      	ldr	r3, [pc, #216]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	019b      	lsls	r3, r3, #6
 8001b76:	d539      	bpl.n	8001bec <HAL_RCC_OscConfig+0x50c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b78:	f7ff f9dc 	bl	8000f34 <HAL_GetTick>
 8001b7c:	1b00      	subs	r0, r0, r4
 8001b7e:	2802      	cmp	r0, #2
 8001b80:	d9f6      	bls.n	8001b70 <HAL_RCC_OscConfig+0x490>
            return HAL_TIMEOUT;
 8001b82:	2003      	movs	r0, #3
 8001b84:	e051      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_PLL_DISABLE();
 8001b86:	4a31      	ldr	r2, [pc, #196]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b88:	6813      	ldr	r3, [r2, #0]
 8001b8a:	4937      	ldr	r1, [pc, #220]	; (8001c68 <HAL_RCC_OscConfig+0x588>)
 8001b8c:	400b      	ands	r3, r1
 8001b8e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001b90:	f7ff f9d0 	bl	8000f34 <HAL_GetTick>
 8001b94:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b96:	4b2d      	ldr	r3, [pc, #180]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	019b      	lsls	r3, r3, #6
 8001b9c:	d506      	bpl.n	8001bac <HAL_RCC_OscConfig+0x4cc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b9e:	f7ff f9c9 	bl	8000f34 <HAL_GetTick>
 8001ba2:	1b40      	subs	r0, r0, r5
 8001ba4:	2802      	cmp	r0, #2
 8001ba6:	d9f6      	bls.n	8001b96 <HAL_RCC_OscConfig+0x4b6>
            return HAL_TIMEOUT;
 8001ba8:	2003      	movs	r0, #3
 8001baa:	e03e      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bac:	4927      	ldr	r1, [pc, #156]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001bae:	68cb      	ldr	r3, [r1, #12]
 8001bb0:	4a2e      	ldr	r2, [pc, #184]	; (8001c6c <HAL_RCC_OscConfig+0x58c>)
 8001bb2:	4013      	ands	r3, r2
 8001bb4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001bb6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001bb8:	4302      	orrs	r2, r0
 8001bba:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8001bbc:	4302      	orrs	r2, r0
 8001bbe:	4313      	orrs	r3, r2
 8001bc0:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 8001bc2:	680a      	ldr	r2, [r1, #0]
 8001bc4:	2380      	movs	r3, #128	; 0x80
 8001bc6:	045b      	lsls	r3, r3, #17
 8001bc8:	4313      	orrs	r3, r2
 8001bca:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8001bcc:	f7ff f9b2 	bl	8000f34 <HAL_GetTick>
 8001bd0:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	019b      	lsls	r3, r3, #6
 8001bd8:	d406      	bmi.n	8001be8 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bda:	f7ff f9ab 	bl	8000f34 <HAL_GetTick>
 8001bde:	1b00      	subs	r0, r0, r4
 8001be0:	2802      	cmp	r0, #2
 8001be2:	d9f6      	bls.n	8001bd2 <HAL_RCC_OscConfig+0x4f2>
            return HAL_TIMEOUT;
 8001be4:	2003      	movs	r0, #3
 8001be6:	e020      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001be8:	2000      	movs	r0, #0
 8001bea:	e01e      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
 8001bec:	2000      	movs	r0, #0
 8001bee:	e01c      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d024      	beq.n	8001c3e <HAL_RCC_OscConfig+0x55e>
        pll_config = RCC->CFGR;
 8001bf4:	4b15      	ldr	r3, [pc, #84]	; (8001c4c <HAL_RCC_OscConfig+0x56c>)
 8001bf6:	68da      	ldr	r2, [r3, #12]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf8:	2380      	movs	r3, #128	; 0x80
 8001bfa:	025b      	lsls	r3, r3, #9
 8001bfc:	4013      	ands	r3, r2
 8001bfe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001c00:	428b      	cmp	r3, r1
 8001c02:	d001      	beq.n	8001c08 <HAL_RCC_OscConfig+0x528>
          return HAL_ERROR;
 8001c04:	2001      	movs	r0, #1
 8001c06:	e010      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c08:	23f0      	movs	r3, #240	; 0xf0
 8001c0a:	039b      	lsls	r3, r3, #14
 8001c0c:	4013      	ands	r3, r2
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001c10:	428b      	cmp	r3, r1
 8001c12:	d001      	beq.n	8001c18 <HAL_RCC_OscConfig+0x538>
          return HAL_ERROR;
 8001c14:	2001      	movs	r0, #1
 8001c16:	e008      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c18:	23c0      	movs	r3, #192	; 0xc0
 8001c1a:	041b      	lsls	r3, r3, #16
 8001c1c:	401a      	ands	r2, r3
 8001c1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d00e      	beq.n	8001c42 <HAL_RCC_OscConfig+0x562>
          return HAL_ERROR;
 8001c24:	2001      	movs	r0, #1
 8001c26:	e000      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
    return HAL_ERROR;
 8001c28:	2001      	movs	r0, #1
}
 8001c2a:	b003      	add	sp, #12
 8001c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_ERROR;
 8001c2e:	2001      	movs	r0, #1
 8001c30:	e7fb      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001c32:	2001      	movs	r0, #1
 8001c34:	e7f9      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001c36:	2001      	movs	r0, #1
 8001c38:	e7f7      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001c3a:	2000      	movs	r0, #0
 8001c3c:	e7f5      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
        return HAL_ERROR;
 8001c3e:	2001      	movs	r0, #1
 8001c40:	e7f3      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
  return HAL_OK;
 8001c42:	2000      	movs	r0, #0
 8001c44:	e7f1      	b.n	8001c2a <HAL_RCC_OscConfig+0x54a>
 8001c46:	46c0      	nop			; (mov r8, r8)
 8001c48:	40007000 	.word	0x40007000
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	fffffeff 	.word	0xfffffeff
 8001c54:	fffffbff 	.word	0xfffffbff
 8001c58:	00001388 	.word	0x00001388
 8001c5c:	40010000 	.word	0x40010000
 8001c60:	efffffff 	.word	0xefffffff
 8001c64:	ffffdfff 	.word	0xffffdfff
 8001c68:	feffffff 	.word	0xfeffffff
 8001c6c:	ff02ffff 	.word	0xff02ffff

08001c70 <HAL_RCC_ClockConfig>:
{
 8001c70:	b570      	push	{r4, r5, r6, lr}
 8001c72:	0005      	movs	r5, r0
 8001c74:	000c      	movs	r4, r1
  if(RCC_ClkInitStruct == NULL)
 8001c76:	2800      	cmp	r0, #0
 8001c78:	d100      	bne.n	8001c7c <HAL_RCC_ClockConfig+0xc>
 8001c7a:	e0d1      	b.n	8001e20 <HAL_RCC_ClockConfig+0x1b0>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c7c:	4b6a      	ldr	r3, [pc, #424]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001c7e:	681a      	ldr	r2, [r3, #0]
 8001c80:	2301      	movs	r3, #1
 8001c82:	4013      	ands	r3, r2
 8001c84:	428b      	cmp	r3, r1
 8001c86:	d335      	bcc.n	8001cf4 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c88:	682b      	ldr	r3, [r5, #0]
 8001c8a:	079b      	lsls	r3, r3, #30
 8001c8c:	d506      	bpl.n	8001c9c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c8e:	4a67      	ldr	r2, [pc, #412]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001c90:	68d3      	ldr	r3, [r2, #12]
 8001c92:	21f0      	movs	r1, #240	; 0xf0
 8001c94:	438b      	bics	r3, r1
 8001c96:	68a9      	ldr	r1, [r5, #8]
 8001c98:	430b      	orrs	r3, r1
 8001c9a:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c9c:	682b      	ldr	r3, [r5, #0]
 8001c9e:	07db      	lsls	r3, r3, #31
 8001ca0:	d57b      	bpl.n	8001d9a <HAL_RCC_ClockConfig+0x12a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ca2:	686b      	ldr	r3, [r5, #4]
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d03c      	beq.n	8001d22 <HAL_RCC_ClockConfig+0xb2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ca8:	2b03      	cmp	r3, #3
 8001caa:	d040      	beq.n	8001d2e <HAL_RCC_ClockConfig+0xbe>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d044      	beq.n	8001d3a <HAL_RCC_ClockConfig+0xca>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001cb0:	4a5e      	ldr	r2, [pc, #376]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cb2:	6812      	ldr	r2, [r2, #0]
 8001cb4:	0592      	lsls	r2, r2, #22
 8001cb6:	d400      	bmi.n	8001cba <HAL_RCC_ClockConfig+0x4a>
 8001cb8:	e0b4      	b.n	8001e24 <HAL_RCC_ClockConfig+0x1b4>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cba:	495c      	ldr	r1, [pc, #368]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cbc:	68ca      	ldr	r2, [r1, #12]
 8001cbe:	2003      	movs	r0, #3
 8001cc0:	4382      	bics	r2, r0
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8001cc6:	f7ff f935 	bl	8000f34 <HAL_GetTick>
 8001cca:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ccc:	686b      	ldr	r3, [r5, #4]
 8001cce:	2b02      	cmp	r3, #2
 8001cd0:	d039      	beq.n	8001d46 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cd2:	2b03      	cmp	r3, #3
 8001cd4:	d045      	beq.n	8001d62 <HAL_RCC_ClockConfig+0xf2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d051      	beq.n	8001d7e <HAL_RCC_ClockConfig+0x10e>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001cda:	4b54      	ldr	r3, [pc, #336]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	220c      	movs	r2, #12
 8001ce0:	421a      	tst	r2, r3
 8001ce2:	d05a      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ce4:	f7ff f926 	bl	8000f34 <HAL_GetTick>
 8001ce8:	1b80      	subs	r0, r0, r6
 8001cea:	4b51      	ldr	r3, [pc, #324]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001cec:	4298      	cmp	r0, r3
 8001cee:	d9f4      	bls.n	8001cda <HAL_RCC_ClockConfig+0x6a>
          return HAL_TIMEOUT;
 8001cf0:	2003      	movs	r0, #3
 8001cf2:	e07d      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cf4:	4a4c      	ldr	r2, [pc, #304]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001cf6:	6813      	ldr	r3, [r2, #0]
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	438b      	bics	r3, r1
 8001cfc:	4323      	orrs	r3, r4
 8001cfe:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001d00:	f7ff f918 	bl	8000f34 <HAL_GetTick>
 8001d04:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d06:	4b48      	ldr	r3, [pc, #288]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	429c      	cmp	r4, r3
 8001d10:	d0ba      	beq.n	8001c88 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d12:	f7ff f90f 	bl	8000f34 <HAL_GetTick>
 8001d16:	1b80      	subs	r0, r0, r6
 8001d18:	4b45      	ldr	r3, [pc, #276]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d1a:	4298      	cmp	r0, r3
 8001d1c:	d9f3      	bls.n	8001d06 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8001d1e:	2003      	movs	r0, #3
 8001d20:	e066      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001d22:	4a42      	ldr	r2, [pc, #264]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d24:	6812      	ldr	r2, [r2, #0]
 8001d26:	0392      	lsls	r2, r2, #14
 8001d28:	d4c7      	bmi.n	8001cba <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8001d2a:	2001      	movs	r0, #1
 8001d2c:	e060      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d2e:	4a3f      	ldr	r2, [pc, #252]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	0192      	lsls	r2, r2, #6
 8001d34:	d4c1      	bmi.n	8001cba <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8001d36:	2001      	movs	r0, #1
 8001d38:	e05a      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d3a:	4a3c      	ldr	r2, [pc, #240]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d3c:	6812      	ldr	r2, [r2, #0]
 8001d3e:	0752      	lsls	r2, r2, #29
 8001d40:	d4bb      	bmi.n	8001cba <HAL_RCC_ClockConfig+0x4a>
        return HAL_ERROR;
 8001d42:	2001      	movs	r0, #1
 8001d44:	e054      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d46:	4b39      	ldr	r3, [pc, #228]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	230c      	movs	r3, #12
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	2b08      	cmp	r3, #8
 8001d50:	d023      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d52:	f7ff f8ef 	bl	8000f34 <HAL_GetTick>
 8001d56:	1b80      	subs	r0, r0, r6
 8001d58:	4b35      	ldr	r3, [pc, #212]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d5a:	4298      	cmp	r0, r3
 8001d5c:	d9f3      	bls.n	8001d46 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8001d5e:	2003      	movs	r0, #3
 8001d60:	e046      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d62:	4b32      	ldr	r3, [pc, #200]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d64:	68da      	ldr	r2, [r3, #12]
 8001d66:	230c      	movs	r3, #12
 8001d68:	4013      	ands	r3, r2
 8001d6a:	2b0c      	cmp	r3, #12
 8001d6c:	d015      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d6e:	f7ff f8e1 	bl	8000f34 <HAL_GetTick>
 8001d72:	1b80      	subs	r0, r0, r6
 8001d74:	4b2e      	ldr	r3, [pc, #184]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d76:	4298      	cmp	r0, r3
 8001d78:	d9f3      	bls.n	8001d62 <HAL_RCC_ClockConfig+0xf2>
          return HAL_TIMEOUT;
 8001d7a:	2003      	movs	r0, #3
 8001d7c:	e038      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001d7e:	4b2b      	ldr	r3, [pc, #172]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	230c      	movs	r3, #12
 8001d84:	4013      	ands	r3, r2
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d007      	beq.n	8001d9a <HAL_RCC_ClockConfig+0x12a>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d8a:	f7ff f8d3 	bl	8000f34 <HAL_GetTick>
 8001d8e:	1b80      	subs	r0, r0, r6
 8001d90:	4b27      	ldr	r3, [pc, #156]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001d92:	4298      	cmp	r0, r3
 8001d94:	d9f3      	bls.n	8001d7e <HAL_RCC_ClockConfig+0x10e>
          return HAL_TIMEOUT;
 8001d96:	2003      	movs	r0, #3
 8001d98:	e02a      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d9a:	4b23      	ldr	r3, [pc, #140]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	2301      	movs	r3, #1
 8001da0:	4013      	ands	r3, r2
 8001da2:	429c      	cmp	r4, r3
 8001da4:	d325      	bcc.n	8001df2 <HAL_RCC_ClockConfig+0x182>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	075b      	lsls	r3, r3, #29
 8001daa:	d506      	bpl.n	8001dba <HAL_RCC_ClockConfig+0x14a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001dac:	4a1f      	ldr	r2, [pc, #124]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dae:	68d3      	ldr	r3, [r2, #12]
 8001db0:	4920      	ldr	r1, [pc, #128]	; (8001e34 <HAL_RCC_ClockConfig+0x1c4>)
 8001db2:	400b      	ands	r3, r1
 8001db4:	68e9      	ldr	r1, [r5, #12]
 8001db6:	430b      	orrs	r3, r1
 8001db8:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dba:	682b      	ldr	r3, [r5, #0]
 8001dbc:	071b      	lsls	r3, r3, #28
 8001dbe:	d507      	bpl.n	8001dd0 <HAL_RCC_ClockConfig+0x160>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001dc0:	491a      	ldr	r1, [pc, #104]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dc2:	68cb      	ldr	r3, [r1, #12]
 8001dc4:	4a1c      	ldr	r2, [pc, #112]	; (8001e38 <HAL_RCC_ClockConfig+0x1c8>)
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	692a      	ldr	r2, [r5, #16]
 8001dca:	00d2      	lsls	r2, r2, #3
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001dd0:	f7ff fc2e 	bl	8001630 <HAL_RCC_GetSysClockFreq>
 8001dd4:	4b15      	ldr	r3, [pc, #84]	; (8001e2c <HAL_RCC_ClockConfig+0x1bc>)
 8001dd6:	68da      	ldr	r2, [r3, #12]
 8001dd8:	0912      	lsrs	r2, r2, #4
 8001dda:	230f      	movs	r3, #15
 8001ddc:	4013      	ands	r3, r2
 8001dde:	4a17      	ldr	r2, [pc, #92]	; (8001e3c <HAL_RCC_ClockConfig+0x1cc>)
 8001de0:	5cd3      	ldrb	r3, [r2, r3]
 8001de2:	40d8      	lsrs	r0, r3
 8001de4:	4b16      	ldr	r3, [pc, #88]	; (8001e40 <HAL_RCC_ClockConfig+0x1d0>)
 8001de6:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 8001de8:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <HAL_RCC_ClockConfig+0x1d4>)
 8001dea:	6818      	ldr	r0, [r3, #0]
 8001dec:	f7ff f85c 	bl	8000ea8 <HAL_InitTick>
}
 8001df0:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001df2:	4a0d      	ldr	r2, [pc, #52]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001df4:	6813      	ldr	r3, [r2, #0]
 8001df6:	2101      	movs	r1, #1
 8001df8:	438b      	bics	r3, r1
 8001dfa:	4323      	orrs	r3, r4
 8001dfc:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8001dfe:	f7ff f899 	bl	8000f34 <HAL_GetTick>
 8001e02:	0006      	movs	r6, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e04:	4b08      	ldr	r3, [pc, #32]	; (8001e28 <HAL_RCC_ClockConfig+0x1b8>)
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	2301      	movs	r3, #1
 8001e0a:	4013      	ands	r3, r2
 8001e0c:	429c      	cmp	r4, r3
 8001e0e:	d0ca      	beq.n	8001da6 <HAL_RCC_ClockConfig+0x136>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e10:	f7ff f890 	bl	8000f34 <HAL_GetTick>
 8001e14:	1b80      	subs	r0, r0, r6
 8001e16:	4b06      	ldr	r3, [pc, #24]	; (8001e30 <HAL_RCC_ClockConfig+0x1c0>)
 8001e18:	4298      	cmp	r0, r3
 8001e1a:	d9f3      	bls.n	8001e04 <HAL_RCC_ClockConfig+0x194>
        return HAL_TIMEOUT;
 8001e1c:	2003      	movs	r0, #3
 8001e1e:	e7e7      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
    return HAL_ERROR;
 8001e20:	2001      	movs	r0, #1
 8001e22:	e7e5      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
        return HAL_ERROR;
 8001e24:	2001      	movs	r0, #1
 8001e26:	e7e3      	b.n	8001df0 <HAL_RCC_ClockConfig+0x180>
 8001e28:	40022000 	.word	0x40022000
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	00001388 	.word	0x00001388
 8001e34:	fffff8ff 	.word	0xfffff8ff
 8001e38:	ffffc7ff 	.word	0xffffc7ff
 8001e3c:	08003338 	.word	0x08003338
 8001e40:	2000008c 	.word	0x2000008c
 8001e44:	20000094 	.word	0x20000094

08001e48 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8001e48:	4b01      	ldr	r3, [pc, #4]	; (8001e50 <HAL_RCC_GetHCLKFreq+0x8>)
 8001e4a:	6818      	ldr	r0, [r3, #0]
}
 8001e4c:	4770      	bx	lr
 8001e4e:	46c0      	nop			; (mov r8, r8)
 8001e50:	2000008c 	.word	0x2000008c

08001e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e54:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001e56:	f7ff fff7 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8001e5c:	68da      	ldr	r2, [r3, #12]
 8001e5e:	0a12      	lsrs	r2, r2, #8
 8001e60:	2307      	movs	r3, #7
 8001e62:	4013      	ands	r3, r2
 8001e64:	4a02      	ldr	r2, [pc, #8]	; (8001e70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001e66:	5cd3      	ldrb	r3, [r2, r3]
 8001e68:	40d8      	lsrs	r0, r3
}
 8001e6a:	bd10      	pop	{r4, pc}
 8001e6c:	40021000 	.word	0x40021000
 8001e70:	08003348 	.word	0x08003348

08001e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e74:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e76:	f7ff ffe7 	bl	8001e48 <HAL_RCC_GetHCLKFreq>
 8001e7a:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <HAL_RCC_GetPCLK2Freq+0x18>)
 8001e7c:	68da      	ldr	r2, [r3, #12]
 8001e7e:	0ad2      	lsrs	r2, r2, #11
 8001e80:	2307      	movs	r3, #7
 8001e82:	4013      	ands	r3, r2
 8001e84:	4a02      	ldr	r2, [pc, #8]	; (8001e90 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001e86:	5cd3      	ldrb	r3, [r2, r3]
 8001e88:	40d8      	lsrs	r0, r3
}
 8001e8a:	bd10      	pop	{r4, pc}
 8001e8c:	40021000 	.word	0x40021000
 8001e90:	08003348 	.word	0x08003348

08001e94 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001e94:	b570      	push	{r4, r5, r6, lr}
 8001e96:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001e98:	2382      	movs	r3, #130	; 0x82
 8001e9a:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001e9c:	6802      	ldr	r2, [r0, #0]
 8001e9e:	421a      	tst	r2, r3
 8001ea0:	d05a      	beq.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ea2:	4b70      	ldr	r3, [pc, #448]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	d500      	bpl.n	8001eac <HAL_RCCEx_PeriphCLKConfig+0x18>
 8001eaa:	e093      	b.n	8001fd4 <HAL_RCCEx_PeriphCLKConfig+0x140>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001eac:	4a6d      	ldr	r2, [pc, #436]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001eae:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8001eb0:	2380      	movs	r3, #128	; 0x80
 8001eb2:	055b      	lsls	r3, r3, #21
 8001eb4:	430b      	orrs	r3, r1
 8001eb6:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8001eb8:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001eba:	4b6b      	ldr	r3, [pc, #428]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	05db      	lsls	r3, r3, #23
 8001ec0:	d400      	bmi.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x30>
 8001ec2:	e089      	b.n	8001fd8 <HAL_RCCEx_PeriphCLKConfig+0x144>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001ec4:	4b67      	ldr	r3, [pc, #412]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	23c0      	movs	r3, #192	; 0xc0
 8001eca:	039b      	lsls	r3, r3, #14
 8001ecc:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001ece:	6861      	ldr	r1, [r4, #4]
 8001ed0:	400b      	ands	r3, r1
 8001ed2:	429a      	cmp	r2, r3
 8001ed4:	d100      	bne.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8001ed6:	e094      	b.n	8002002 <HAL_RCCEx_PeriphCLKConfig+0x16e>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001ed8:	23c0      	movs	r3, #192	; 0xc0
 8001eda:	029b      	lsls	r3, r3, #10
 8001edc:	000a      	movs	r2, r1
 8001ede:	401a      	ands	r2, r3
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d100      	bne.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8001ee4:	e095      	b.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x17e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001ee6:	4b5f      	ldr	r3, [pc, #380]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ee8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001eea:	22c0      	movs	r2, #192	; 0xc0
 8001eec:	0292      	lsls	r2, r2, #10
 8001eee:	4013      	ands	r3, r2

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001ef0:	d01f      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001ef2:	4011      	ands	r1, r2
 8001ef4:	428b      	cmp	r3, r1
 8001ef6:	d002      	beq.n	8001efe <HAL_RCCEx_PeriphCLKConfig+0x6a>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001ef8:	6822      	ldr	r2, [r4, #0]
 8001efa:	0692      	lsls	r2, r2, #26
 8001efc:	d408      	bmi.n	8001f10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001efe:	22c0      	movs	r2, #192	; 0xc0
 8001f00:	0292      	lsls	r2, r2, #10
 8001f02:	68a1      	ldr	r1, [r4, #8]
 8001f04:	400a      	ands	r2, r1
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d013      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x9e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001f0a:	6823      	ldr	r3, [r4, #0]
 8001f0c:	051b      	lsls	r3, r3, #20
 8001f0e:	d510      	bpl.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001f10:	4b54      	ldr	r3, [pc, #336]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f12:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8001f14:	4a55      	ldr	r2, [pc, #340]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001f16:	4002      	ands	r2, r0

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f18:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8001f1a:	2180      	movs	r1, #128	; 0x80
 8001f1c:	0309      	lsls	r1, r1, #12
 8001f1e:	4331      	orrs	r1, r6
 8001f20:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f22:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f24:	4e52      	ldr	r6, [pc, #328]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001f26:	4031      	ands	r1, r6
 8001f28:	6519      	str	r1, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001f2a:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001f2c:	05c3      	lsls	r3, r0, #23
 8001f2e:	d500      	bpl.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8001f30:	e076      	b.n	8002020 <HAL_RCCEx_PeriphCLKConfig+0x18c>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f32:	6862      	ldr	r2, [r4, #4]
 8001f34:	23c0      	movs	r3, #192	; 0xc0
 8001f36:	029b      	lsls	r3, r3, #10
 8001f38:	0011      	movs	r1, r2
 8001f3a:	4019      	ands	r1, r3
 8001f3c:	4299      	cmp	r1, r3
 8001f3e:	d100      	bne.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0xae>
 8001f40:	e07e      	b.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
 8001f42:	4948      	ldr	r1, [pc, #288]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f44:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8001f46:	22c0      	movs	r2, #192	; 0xc0
 8001f48:	0292      	lsls	r2, r2, #10
 8001f4a:	6860      	ldr	r0, [r4, #4]
 8001f4c:	4002      	ands	r2, r0
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f52:	2d01      	cmp	r5, #1
 8001f54:	d100      	bne.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8001f56:	e07d      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f58:	6823      	ldr	r3, [r4, #0]
 8001f5a:	07db      	lsls	r3, r3, #31
 8001f5c:	d506      	bpl.n	8001f6c <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001f5e:	4a41      	ldr	r2, [pc, #260]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f60:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f62:	2103      	movs	r1, #3
 8001f64:	438b      	bics	r3, r1
 8001f66:	68e1      	ldr	r1, [r4, #12]
 8001f68:	430b      	orrs	r3, r1
 8001f6a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001f6c:	6823      	ldr	r3, [r4, #0]
 8001f6e:	079b      	lsls	r3, r3, #30
 8001f70:	d506      	bpl.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001f72:	4a3c      	ldr	r2, [pc, #240]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f74:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f76:	210c      	movs	r1, #12
 8001f78:	438b      	bics	r3, r1
 8001f7a:	6921      	ldr	r1, [r4, #16]
 8001f7c:	430b      	orrs	r3, r1
 8001f7e:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001f80:	6823      	ldr	r3, [r4, #0]
 8001f82:	075b      	lsls	r3, r3, #29
 8001f84:	d506      	bpl.n	8001f94 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001f86:	4a37      	ldr	r2, [pc, #220]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f88:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f8a:	493a      	ldr	r1, [pc, #232]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001f8c:	400b      	ands	r3, r1
 8001f8e:	6961      	ldr	r1, [r4, #20]
 8001f90:	430b      	orrs	r3, r1
 8001f92:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001f94:	6823      	ldr	r3, [r4, #0]
 8001f96:	071b      	lsls	r3, r3, #28
 8001f98:	d506      	bpl.n	8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001f9a:	4a32      	ldr	r2, [pc, #200]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001f9c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001f9e:	4936      	ldr	r1, [pc, #216]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001fa0:	400b      	ands	r3, r1
 8001fa2:	69a1      	ldr	r1, [r4, #24]
 8001fa4:	430b      	orrs	r3, r1
 8001fa6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001fa8:	6823      	ldr	r3, [r4, #0]
 8001faa:	065b      	lsls	r3, r3, #25
 8001fac:	d506      	bpl.n	8001fbc <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001fae:	4a2d      	ldr	r2, [pc, #180]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fb0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001fb2:	4932      	ldr	r1, [pc, #200]	; (800207c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001fb4:	400b      	ands	r3, r1
 8001fb6:	6a21      	ldr	r1, [r4, #32]
 8001fb8:	430b      	orrs	r3, r1
 8001fba:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	061b      	lsls	r3, r3, #24
 8001fc0:	d54e      	bpl.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8001fc2:	4a28      	ldr	r2, [pc, #160]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001fc4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8001fc6:	492e      	ldr	r1, [pc, #184]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001fc8:	400b      	ands	r3, r1
 8001fca:	69e1      	ldr	r1, [r4, #28]
 8001fcc:	430b      	orrs	r3, r1
 8001fce:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8001fd0:	2000      	movs	r0, #0
}
 8001fd2:	bd70      	pop	{r4, r5, r6, pc}
  FlagStatus       pwrclkchanged = RESET;
 8001fd4:	2500      	movs	r5, #0
 8001fd6:	e770      	b.n	8001eba <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fd8:	4a23      	ldr	r2, [pc, #140]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001fda:	6811      	ldr	r1, [r2, #0]
 8001fdc:	2380      	movs	r3, #128	; 0x80
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	430b      	orrs	r3, r1
 8001fe2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001fe4:	f7fe ffa6 	bl	8000f34 <HAL_GetTick>
 8001fe8:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fea:	4b1f      	ldr	r3, [pc, #124]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	05db      	lsls	r3, r3, #23
 8001ff0:	d500      	bpl.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001ff2:	e767      	b.n	8001ec4 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ff4:	f7fe ff9e 	bl	8000f34 <HAL_GetTick>
 8001ff8:	1b80      	subs	r0, r0, r6
 8001ffa:	2864      	cmp	r0, #100	; 0x64
 8001ffc:	d9f5      	bls.n	8001fea <HAL_RCCEx_PeriphCLKConfig+0x156>
          return HAL_TIMEOUT;
 8001ffe:	2003      	movs	r0, #3
 8002000:	e7e7      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002002:	23c0      	movs	r3, #192	; 0xc0
 8002004:	039b      	lsls	r3, r3, #14
 8002006:	68a0      	ldr	r0, [r4, #8]
 8002008:	4003      	ands	r3, r0
 800200a:	429a      	cmp	r2, r3
 800200c:	d000      	beq.n	8002010 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 800200e:	e763      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002010:	e769      	b.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x52>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002012:	4b14      	ldr	r3, [pc, #80]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	039b      	lsls	r3, r3, #14
 8002018:	d400      	bmi.n	800201c <HAL_RCCEx_PeriphCLKConfig+0x188>
 800201a:	e764      	b.n	8001ee6 <HAL_RCCEx_PeriphCLKConfig+0x52>
          return HAL_ERROR;
 800201c:	2001      	movs	r0, #1
 800201e:	e7d8      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
        tickstart = HAL_GetTick();
 8002020:	f7fe ff88 	bl	8000f34 <HAL_GetTick>
 8002024:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002026:	4b0f      	ldr	r3, [pc, #60]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002028:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800202a:	059b      	lsls	r3, r3, #22
 800202c:	d500      	bpl.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 800202e:	e780      	b.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002030:	f7fe ff80 	bl	8000f34 <HAL_GetTick>
 8002034:	1b80      	subs	r0, r0, r6
 8002036:	4b13      	ldr	r3, [pc, #76]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8002038:	4298      	cmp	r0, r3
 800203a:	d9f4      	bls.n	8002026 <HAL_RCCEx_PeriphCLKConfig+0x192>
            return HAL_TIMEOUT;
 800203c:	2003      	movs	r0, #3
 800203e:	e7c8      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002040:	4908      	ldr	r1, [pc, #32]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002042:	680b      	ldr	r3, [r1, #0]
 8002044:	4810      	ldr	r0, [pc, #64]	; (8002088 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8002046:	4003      	ands	r3, r0
 8002048:	20c0      	movs	r0, #192	; 0xc0
 800204a:	0380      	lsls	r0, r0, #14
 800204c:	4002      	ands	r2, r0
 800204e:	431a      	orrs	r2, r3
 8002050:	600a      	str	r2, [r1, #0]
 8002052:	e776      	b.n	8001f42 <HAL_RCCEx_PeriphCLKConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002054:	000a      	movs	r2, r1
 8002056:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8002058:	490c      	ldr	r1, [pc, #48]	; (800208c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800205a:	400b      	ands	r3, r1
 800205c:	6393      	str	r3, [r2, #56]	; 0x38
 800205e:	e77b      	b.n	8001f58 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  return HAL_OK;
 8002060:	2000      	movs	r0, #0
 8002062:	e7b6      	b.n	8001fd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 8002064:	40021000 	.word	0x40021000
 8002068:	40007000 	.word	0x40007000
 800206c:	fffcffff 	.word	0xfffcffff
 8002070:	fff7ffff 	.word	0xfff7ffff
 8002074:	fffff3ff 	.word	0xfffff3ff
 8002078:	ffffcfff 	.word	0xffffcfff
 800207c:	fbffffff 	.word	0xfbffffff
 8002080:	fff3ffff 	.word	0xfff3ffff
 8002084:	00001388 	.word	0x00001388
 8002088:	ffcfffff 	.word	0xffcfffff
 800208c:	efffffff 	.word	0xefffffff

08002090 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002090:	b570      	push	{r4, r5, r6, lr}
 8002092:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002094:	6802      	ldr	r2, [r0, #0]
 8002096:	68d3      	ldr	r3, [r2, #12]
 8002098:	21a0      	movs	r1, #160	; 0xa0
 800209a:	438b      	bics	r3, r1
 800209c:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800209e:	f7fe ff49 	bl	8000f34 <HAL_GetTick>
 80020a2:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80020a4:	6823      	ldr	r3, [r4, #0]
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	069b      	lsls	r3, r3, #26
 80020aa:	d408      	bmi.n	80020be <HAL_RTC_WaitForSynchro+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80020ac:	f7fe ff42 	bl	8000f34 <HAL_GetTick>
 80020b0:	1b40      	subs	r0, r0, r5
 80020b2:	23fa      	movs	r3, #250	; 0xfa
 80020b4:	009b      	lsls	r3, r3, #2
 80020b6:	4298      	cmp	r0, r3
 80020b8:	d9f4      	bls.n	80020a4 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 80020ba:	2003      	movs	r0, #3
 80020bc:	e000      	b.n	80020c0 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 80020be:	2000      	movs	r0, #0
}
 80020c0:	bd70      	pop	{r4, r5, r6, pc}

080020c2 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80020c2:	b570      	push	{r4, r5, r6, lr}
 80020c4:	0004      	movs	r4, r0
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80020c6:	6803      	ldr	r3, [r0, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	0652      	lsls	r2, r2, #25
 80020cc:	d501      	bpl.n	80020d2 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 80020ce:	2000      	movs	r0, #0
}
 80020d0:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80020d2:	2201      	movs	r2, #1
 80020d4:	4252      	negs	r2, r2
 80020d6:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 80020d8:	f7fe ff2c 	bl	8000f34 <HAL_GetTick>
 80020dc:	0005      	movs	r5, r0
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80020de:	6823      	ldr	r3, [r4, #0]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	065b      	lsls	r3, r3, #25
 80020e4:	d408      	bmi.n	80020f8 <RTC_EnterInitMode+0x36>
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80020e6:	f7fe ff25 	bl	8000f34 <HAL_GetTick>
 80020ea:	1b40      	subs	r0, r0, r5
 80020ec:	23fa      	movs	r3, #250	; 0xfa
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4298      	cmp	r0, r3
 80020f2:	d9f4      	bls.n	80020de <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 80020f4:	2003      	movs	r0, #3
 80020f6:	e7eb      	b.n	80020d0 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 80020f8:	2000      	movs	r0, #0
 80020fa:	e7e9      	b.n	80020d0 <RTC_EnterInitMode+0xe>

080020fc <HAL_RTC_Init>:
{
 80020fc:	b570      	push	{r4, r5, r6, lr}
 80020fe:	1e04      	subs	r4, r0, #0
  if (hrtc == NULL)
 8002100:	d063      	beq.n	80021ca <HAL_RTC_Init+0xce>
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8002102:	2321      	movs	r3, #33	; 0x21
 8002104:	5cc3      	ldrb	r3, [r0, r3]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d041      	beq.n	800218e <HAL_RTC_Init+0x92>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800210a:	2202      	movs	r2, #2
 800210c:	2321      	movs	r3, #33	; 0x21
 800210e:	54e2      	strb	r2, [r4, r3]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002110:	6823      	ldr	r3, [r4, #0]
 8002112:	32c8      	adds	r2, #200	; 0xc8
 8002114:	625a      	str	r2, [r3, #36]	; 0x24
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	3a77      	subs	r2, #119	; 0x77
 800211a:	625a      	str	r2, [r3, #36]	; 0x24
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800211c:	0020      	movs	r0, r4
 800211e:	f7ff ffd0 	bl	80020c2 <RTC_EnterInitMode>
 8002122:	1e05      	subs	r5, r0, #0
 8002124:	d139      	bne.n	800219a <HAL_RTC_Init+0x9e>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002126:	6822      	ldr	r2, [r4, #0]
 8002128:	6893      	ldr	r3, [r2, #8]
 800212a:	4929      	ldr	r1, [pc, #164]	; (80021d0 <HAL_RTC_Init+0xd4>)
 800212c:	400b      	ands	r3, r1
 800212e:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002130:	6821      	ldr	r1, [r4, #0]
 8002132:	688a      	ldr	r2, [r1, #8]
 8002134:	6863      	ldr	r3, [r4, #4]
 8002136:	6920      	ldr	r0, [r4, #16]
 8002138:	4303      	orrs	r3, r0
 800213a:	69a0      	ldr	r0, [r4, #24]
 800213c:	4303      	orrs	r3, r0
 800213e:	4313      	orrs	r3, r2
 8002140:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002142:	6823      	ldr	r3, [r4, #0]
 8002144:	68e2      	ldr	r2, [r4, #12]
 8002146:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8002148:	6821      	ldr	r1, [r4, #0]
 800214a:	690b      	ldr	r3, [r1, #16]
 800214c:	68a2      	ldr	r2, [r4, #8]
 800214e:	0412      	lsls	r2, r2, #16
 8002150:	4313      	orrs	r3, r2
 8002152:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 8002154:	6822      	ldr	r2, [r4, #0]
 8002156:	68d3      	ldr	r3, [r2, #12]
 8002158:	2180      	movs	r1, #128	; 0x80
 800215a:	438b      	bics	r3, r1
 800215c:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800215e:	6822      	ldr	r2, [r4, #0]
 8002160:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8002162:	397d      	subs	r1, #125	; 0x7d
 8002164:	438b      	bics	r3, r1
 8002166:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002168:	6821      	ldr	r1, [r4, #0]
 800216a:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 800216c:	69e2      	ldr	r2, [r4, #28]
 800216e:	6960      	ldr	r0, [r4, #20]
 8002170:	4302      	orrs	r2, r0
 8002172:	4313      	orrs	r3, r2
 8002174:	64cb      	str	r3, [r1, #76]	; 0x4c
    if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002176:	6823      	ldr	r3, [r4, #0]
 8002178:	689b      	ldr	r3, [r3, #8]
 800217a:	069b      	lsls	r3, r3, #26
 800217c:	d515      	bpl.n	80021aa <HAL_RTC_Init+0xae>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800217e:	6823      	ldr	r3, [r4, #0]
 8002180:	22ff      	movs	r2, #255	; 0xff
 8002182:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8002184:	3afe      	subs	r2, #254	; 0xfe
 8002186:	2321      	movs	r3, #33	; 0x21
 8002188:	54e2      	strb	r2, [r4, r3]
}
 800218a:	0028      	movs	r0, r5
 800218c:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 800218e:	2200      	movs	r2, #0
 8002190:	3320      	adds	r3, #32
 8002192:	54c2      	strb	r2, [r0, r3]
    HAL_RTC_MspInit(hrtc);
 8002194:	f7fe fdd6 	bl	8000d44 <HAL_RTC_MspInit>
 8002198:	e7b7      	b.n	800210a <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800219a:	6823      	ldr	r3, [r4, #0]
 800219c:	22ff      	movs	r2, #255	; 0xff
 800219e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 80021a0:	3afb      	subs	r2, #251	; 0xfb
 80021a2:	2321      	movs	r3, #33	; 0x21
 80021a4:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 80021a6:	2501      	movs	r5, #1
 80021a8:	e7ef      	b.n	800218a <HAL_RTC_Init+0x8e>
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80021aa:	0020      	movs	r0, r4
 80021ac:	f7ff ff70 	bl	8002090 <HAL_RTC_WaitForSynchro>
 80021b0:	2800      	cmp	r0, #0
 80021b2:	d0e4      	beq.n	800217e <HAL_RTC_Init+0x82>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021b4:	6823      	ldr	r3, [r4, #0]
 80021b6:	22ff      	movs	r2, #255	; 0xff
 80021b8:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 80021ba:	3afb      	subs	r2, #251	; 0xfb
 80021bc:	2321      	movs	r3, #33	; 0x21
 80021be:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 80021c0:	2200      	movs	r2, #0
 80021c2:	3b01      	subs	r3, #1
 80021c4:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 80021c6:	2501      	movs	r5, #1
 80021c8:	e7df      	b.n	800218a <HAL_RTC_Init+0x8e>
    return HAL_ERROR;
 80021ca:	2501      	movs	r5, #1
 80021cc:	e7dd      	b.n	800218a <HAL_RTC_Init+0x8e>
 80021ce:	46c0      	nop			; (mov r8, r8)
 80021d0:	ff8fffbf 	.word	0xff8fffbf

080021d4 <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021d4:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021d6:	2280      	movs	r2, #128	; 0x80
 80021d8:	05d2      	lsls	r2, r2, #23
 80021da:	4290      	cmp	r0, r2
 80021dc:	d01b      	beq.n	8002216 <TIM_Base_SetConfig+0x42>
 80021de:	4a13      	ldr	r2, [pc, #76]	; (800222c <TIM_Base_SetConfig+0x58>)
 80021e0:	4290      	cmp	r0, r2
 80021e2:	d018      	beq.n	8002216 <TIM_Base_SetConfig+0x42>
 80021e4:	4a12      	ldr	r2, [pc, #72]	; (8002230 <TIM_Base_SetConfig+0x5c>)
 80021e6:	4290      	cmp	r0, r2
 80021e8:	d015      	beq.n	8002216 <TIM_Base_SetConfig+0x42>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ea:	2280      	movs	r2, #128	; 0x80
 80021ec:	05d2      	lsls	r2, r2, #23
 80021ee:	4290      	cmp	r0, r2
 80021f0:	d016      	beq.n	8002220 <TIM_Base_SetConfig+0x4c>
 80021f2:	4a0e      	ldr	r2, [pc, #56]	; (800222c <TIM_Base_SetConfig+0x58>)
 80021f4:	4290      	cmp	r0, r2
 80021f6:	d013      	beq.n	8002220 <TIM_Base_SetConfig+0x4c>
 80021f8:	4a0d      	ldr	r2, [pc, #52]	; (8002230 <TIM_Base_SetConfig+0x5c>)
 80021fa:	4290      	cmp	r0, r2
 80021fc:	d010      	beq.n	8002220 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80021fe:	2280      	movs	r2, #128	; 0x80
 8002200:	4393      	bics	r3, r2
 8002202:	690a      	ldr	r2, [r1, #16]
 8002204:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002206:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002208:	688b      	ldr	r3, [r1, #8]
 800220a:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800220c:	680b      	ldr	r3, [r1, #0]
 800220e:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002210:	2301      	movs	r3, #1
 8002212:	6143      	str	r3, [r0, #20]
}
 8002214:	4770      	bx	lr
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002216:	2270      	movs	r2, #112	; 0x70
 8002218:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800221a:	684a      	ldr	r2, [r1, #4]
 800221c:	4313      	orrs	r3, r2
 800221e:	e7e4      	b.n	80021ea <TIM_Base_SetConfig+0x16>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002220:	4a04      	ldr	r2, [pc, #16]	; (8002234 <TIM_Base_SetConfig+0x60>)
 8002222:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002224:	68ca      	ldr	r2, [r1, #12]
 8002226:	4313      	orrs	r3, r2
 8002228:	e7e9      	b.n	80021fe <TIM_Base_SetConfig+0x2a>
 800222a:	46c0      	nop			; (mov r8, r8)
 800222c:	40010800 	.word	0x40010800
 8002230:	40011400 	.word	0x40011400
 8002234:	fffffcff 	.word	0xfffffcff

08002238 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002238:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800223a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800223c:	6a04      	ldr	r4, [r0, #32]
 800223e:	2501      	movs	r5, #1
 8002240:	43ac      	bics	r4, r5
 8002242:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002244:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002246:	35ef      	adds	r5, #239	; 0xef
 8002248:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800224a:	0112      	lsls	r2, r2, #4
 800224c:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800224e:	240a      	movs	r4, #10
 8002250:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 8002252:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002254:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002256:	6201      	str	r1, [r0, #32]
}
 8002258:	bd30      	pop	{r4, r5, pc}
	...

0800225c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800225c:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800225e:	6a03      	ldr	r3, [r0, #32]
 8002260:	2410      	movs	r4, #16
 8002262:	43a3      	bics	r3, r4
 8002264:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002266:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8002268:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800226a:	4d05      	ldr	r5, [pc, #20]	; (8002280 <TIM_TI2_ConfigInputStage+0x24>)
 800226c:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800226e:	0312      	lsls	r2, r2, #12
 8002270:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002272:	24a0      	movs	r4, #160	; 0xa0
 8002274:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8002276:	0109      	lsls	r1, r1, #4
 8002278:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800227a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 800227c:	6201      	str	r1, [r0, #32]
}
 800227e:	bd30      	pop	{r4, r5, pc}
 8002280:	ffff0fff 	.word	0xffff0fff

08002284 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002284:	000b      	movs	r3, r1
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002286:	6881      	ldr	r1, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002288:	2270      	movs	r2, #112	; 0x70
 800228a:	4391      	bics	r1, r2
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800228c:	4319      	orrs	r1, r3
 800228e:	2307      	movs	r3, #7
 8002290:	4319      	orrs	r1, r3
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002292:	6081      	str	r1, [r0, #8]
}
 8002294:	4770      	bx	lr
	...

08002298 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002298:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800229a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800229c:	4d03      	ldr	r5, [pc, #12]	; (80022ac <TIM_ETR_SetConfig+0x14>)
 800229e:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80022a0:	021b      	lsls	r3, r3, #8
 80022a2:	431a      	orrs	r2, r3
 80022a4:	4311      	orrs	r1, r2
 80022a6:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80022a8:	6081      	str	r1, [r0, #8]
}
 80022aa:	bd30      	pop	{r4, r5, pc}
 80022ac:	ffff00ff 	.word	0xffff00ff

080022b0 <HAL_TIM_Base_Init>:
{
 80022b0:	b570      	push	{r4, r5, r6, lr}
 80022b2:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 80022b4:	d01e      	beq.n	80022f4 <HAL_TIM_Base_Init+0x44>
  if (htim->State == HAL_TIM_STATE_RESET)
 80022b6:	2339      	movs	r3, #57	; 0x39
 80022b8:	5cc3      	ldrb	r3, [r0, r3]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d014      	beq.n	80022e8 <HAL_TIM_Base_Init+0x38>
  htim->State = HAL_TIM_STATE_BUSY;
 80022be:	2539      	movs	r5, #57	; 0x39
 80022c0:	2302      	movs	r3, #2
 80022c2:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022c4:	1d21      	adds	r1, r4, #4
 80022c6:	6820      	ldr	r0, [r4, #0]
 80022c8:	f7ff ff84 	bl	80021d4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022cc:	2301      	movs	r3, #1
 80022ce:	223e      	movs	r2, #62	; 0x3e
 80022d0:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022d2:	3a04      	subs	r2, #4
 80022d4:	54a3      	strb	r3, [r4, r2]
 80022d6:	3201      	adds	r2, #1
 80022d8:	54a3      	strb	r3, [r4, r2]
 80022da:	3201      	adds	r2, #1
 80022dc:	54a3      	strb	r3, [r4, r2]
 80022de:	3201      	adds	r2, #1
 80022e0:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 80022e2:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 80022e4:	2000      	movs	r0, #0
}
 80022e6:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 80022e8:	2200      	movs	r2, #0
 80022ea:	3338      	adds	r3, #56	; 0x38
 80022ec:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 80022ee:	f7fe fd39 	bl	8000d64 <HAL_TIM_Base_MspInit>
 80022f2:	e7e4      	b.n	80022be <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80022f4:	2001      	movs	r0, #1
 80022f6:	e7f6      	b.n	80022e6 <HAL_TIM_Base_Init+0x36>

080022f8 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 80022f8:	2339      	movs	r3, #57	; 0x39
 80022fa:	5cc3      	ldrb	r3, [r0, r3]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d001      	beq.n	8002304 <HAL_TIM_Base_Start_IT+0xc>
    return HAL_ERROR;
 8002300:	2001      	movs	r0, #1
}
 8002302:	4770      	bx	lr
  htim->State = HAL_TIM_STATE_BUSY;
 8002304:	2202      	movs	r2, #2
 8002306:	3338      	adds	r3, #56	; 0x38
 8002308:	54c2      	strb	r2, [r0, r3]
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800230a:	6802      	ldr	r2, [r0, #0]
 800230c:	68d3      	ldr	r3, [r2, #12]
 800230e:	2101      	movs	r1, #1
 8002310:	430b      	orrs	r3, r1
 8002312:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002314:	6803      	ldr	r3, [r0, #0]
 8002316:	2280      	movs	r2, #128	; 0x80
 8002318:	05d2      	lsls	r2, r2, #23
 800231a:	4293      	cmp	r3, r2
 800231c:	d00b      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x3e>
 800231e:	4a0c      	ldr	r2, [pc, #48]	; (8002350 <HAL_TIM_Base_Start_IT+0x58>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d008      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x3e>
 8002324:	4a0b      	ldr	r2, [pc, #44]	; (8002354 <HAL_TIM_Base_Start_IT+0x5c>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d005      	beq.n	8002336 <HAL_TIM_Base_Start_IT+0x3e>
    __HAL_TIM_ENABLE(htim);
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	2101      	movs	r1, #1
 800232e:	430a      	orrs	r2, r1
 8002330:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002332:	2000      	movs	r0, #0
 8002334:	e7e5      	b.n	8002302 <HAL_TIM_Base_Start_IT+0xa>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002336:	6899      	ldr	r1, [r3, #8]
 8002338:	2207      	movs	r2, #7
 800233a:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800233c:	2a06      	cmp	r2, #6
 800233e:	d005      	beq.n	800234c <HAL_TIM_Base_Start_IT+0x54>
      __HAL_TIM_ENABLE(htim);
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	2101      	movs	r1, #1
 8002344:	430a      	orrs	r2, r1
 8002346:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002348:	2000      	movs	r0, #0
 800234a:	e7da      	b.n	8002302 <HAL_TIM_Base_Start_IT+0xa>
 800234c:	2000      	movs	r0, #0
 800234e:	e7d8      	b.n	8002302 <HAL_TIM_Base_Start_IT+0xa>
 8002350:	40010800 	.word	0x40010800
 8002354:	40011400 	.word	0x40011400

08002358 <HAL_TIM_ConfigClockSource>:
{
 8002358:	b510      	push	{r4, lr}
 800235a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800235c:	2338      	movs	r3, #56	; 0x38
 800235e:	5cc3      	ldrb	r3, [r0, r3]
 8002360:	2b01      	cmp	r3, #1
 8002362:	d100      	bne.n	8002366 <HAL_TIM_ConfigClockSource+0xe>
 8002364:	e072      	b.n	800244c <HAL_TIM_ConfigClockSource+0xf4>
 8002366:	2201      	movs	r2, #1
 8002368:	2338      	movs	r3, #56	; 0x38
 800236a:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800236c:	3201      	adds	r2, #1
 800236e:	3301      	adds	r3, #1
 8002370:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 8002372:	6802      	ldr	r2, [r0, #0]
 8002374:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002376:	4836      	ldr	r0, [pc, #216]	; (8002450 <HAL_TIM_ConfigClockSource+0xf8>)
 8002378:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 800237a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800237c:	680b      	ldr	r3, [r1, #0]
 800237e:	2b40      	cmp	r3, #64	; 0x40
 8002380:	d059      	beq.n	8002436 <HAL_TIM_ConfigClockSource+0xde>
 8002382:	d911      	bls.n	80023a8 <HAL_TIM_ConfigClockSource+0x50>
 8002384:	2b70      	cmp	r3, #112	; 0x70
 8002386:	d03e      	beq.n	8002406 <HAL_TIM_ConfigClockSource+0xae>
 8002388:	d81f      	bhi.n	80023ca <HAL_TIM_ConfigClockSource+0x72>
 800238a:	2b50      	cmp	r3, #80	; 0x50
 800238c:	d048      	beq.n	8002420 <HAL_TIM_ConfigClockSource+0xc8>
 800238e:	2b60      	cmp	r3, #96	; 0x60
 8002390:	d119      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002392:	68ca      	ldr	r2, [r1, #12]
 8002394:	6849      	ldr	r1, [r1, #4]
 8002396:	6820      	ldr	r0, [r4, #0]
 8002398:	f7ff ff60 	bl	800225c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800239c:	2160      	movs	r1, #96	; 0x60
 800239e:	6820      	ldr	r0, [r4, #0]
 80023a0:	f7ff ff70 	bl	8002284 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80023a4:	2000      	movs	r0, #0
      break;
 80023a6:	e027      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d004      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0x5e>
 80023ac:	d909      	bls.n	80023c2 <HAL_TIM_ConfigClockSource+0x6a>
 80023ae:	2b20      	cmp	r3, #32
 80023b0:	d001      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0x5e>
 80023b2:	2b30      	cmp	r3, #48	; 0x30
 80023b4:	d107      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023b6:	0019      	movs	r1, r3
 80023b8:	6820      	ldr	r0, [r4, #0]
 80023ba:	f7ff ff63 	bl	8002284 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80023be:	2000      	movs	r0, #0
      break;
 80023c0:	e01a      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d0f7      	beq.n	80023b6 <HAL_TIM_ConfigClockSource+0x5e>
      status = HAL_ERROR;
 80023c6:	2001      	movs	r0, #1
 80023c8:	e016      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
  switch (sClockSourceConfig->ClockSource)
 80023ca:	2280      	movs	r2, #128	; 0x80
 80023cc:	0152      	lsls	r2, r2, #5
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d011      	beq.n	80023f6 <HAL_TIM_ConfigClockSource+0x9e>
 80023d2:	2280      	movs	r2, #128	; 0x80
 80023d4:	0192      	lsls	r2, r2, #6
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d1f5      	bne.n	80023c6 <HAL_TIM_ConfigClockSource+0x6e>
      TIM_ETR_SetConfig(htim->Instance,
 80023da:	68cb      	ldr	r3, [r1, #12]
 80023dc:	684a      	ldr	r2, [r1, #4]
 80023de:	6889      	ldr	r1, [r1, #8]
 80023e0:	6820      	ldr	r0, [r4, #0]
 80023e2:	f7ff ff59 	bl	8002298 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023e6:	6822      	ldr	r2, [r4, #0]
 80023e8:	6891      	ldr	r1, [r2, #8]
 80023ea:	2380      	movs	r3, #128	; 0x80
 80023ec:	01db      	lsls	r3, r3, #7
 80023ee:	430b      	orrs	r3, r1
 80023f0:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80023f2:	2000      	movs	r0, #0
      break;
 80023f4:	e000      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
  HAL_StatusTypeDef status = HAL_OK;
 80023f6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80023f8:	2201      	movs	r2, #1
 80023fa:	2339      	movs	r3, #57	; 0x39
 80023fc:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 80023fe:	2200      	movs	r2, #0
 8002400:	3b01      	subs	r3, #1
 8002402:	54e2      	strb	r2, [r4, r3]
}
 8002404:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8002406:	68cb      	ldr	r3, [r1, #12]
 8002408:	684a      	ldr	r2, [r1, #4]
 800240a:	6889      	ldr	r1, [r1, #8]
 800240c:	6820      	ldr	r0, [r4, #0]
 800240e:	f7ff ff43 	bl	8002298 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002412:	6822      	ldr	r2, [r4, #0]
 8002414:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002416:	2177      	movs	r1, #119	; 0x77
 8002418:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 800241a:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800241c:	2000      	movs	r0, #0
      break;
 800241e:	e7eb      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002420:	68ca      	ldr	r2, [r1, #12]
 8002422:	6849      	ldr	r1, [r1, #4]
 8002424:	6820      	ldr	r0, [r4, #0]
 8002426:	f7ff ff07 	bl	8002238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800242a:	2150      	movs	r1, #80	; 0x50
 800242c:	6820      	ldr	r0, [r4, #0]
 800242e:	f7ff ff29 	bl	8002284 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002432:	2000      	movs	r0, #0
      break;
 8002434:	e7e0      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002436:	68ca      	ldr	r2, [r1, #12]
 8002438:	6849      	ldr	r1, [r1, #4]
 800243a:	6820      	ldr	r0, [r4, #0]
 800243c:	f7ff fefc 	bl	8002238 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002440:	2140      	movs	r1, #64	; 0x40
 8002442:	6820      	ldr	r0, [r4, #0]
 8002444:	f7ff ff1e 	bl	8002284 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002448:	2000      	movs	r0, #0
      break;
 800244a:	e7d5      	b.n	80023f8 <HAL_TIM_ConfigClockSource+0xa0>
  __HAL_LOCK(htim);
 800244c:	2002      	movs	r0, #2
 800244e:	e7d9      	b.n	8002404 <HAL_TIM_ConfigClockSource+0xac>
 8002450:	ffff0088 	.word	0xffff0088

08002454 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002454:	4770      	bx	lr

08002456 <HAL_TIM_IC_CaptureCallback>:
}
 8002456:	4770      	bx	lr

08002458 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002458:	4770      	bx	lr

0800245a <HAL_TIM_TriggerCallback>:
}
 800245a:	4770      	bx	lr

0800245c <HAL_TIM_IRQHandler>:
{
 800245c:	b510      	push	{r4, lr}
 800245e:	0004      	movs	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002460:	6803      	ldr	r3, [r0, #0]
 8002462:	691a      	ldr	r2, [r3, #16]
 8002464:	0792      	lsls	r2, r2, #30
 8002466:	d50f      	bpl.n	8002488 <HAL_TIM_IRQHandler+0x2c>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002468:	68da      	ldr	r2, [r3, #12]
 800246a:	0792      	lsls	r2, r2, #30
 800246c:	d50c      	bpl.n	8002488 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800246e:	2203      	movs	r2, #3
 8002470:	4252      	negs	r2, r2
 8002472:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002474:	2301      	movs	r3, #1
 8002476:	7603      	strb	r3, [r0, #24]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002478:	6803      	ldr	r3, [r0, #0]
 800247a:	699b      	ldr	r3, [r3, #24]
 800247c:	079b      	lsls	r3, r3, #30
 800247e:	d055      	beq.n	800252c <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 8002480:	f7ff ffe9 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002484:	2300      	movs	r3, #0
 8002486:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002488:	6823      	ldr	r3, [r4, #0]
 800248a:	691a      	ldr	r2, [r3, #16]
 800248c:	0752      	lsls	r2, r2, #29
 800248e:	d512      	bpl.n	80024b6 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002490:	68da      	ldr	r2, [r3, #12]
 8002492:	0752      	lsls	r2, r2, #29
 8002494:	d50f      	bpl.n	80024b6 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002496:	2205      	movs	r2, #5
 8002498:	4252      	negs	r2, r2
 800249a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800249c:	2302      	movs	r3, #2
 800249e:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024a0:	6823      	ldr	r3, [r4, #0]
 80024a2:	699a      	ldr	r2, [r3, #24]
 80024a4:	23c0      	movs	r3, #192	; 0xc0
 80024a6:	009b      	lsls	r3, r3, #2
 80024a8:	421a      	tst	r2, r3
 80024aa:	d045      	beq.n	8002538 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 80024ac:	0020      	movs	r0, r4
 80024ae:	f7ff ffd2 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b2:	2300      	movs	r3, #0
 80024b4:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80024b6:	6823      	ldr	r3, [r4, #0]
 80024b8:	691a      	ldr	r2, [r3, #16]
 80024ba:	0712      	lsls	r2, r2, #28
 80024bc:	d510      	bpl.n	80024e0 <HAL_TIM_IRQHandler+0x84>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80024be:	68da      	ldr	r2, [r3, #12]
 80024c0:	0712      	lsls	r2, r2, #28
 80024c2:	d50d      	bpl.n	80024e0 <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80024c4:	2209      	movs	r2, #9
 80024c6:	4252      	negs	r2, r2
 80024c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80024ca:	2304      	movs	r3, #4
 80024cc:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80024ce:	6823      	ldr	r3, [r4, #0]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	079b      	lsls	r3, r3, #30
 80024d4:	d037      	beq.n	8002546 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 80024d6:	0020      	movs	r0, r4
 80024d8:	f7ff ffbd 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024dc:	2300      	movs	r3, #0
 80024de:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80024e0:	6823      	ldr	r3, [r4, #0]
 80024e2:	691a      	ldr	r2, [r3, #16]
 80024e4:	06d2      	lsls	r2, r2, #27
 80024e6:	d512      	bpl.n	800250e <HAL_TIM_IRQHandler+0xb2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	06d2      	lsls	r2, r2, #27
 80024ec:	d50f      	bpl.n	800250e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80024ee:	2211      	movs	r2, #17
 80024f0:	4252      	negs	r2, r2
 80024f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80024f4:	2308      	movs	r3, #8
 80024f6:	7623      	strb	r3, [r4, #24]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80024f8:	6823      	ldr	r3, [r4, #0]
 80024fa:	69da      	ldr	r2, [r3, #28]
 80024fc:	23c0      	movs	r3, #192	; 0xc0
 80024fe:	009b      	lsls	r3, r3, #2
 8002500:	421a      	tst	r2, r3
 8002502:	d027      	beq.n	8002554 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8002504:	0020      	movs	r0, r4
 8002506:	f7ff ffa6 	bl	8002456 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800250a:	2300      	movs	r3, #0
 800250c:	7623      	strb	r3, [r4, #24]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800250e:	6823      	ldr	r3, [r4, #0]
 8002510:	691a      	ldr	r2, [r3, #16]
 8002512:	07d2      	lsls	r2, r2, #31
 8002514:	d502      	bpl.n	800251c <HAL_TIM_IRQHandler+0xc0>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002516:	68da      	ldr	r2, [r3, #12]
 8002518:	07d2      	lsls	r2, r2, #31
 800251a:	d422      	bmi.n	8002562 <HAL_TIM_IRQHandler+0x106>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800251c:	6823      	ldr	r3, [r4, #0]
 800251e:	691a      	ldr	r2, [r3, #16]
 8002520:	0652      	lsls	r2, r2, #25
 8002522:	d502      	bpl.n	800252a <HAL_TIM_IRQHandler+0xce>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	0652      	lsls	r2, r2, #25
 8002528:	d422      	bmi.n	8002570 <HAL_TIM_IRQHandler+0x114>
}
 800252a:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800252c:	f7ff ff92 	bl	8002454 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002530:	0020      	movs	r0, r4
 8002532:	f7ff ff91 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 8002536:	e7a5      	b.n	8002484 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002538:	0020      	movs	r0, r4
 800253a:	f7ff ff8b 	bl	8002454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800253e:	0020      	movs	r0, r4
 8002540:	f7ff ff8a 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 8002544:	e7b5      	b.n	80024b2 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002546:	0020      	movs	r0, r4
 8002548:	f7ff ff84 	bl	8002454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800254c:	0020      	movs	r0, r4
 800254e:	f7ff ff83 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 8002552:	e7c3      	b.n	80024dc <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002554:	0020      	movs	r0, r4
 8002556:	f7ff ff7d 	bl	8002454 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800255a:	0020      	movs	r0, r4
 800255c:	f7ff ff7c 	bl	8002458 <HAL_TIM_PWM_PulseFinishedCallback>
 8002560:	e7d3      	b.n	800250a <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002562:	2202      	movs	r2, #2
 8002564:	4252      	negs	r2, r2
 8002566:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002568:	0020      	movs	r0, r4
 800256a:	f7fe f9af 	bl	80008cc <HAL_TIM_PeriodElapsedCallback>
 800256e:	e7d5      	b.n	800251c <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002570:	2241      	movs	r2, #65	; 0x41
 8002572:	4252      	negs	r2, r2
 8002574:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002576:	0020      	movs	r0, r4
 8002578:	f7ff ff6f 	bl	800245a <HAL_TIM_TriggerCallback>
}
 800257c:	e7d5      	b.n	800252a <HAL_TIM_IRQHandler+0xce>
	...

08002580 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002580:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002582:	2338      	movs	r3, #56	; 0x38
 8002584:	5cc3      	ldrb	r3, [r0, r3]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d026      	beq.n	80025d8 <HAL_TIMEx_MasterConfigSynchronization+0x58>
 800258a:	2201      	movs	r2, #1
 800258c:	2338      	movs	r3, #56	; 0x38
 800258e:	54c2      	strb	r2, [r0, r3]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002590:	3201      	adds	r2, #1
 8002592:	3301      	adds	r3, #1
 8002594:	54c2      	strb	r2, [r0, r3]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002596:	6802      	ldr	r2, [r0, #0]
 8002598:	6853      	ldr	r3, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800259a:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800259c:	2570      	movs	r5, #112	; 0x70
 800259e:	43ab      	bics	r3, r5
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025a0:	680d      	ldr	r5, [r1, #0]
 80025a2:	432b      	orrs	r3, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025a4:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80025a6:	6803      	ldr	r3, [r0, #0]
 80025a8:	2280      	movs	r2, #128	; 0x80
 80025aa:	05d2      	lsls	r2, r2, #23
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d00d      	beq.n	80025cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80025b0:	4a0a      	ldr	r2, [pc, #40]	; (80025dc <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d00a      	beq.n	80025cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80025b6:	4a0a      	ldr	r2, [pc, #40]	; (80025e0 <HAL_TIMEx_MasterConfigSynchronization+0x60>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d007      	beq.n	80025cc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80025bc:	2201      	movs	r2, #1
 80025be:	2339      	movs	r3, #57	; 0x39
 80025c0:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 80025c2:	2200      	movs	r2, #0
 80025c4:	3b01      	subs	r3, #1
 80025c6:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 80025c8:	2000      	movs	r0, #0
}
 80025ca:	bd30      	pop	{r4, r5, pc}
    tmpsmcr &= ~TIM_SMCR_MSM;
 80025cc:	2280      	movs	r2, #128	; 0x80
 80025ce:	4394      	bics	r4, r2
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80025d0:	684a      	ldr	r2, [r1, #4]
 80025d2:	4314      	orrs	r4, r2
    htim->Instance->SMCR = tmpsmcr;
 80025d4:	609c      	str	r4, [r3, #8]
 80025d6:	e7f1      	b.n	80025bc <HAL_TIMEx_MasterConfigSynchronization+0x3c>
  __HAL_LOCK(htim);
 80025d8:	2002      	movs	r0, #2
 80025da:	e7f6      	b.n	80025ca <HAL_TIMEx_MasterConfigSynchronization+0x4a>
 80025dc:	40010800 	.word	0x40010800
 80025e0:	40011400 	.word	0x40011400

080025e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80025e4:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025e6:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	2101      	movs	r1, #1
 80025ec:	f381 8810 	msr	PRIMASK, r1
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80025f0:	6802      	ldr	r2, [r0, #0]
 80025f2:	6813      	ldr	r3, [r2, #0]
 80025f4:	4d12      	ldr	r5, [pc, #72]	; (8002640 <UART_EndRxTransfer+0x5c>)
 80025f6:	402b      	ands	r3, r5
 80025f8:	6013      	str	r3, [r2, #0]
 80025fa:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025fe:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002602:	2301      	movs	r3, #1
 8002604:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002608:	6802      	ldr	r2, [r0, #0]
 800260a:	6893      	ldr	r3, [r2, #8]
 800260c:	438b      	bics	r3, r1
 800260e:	6093      	str	r3, [r2, #8]
 8002610:	f384 8810 	msr	PRIMASK, r4

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002614:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002616:	2b01      	cmp	r3, #1
 8002618:	d005      	beq.n	8002626 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800261a:	2320      	movs	r3, #32
 800261c:	67c3      	str	r3, [r0, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800261e:	2300      	movs	r3, #0
 8002620:	6603      	str	r3, [r0, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002622:	6643      	str	r3, [r0, #100]	; 0x64
}
 8002624:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002626:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800262a:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800262e:	6802      	ldr	r2, [r0, #0]
 8002630:	6813      	ldr	r3, [r2, #0]
 8002632:	2410      	movs	r4, #16
 8002634:	43a3      	bics	r3, r4
 8002636:	6013      	str	r3, [r2, #0]
 8002638:	f381 8810 	msr	PRIMASK, r1
 800263c:	e7ed      	b.n	800261a <UART_EndRxTransfer+0x36>
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	fffffedf 	.word	0xfffffedf

08002644 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002644:	b510      	push	{r4, lr}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002646:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800264a:	2301      	movs	r3, #1
 800264c:	f383 8810 	msr	PRIMASK, r3
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002650:	6802      	ldr	r2, [r0, #0]
 8002652:	6813      	ldr	r3, [r2, #0]
 8002654:	2440      	movs	r4, #64	; 0x40
 8002656:	43a3      	bics	r3, r4
 8002658:	6013      	str	r3, [r2, #0]
 800265a:	f381 8810 	msr	PRIMASK, r1

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800265e:	2320      	movs	r3, #32
 8002660:	6783      	str	r3, [r0, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002662:	2300      	movs	r3, #0
 8002664:	6683      	str	r3, [r0, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002666:	f7fe f98f 	bl	8000988 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800266a:	bd10      	pop	{r4, pc}

0800266c <HAL_UART_ErrorCallback>:
}
 800266c:	4770      	bx	lr

0800266e <UART_DMAAbortOnError>:
{
 800266e:	b510      	push	{r4, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002670:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8002672:	2300      	movs	r3, #0
 8002674:	225a      	movs	r2, #90	; 0x5a
 8002676:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0U;
 8002678:	3a08      	subs	r2, #8
 800267a:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 800267c:	f7ff fff6 	bl	800266c <HAL_UART_ErrorCallback>
}
 8002680:	bd10      	pop	{r4, pc}

08002682 <HAL_UARTEx_RxEventCallback>:
}
 8002682:	4770      	bx	lr

08002684 <HAL_UART_IRQHandler>:
{
 8002684:	b570      	push	{r4, r5, r6, lr}
 8002686:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002688:	6801      	ldr	r1, [r0, #0]
 800268a:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800268c:	6808      	ldr	r0, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800268e:	688d      	ldr	r5, [r1, #8]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002690:	4aaa      	ldr	r2, [pc, #680]	; (800293c <HAL_UART_IRQHandler+0x2b8>)
 8002692:	401a      	ands	r2, r3
  if (errorflags == 0U)
 8002694:	d10a      	bne.n	80026ac <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002696:	069e      	lsls	r6, r3, #26
 8002698:	d508      	bpl.n	80026ac <HAL_UART_IRQHandler+0x28>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800269a:	0686      	lsls	r6, r0, #26
 800269c:	d506      	bpl.n	80026ac <HAL_UART_IRQHandler+0x28>
      if (huart->RxISR != NULL)
 800269e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d100      	bne.n	80026a6 <HAL_UART_IRQHandler+0x22>
 80026a4:	e145      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
        huart->RxISR(huart);
 80026a6:	0020      	movs	r0, r4
 80026a8:	4798      	blx	r3
 80026aa:	e142      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
  if ((errorflags != 0U)
 80026ac:	2a00      	cmp	r2, #0
 80026ae:	d100      	bne.n	80026b2 <HAL_UART_IRQHandler+0x2e>
 80026b0:	e08a      	b.n	80027c8 <HAL_UART_IRQHandler+0x144>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80026b2:	2201      	movs	r2, #1
 80026b4:	402a      	ands	r2, r5
 80026b6:	d103      	bne.n	80026c0 <HAL_UART_IRQHandler+0x3c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80026b8:	4ea1      	ldr	r6, [pc, #644]	; (8002940 <HAL_UART_IRQHandler+0x2bc>)
 80026ba:	4230      	tst	r0, r6
 80026bc:	d100      	bne.n	80026c0 <HAL_UART_IRQHandler+0x3c>
 80026be:	e083      	b.n	80027c8 <HAL_UART_IRQHandler+0x144>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80026c0:	07dd      	lsls	r5, r3, #31
 80026c2:	d507      	bpl.n	80026d4 <HAL_UART_IRQHandler+0x50>
 80026c4:	05c5      	lsls	r5, r0, #23
 80026c6:	d505      	bpl.n	80026d4 <HAL_UART_IRQHandler+0x50>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80026c8:	2601      	movs	r6, #1
 80026ca:	620e      	str	r6, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026cc:	2580      	movs	r5, #128	; 0x80
 80026ce:	5961      	ldr	r1, [r4, r5]
 80026d0:	4331      	orrs	r1, r6
 80026d2:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80026d4:	0799      	lsls	r1, r3, #30
 80026d6:	d509      	bpl.n	80026ec <HAL_UART_IRQHandler+0x68>
 80026d8:	2a00      	cmp	r2, #0
 80026da:	d007      	beq.n	80026ec <HAL_UART_IRQHandler+0x68>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80026dc:	6821      	ldr	r1, [r4, #0]
 80026de:	2502      	movs	r5, #2
 80026e0:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026e2:	357e      	adds	r5, #126	; 0x7e
 80026e4:	5961      	ldr	r1, [r4, r5]
 80026e6:	2604      	movs	r6, #4
 80026e8:	4331      	orrs	r1, r6
 80026ea:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80026ec:	0759      	lsls	r1, r3, #29
 80026ee:	d509      	bpl.n	8002704 <HAL_UART_IRQHandler+0x80>
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d007      	beq.n	8002704 <HAL_UART_IRQHandler+0x80>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80026f4:	6821      	ldr	r1, [r4, #0]
 80026f6:	2504      	movs	r5, #4
 80026f8:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026fa:	357c      	adds	r5, #124	; 0x7c
 80026fc:	5961      	ldr	r1, [r4, r5]
 80026fe:	2602      	movs	r6, #2
 8002700:	4331      	orrs	r1, r6
 8002702:	5161      	str	r1, [r4, r5]
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002704:	0719      	lsls	r1, r3, #28
 8002706:	d50a      	bpl.n	800271e <HAL_UART_IRQHandler+0x9a>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002708:	0681      	lsls	r1, r0, #26
 800270a:	d401      	bmi.n	8002710 <HAL_UART_IRQHandler+0x8c>
 800270c:	2a00      	cmp	r2, #0
 800270e:	d006      	beq.n	800271e <HAL_UART_IRQHandler+0x9a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002710:	6822      	ldr	r2, [r4, #0]
 8002712:	2508      	movs	r5, #8
 8002714:	6215      	str	r5, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002716:	2180      	movs	r1, #128	; 0x80
 8002718:	5862      	ldr	r2, [r4, r1]
 800271a:	432a      	orrs	r2, r5
 800271c:	5062      	str	r2, [r4, r1]
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800271e:	051a      	lsls	r2, r3, #20
 8002720:	d50a      	bpl.n	8002738 <HAL_UART_IRQHandler+0xb4>
 8002722:	0142      	lsls	r2, r0, #5
 8002724:	d508      	bpl.n	8002738 <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002726:	6822      	ldr	r2, [r4, #0]
 8002728:	2180      	movs	r1, #128	; 0x80
 800272a:	0109      	lsls	r1, r1, #4
 800272c:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800272e:	2180      	movs	r1, #128	; 0x80
 8002730:	5862      	ldr	r2, [r4, r1]
 8002732:	2520      	movs	r5, #32
 8002734:	432a      	orrs	r2, r5
 8002736:	5062      	str	r2, [r4, r1]
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002738:	2280      	movs	r2, #128	; 0x80
 800273a:	58a2      	ldr	r2, [r4, r2]
 800273c:	2a00      	cmp	r2, #0
 800273e:	d100      	bne.n	8002742 <HAL_UART_IRQHandler+0xbe>
 8002740:	e0f7      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002742:	069b      	lsls	r3, r3, #26
 8002744:	d506      	bpl.n	8002754 <HAL_UART_IRQHandler+0xd0>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002746:	0683      	lsls	r3, r0, #26
 8002748:	d504      	bpl.n	8002754 <HAL_UART_IRQHandler+0xd0>
        if (huart->RxISR != NULL)
 800274a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_UART_IRQHandler+0xd0>
          huart->RxISR(huart);
 8002750:	0020      	movs	r0, r4
 8002752:	4798      	blx	r3
      errorcode = huart->ErrorCode;
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	58e2      	ldr	r2, [r4, r3]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	065b      	lsls	r3, r3, #25
 800275e:	d402      	bmi.n	8002766 <HAL_UART_IRQHandler+0xe2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002760:	2328      	movs	r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002762:	4213      	tst	r3, r2
 8002764:	d029      	beq.n	80027ba <HAL_UART_IRQHandler+0x136>
        UART_EndRxTransfer(huart);
 8002766:	0020      	movs	r0, r4
 8002768:	f7ff ff3c 	bl	80025e4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800276c:	6823      	ldr	r3, [r4, #0]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	065b      	lsls	r3, r3, #25
 8002772:	d51e      	bpl.n	80027b2 <HAL_UART_IRQHandler+0x12e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002774:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002778:	2301      	movs	r3, #1
 800277a:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800277e:	6822      	ldr	r2, [r4, #0]
 8002780:	6893      	ldr	r3, [r2, #8]
 8002782:	2040      	movs	r0, #64	; 0x40
 8002784:	4383      	bics	r3, r0
 8002786:	6093      	str	r3, [r2, #8]
 8002788:	f381 8810 	msr	PRIMASK, r1
          if (huart->hdmarx != NULL)
 800278c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 800278e:	2b00      	cmp	r3, #0
 8002790:	d00b      	beq.n	80027aa <HAL_UART_IRQHandler+0x126>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002792:	4a6c      	ldr	r2, [pc, #432]	; (8002944 <HAL_UART_IRQHandler+0x2c0>)
 8002794:	639a      	str	r2, [r3, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002796:	6f20      	ldr	r0, [r4, #112]	; 0x70
 8002798:	f7fe fe58 	bl	800144c <HAL_DMA_Abort_IT>
 800279c:	2800      	cmp	r0, #0
 800279e:	d100      	bne.n	80027a2 <HAL_UART_IRQHandler+0x11e>
 80027a0:	e0c7      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027a2:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80027a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80027a6:	4798      	blx	r3
 80027a8:	e0c3      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
            HAL_UART_ErrorCallback(huart);
 80027aa:	0020      	movs	r0, r4
 80027ac:	f7ff ff5e 	bl	800266c <HAL_UART_ErrorCallback>
 80027b0:	e0bf      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
          HAL_UART_ErrorCallback(huart);
 80027b2:	0020      	movs	r0, r4
 80027b4:	f7ff ff5a 	bl	800266c <HAL_UART_ErrorCallback>
 80027b8:	e0bb      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
        HAL_UART_ErrorCallback(huart);
 80027ba:	0020      	movs	r0, r4
 80027bc:	f7ff ff56 	bl	800266c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027c0:	2200      	movs	r2, #0
 80027c2:	2380      	movs	r3, #128	; 0x80
 80027c4:	50e2      	str	r2, [r4, r3]
 80027c6:	e0b4      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80027c8:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80027ca:	2a01      	cmp	r2, #1
 80027cc:	d011      	beq.n	80027f2 <HAL_UART_IRQHandler+0x16e>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80027ce:	02da      	lsls	r2, r3, #11
 80027d0:	d502      	bpl.n	80027d8 <HAL_UART_IRQHandler+0x154>
 80027d2:	026a      	lsls	r2, r5, #9
 80027d4:	d500      	bpl.n	80027d8 <HAL_UART_IRQHandler+0x154>
 80027d6:	e0a1      	b.n	800291c <HAL_UART_IRQHandler+0x298>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80027d8:	061a      	lsls	r2, r3, #24
 80027da:	d400      	bmi.n	80027de <HAL_UART_IRQHandler+0x15a>
 80027dc:	e0a5      	b.n	800292a <HAL_UART_IRQHandler+0x2a6>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80027de:	0602      	lsls	r2, r0, #24
 80027e0:	d400      	bmi.n	80027e4 <HAL_UART_IRQHandler+0x160>
 80027e2:	e0a2      	b.n	800292a <HAL_UART_IRQHandler+0x2a6>
    if (huart->TxISR != NULL)
 80027e4:	6ea3      	ldr	r3, [r4, #104]	; 0x68
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d100      	bne.n	80027ec <HAL_UART_IRQHandler+0x168>
 80027ea:	e0a2      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
      huart->TxISR(huart);
 80027ec:	0020      	movs	r0, r4
 80027ee:	4798      	blx	r3
 80027f0:	e09f      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80027f2:	06da      	lsls	r2, r3, #27
 80027f4:	d5eb      	bpl.n	80027ce <HAL_UART_IRQHandler+0x14a>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80027f6:	06c2      	lsls	r2, r0, #27
 80027f8:	d5e9      	bpl.n	80027ce <HAL_UART_IRQHandler+0x14a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80027fa:	2310      	movs	r3, #16
 80027fc:	620b      	str	r3, [r1, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	065b      	lsls	r3, r3, #25
 8002804:	d552      	bpl.n	80028ac <HAL_UART_IRQHandler+0x228>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002806:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8002808:	6813      	ldr	r3, [r2, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 800280e:	2b00      	cmp	r3, #0
 8002810:	d100      	bne.n	8002814 <HAL_UART_IRQHandler+0x190>
 8002812:	e08e      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002814:	2158      	movs	r1, #88	; 0x58
 8002816:	5a61      	ldrh	r1, [r4, r1]
 8002818:	428b      	cmp	r3, r1
 800281a:	d300      	bcc.n	800281e <HAL_UART_IRQHandler+0x19a>
 800281c:	e089      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
        huart->RxXferCount = nb_remaining_rx_data;
 800281e:	215a      	movs	r1, #90	; 0x5a
 8002820:	5263      	strh	r3, [r4, r1]
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002822:	6813      	ldr	r3, [r2, #0]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	069b      	lsls	r3, r3, #26
 8002828:	d509      	bpl.n	800283e <HAL_UART_IRQHandler+0x1ba>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800282a:	2358      	movs	r3, #88	; 0x58
 800282c:	5ae1      	ldrh	r1, [r4, r3]
 800282e:	3302      	adds	r3, #2
 8002830:	5ae3      	ldrh	r3, [r4, r3]
 8002832:	1ac9      	subs	r1, r1, r3
 8002834:	b289      	uxth	r1, r1
 8002836:	0020      	movs	r0, r4
 8002838:	f7ff ff23 	bl	8002682 <HAL_UARTEx_RxEventCallback>
 800283c:	e079      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800283e:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002842:	3959      	subs	r1, #89	; 0x59
 8002844:	f381 8810 	msr	PRIMASK, r1
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002848:	6822      	ldr	r2, [r4, #0]
 800284a:	6813      	ldr	r3, [r2, #0]
 800284c:	4d3e      	ldr	r5, [pc, #248]	; (8002948 <HAL_UART_IRQHandler+0x2c4>)
 800284e:	402b      	ands	r3, r5
 8002850:	6013      	str	r3, [r2, #0]
 8002852:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002856:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800285a:	2301      	movs	r3, #1
 800285c:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002860:	6822      	ldr	r2, [r4, #0]
 8002862:	6893      	ldr	r3, [r2, #8]
 8002864:	438b      	bics	r3, r1
 8002866:	6093      	str	r3, [r2, #8]
 8002868:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800286c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002870:	2301      	movs	r3, #1
 8002872:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002876:	6822      	ldr	r2, [r4, #0]
 8002878:	6893      	ldr	r3, [r2, #8]
 800287a:	2040      	movs	r0, #64	; 0x40
 800287c:	4383      	bics	r3, r0
 800287e:	6093      	str	r3, [r2, #8]
 8002880:	f381 8810 	msr	PRIMASK, r1
          huart->RxState = HAL_UART_STATE_READY;
 8002884:	2320      	movs	r3, #32
 8002886:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002888:	2300      	movs	r3, #0
 800288a:	6623      	str	r3, [r4, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800288c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002890:	3301      	adds	r3, #1
 8002892:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002896:	6822      	ldr	r2, [r4, #0]
 8002898:	6813      	ldr	r3, [r2, #0]
 800289a:	3830      	subs	r0, #48	; 0x30
 800289c:	4383      	bics	r3, r0
 800289e:	6013      	str	r3, [r2, #0]
 80028a0:	f381 8810 	msr	PRIMASK, r1
          (void)HAL_DMA_Abort(huart->hdmarx);
 80028a4:	6f20      	ldr	r0, [r4, #112]	; 0x70
 80028a6:	f7fe fdad 	bl	8001404 <HAL_DMA_Abort>
 80028aa:	e7be      	b.n	800282a <HAL_UART_IRQHandler+0x1a6>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80028ac:	2358      	movs	r3, #88	; 0x58
 80028ae:	5ae1      	ldrh	r1, [r4, r3]
 80028b0:	3302      	adds	r3, #2
 80028b2:	5ae2      	ldrh	r2, [r4, r3]
 80028b4:	1a89      	subs	r1, r1, r2
 80028b6:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 80028b8:	5ae3      	ldrh	r3, [r4, r3]
 80028ba:	b29b      	uxth	r3, r3
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d038      	beq.n	8002932 <HAL_UART_IRQHandler+0x2ae>
          && (nb_rx_data > 0U))
 80028c0:	2900      	cmp	r1, #0
 80028c2:	d036      	beq.n	8002932 <HAL_UART_IRQHandler+0x2ae>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028c4:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028c8:	2001      	movs	r0, #1
 80028ca:	f380 8810 	msr	PRIMASK, r0
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80028ce:	6822      	ldr	r2, [r4, #0]
 80028d0:	6813      	ldr	r3, [r2, #0]
 80028d2:	4e1e      	ldr	r6, [pc, #120]	; (800294c <HAL_UART_IRQHandler+0x2c8>)
 80028d4:	4033      	ands	r3, r6
 80028d6:	6013      	str	r3, [r2, #0]
 80028d8:	f385 8810 	msr	PRIMASK, r5
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028dc:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80028e0:	2301      	movs	r3, #1
 80028e2:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80028e6:	6822      	ldr	r2, [r4, #0]
 80028e8:	6893      	ldr	r3, [r2, #8]
 80028ea:	4383      	bics	r3, r0
 80028ec:	6093      	str	r3, [r2, #8]
 80028ee:	f385 8810 	msr	PRIMASK, r5
        huart->RxState = HAL_UART_STATE_READY;
 80028f2:	2320      	movs	r3, #32
 80028f4:	67e3      	str	r3, [r4, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028f6:	2300      	movs	r3, #0
 80028f8:	6623      	str	r3, [r4, #96]	; 0x60
        huart->RxISR = NULL;
 80028fa:	6663      	str	r3, [r4, #100]	; 0x64
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80028fc:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002900:	3301      	adds	r3, #1
 8002902:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002906:	6822      	ldr	r2, [r4, #0]
 8002908:	6813      	ldr	r3, [r2, #0]
 800290a:	2510      	movs	r5, #16
 800290c:	43ab      	bics	r3, r5
 800290e:	6013      	str	r3, [r2, #0]
 8002910:	f380 8810 	msr	PRIMASK, r0
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002914:	0020      	movs	r0, r4
 8002916:	f7ff feb4 	bl	8002682 <HAL_UARTEx_RxEventCallback>
 800291a:	e00a      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800291c:	2380      	movs	r3, #128	; 0x80
 800291e:	035b      	lsls	r3, r3, #13
 8002920:	620b      	str	r3, [r1, #32]
    HAL_UARTEx_WakeupCallback(huart);
 8002922:	0020      	movs	r0, r4
 8002924:	f000 fc8e 	bl	8003244 <HAL_UARTEx_WakeupCallback>
    return;
 8002928:	e003      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800292a:	065b      	lsls	r3, r3, #25
 800292c:	d501      	bpl.n	8002932 <HAL_UART_IRQHandler+0x2ae>
 800292e:	0643      	lsls	r3, r0, #25
 8002930:	d400      	bmi.n	8002934 <HAL_UART_IRQHandler+0x2b0>
}
 8002932:	bd70      	pop	{r4, r5, r6, pc}
    UART_EndTransmit_IT(huart);
 8002934:	0020      	movs	r0, r4
 8002936:	f7ff fe85 	bl	8002644 <UART_EndTransmit_IT>
    return;
 800293a:	e7fa      	b.n	8002932 <HAL_UART_IRQHandler+0x2ae>
 800293c:	0000080f 	.word	0x0000080f
 8002940:	04000120 	.word	0x04000120
 8002944:	0800266f 	.word	0x0800266f
 8002948:	fffffeff 	.word	0xfffffeff
 800294c:	fffffedf 	.word	0xfffffedf

08002950 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002950:	b570      	push	{r4, r5, r6, lr}
  uint16_t uhMask = huart->Mask;
 8002952:	235c      	movs	r3, #92	; 0x5c
 8002954:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002956:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002958:	2b22      	cmp	r3, #34	; 0x22
 800295a:	d005      	beq.n	8002968 <UART_RxISR_8BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800295c:	6802      	ldr	r2, [r0, #0]
 800295e:	6993      	ldr	r3, [r2, #24]
 8002960:	2108      	movs	r1, #8
 8002962:	430b      	orrs	r3, r1
 8002964:	6193      	str	r3, [r2, #24]
  }
}
 8002966:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002968:	6803      	ldr	r3, [r0, #0]
 800296a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800296c:	b2d2      	uxtb	r2, r2
 800296e:	401a      	ands	r2, r3
 8002970:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002972:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002974:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002976:	3301      	adds	r3, #1
 8002978:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 800297a:	225a      	movs	r2, #90	; 0x5a
 800297c:	5a83      	ldrh	r3, [r0, r2]
 800297e:	3b01      	subs	r3, #1
 8002980:	b29b      	uxth	r3, r3
 8002982:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002984:	5a83      	ldrh	r3, [r0, r2]
 8002986:	b29b      	uxth	r3, r3
 8002988:	2b00      	cmp	r3, #0
 800298a:	d1ec      	bne.n	8002966 <UART_RxISR_8BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800298c:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002990:	2101      	movs	r1, #1
 8002992:	f381 8810 	msr	PRIMASK, r1
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002996:	6802      	ldr	r2, [r0, #0]
 8002998:	6813      	ldr	r3, [r2, #0]
 800299a:	4d19      	ldr	r5, [pc, #100]	; (8002a00 <UART_RxISR_8BIT+0xb0>)
 800299c:	402b      	ands	r3, r5
 800299e:	6013      	str	r3, [r2, #0]
 80029a0:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029a4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a8:	2301      	movs	r3, #1
 80029aa:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029ae:	6802      	ldr	r2, [r0, #0]
 80029b0:	6893      	ldr	r3, [r2, #8]
 80029b2:	438b      	bics	r3, r1
 80029b4:	6093      	str	r3, [r2, #8]
 80029b6:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 80029ba:	2320      	movs	r3, #32
 80029bc:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 80029be:	2300      	movs	r3, #0
 80029c0:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80029c2:	6e03      	ldr	r3, [r0, #96]	; 0x60
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d117      	bne.n	80029f8 <UART_RxISR_8BIT+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029c8:	2300      	movs	r3, #0
 80029ca:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029cc:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d0:	3301      	adds	r3, #1
 80029d2:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029d6:	6801      	ldr	r1, [r0, #0]
 80029d8:	680b      	ldr	r3, [r1, #0]
 80029da:	2210      	movs	r2, #16
 80029dc:	4393      	bics	r3, r2
 80029de:	600b      	str	r3, [r1, #0]
 80029e0:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80029e4:	6803      	ldr	r3, [r0, #0]
 80029e6:	69d9      	ldr	r1, [r3, #28]
 80029e8:	420a      	tst	r2, r1
 80029ea:	d000      	beq.n	80029ee <UART_RxISR_8BIT+0x9e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80029ec:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80029ee:	2358      	movs	r3, #88	; 0x58
 80029f0:	5ac1      	ldrh	r1, [r0, r3]
 80029f2:	f7ff fe46 	bl	8002682 <HAL_UARTEx_RxEventCallback>
 80029f6:	e7b6      	b.n	8002966 <UART_RxISR_8BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 80029f8:	f7fd ffba 	bl	8000970 <HAL_UART_RxCpltCallback>
 80029fc:	e7b3      	b.n	8002966 <UART_RxISR_8BIT+0x16>
 80029fe:	46c0      	nop			; (mov r8, r8)
 8002a00:	fffffedf 	.word	0xfffffedf

08002a04 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002a04:	b570      	push	{r4, r5, r6, lr}
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002a06:	235c      	movs	r3, #92	; 0x5c
 8002a08:	5ac2      	ldrh	r2, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002a0a:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 8002a0c:	2b22      	cmp	r3, #34	; 0x22
 8002a0e:	d005      	beq.n	8002a1c <UART_RxISR_16BIT+0x18>
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002a10:	6802      	ldr	r2, [r0, #0]
 8002a12:	6993      	ldr	r3, [r2, #24]
 8002a14:	2108      	movs	r1, #8
 8002a16:	430b      	orrs	r3, r1
 8002a18:	6193      	str	r3, [r2, #24]
  }
}
 8002a1a:	bd70      	pop	{r4, r5, r6, pc}
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002a1c:	6803      	ldr	r3, [r0, #0]
 8002a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    *tmp = (uint16_t)(uhdata & uhMask);
 8002a20:	401a      	ands	r2, r3
 8002a22:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002a24:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8002a26:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002a28:	3302      	adds	r3, #2
 8002a2a:	6543      	str	r3, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002a2c:	225a      	movs	r2, #90	; 0x5a
 8002a2e:	5a83      	ldrh	r3, [r0, r2]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	5283      	strh	r3, [r0, r2]
    if (huart->RxXferCount == 0U)
 8002a36:	5a83      	ldrh	r3, [r0, r2]
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1ed      	bne.n	8002a1a <UART_RxISR_16BIT+0x16>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a3e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a42:	2101      	movs	r1, #1
 8002a44:	f381 8810 	msr	PRIMASK, r1
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a48:	6802      	ldr	r2, [r0, #0]
 8002a4a:	6813      	ldr	r3, [r2, #0]
 8002a4c:	4d18      	ldr	r5, [pc, #96]	; (8002ab0 <UART_RxISR_16BIT+0xac>)
 8002a4e:	402b      	ands	r3, r5
 8002a50:	6013      	str	r3, [r2, #0]
 8002a52:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a56:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a60:	6802      	ldr	r2, [r0, #0]
 8002a62:	6893      	ldr	r3, [r2, #8]
 8002a64:	438b      	bics	r3, r1
 8002a66:	6093      	str	r3, [r2, #8]
 8002a68:	f384 8810 	msr	PRIMASK, r4
      huart->RxState = HAL_UART_STATE_READY;
 8002a6c:	2320      	movs	r3, #32
 8002a6e:	67c3      	str	r3, [r0, #124]	; 0x7c
      huart->RxISR = NULL;
 8002a70:	2300      	movs	r3, #0
 8002a72:	6643      	str	r3, [r0, #100]	; 0x64
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a74:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d117      	bne.n	8002aaa <UART_RxISR_16BIT+0xa6>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	6603      	str	r3, [r0, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a7e:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a82:	3301      	adds	r3, #1
 8002a84:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a88:	6801      	ldr	r1, [r0, #0]
 8002a8a:	680b      	ldr	r3, [r1, #0]
 8002a8c:	2210      	movs	r2, #16
 8002a8e:	4393      	bics	r3, r2
 8002a90:	600b      	str	r3, [r1, #0]
 8002a92:	f384 8810 	msr	PRIMASK, r4
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002a96:	6803      	ldr	r3, [r0, #0]
 8002a98:	69d9      	ldr	r1, [r3, #28]
 8002a9a:	420a      	tst	r2, r1
 8002a9c:	d000      	beq.n	8002aa0 <UART_RxISR_16BIT+0x9c>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002a9e:	621a      	str	r2, [r3, #32]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002aa0:	2358      	movs	r3, #88	; 0x58
 8002aa2:	5ac1      	ldrh	r1, [r0, r3]
 8002aa4:	f7ff fded 	bl	8002682 <HAL_UARTEx_RxEventCallback>
 8002aa8:	e7b7      	b.n	8002a1a <UART_RxISR_16BIT+0x16>
        HAL_UART_RxCpltCallback(huart);
 8002aaa:	f7fd ff61 	bl	8000970 <HAL_UART_RxCpltCallback>
 8002aae:	e7b4      	b.n	8002a1a <UART_RxISR_16BIT+0x16>
 8002ab0:	fffffedf 	.word	0xfffffedf

08002ab4 <UART_SetConfig>:
{
 8002ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ab6:	0005      	movs	r5, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8002ab8:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002aba:	6883      	ldr	r3, [r0, #8]
 8002abc:	6902      	ldr	r2, [r0, #16]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	6942      	ldr	r2, [r0, #20]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	69c2      	ldr	r2, [r0, #28]
 8002ac6:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ac8:	680a      	ldr	r2, [r1, #0]
 8002aca:	489a      	ldr	r0, [pc, #616]	; (8002d34 <UART_SetConfig+0x280>)
 8002acc:	4002      	ands	r2, r0
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ad2:	682a      	ldr	r2, [r5, #0]
 8002ad4:	6853      	ldr	r3, [r2, #4]
 8002ad6:	4998      	ldr	r1, [pc, #608]	; (8002d38 <UART_SetConfig+0x284>)
 8002ad8:	400b      	ands	r3, r1
 8002ada:	68e9      	ldr	r1, [r5, #12]
 8002adc:	430b      	orrs	r3, r1
 8002ade:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ae0:	69ab      	ldr	r3, [r5, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002ae2:	682a      	ldr	r2, [r5, #0]
 8002ae4:	4995      	ldr	r1, [pc, #596]	; (8002d3c <UART_SetConfig+0x288>)
 8002ae6:	428a      	cmp	r2, r1
 8002ae8:	d001      	beq.n	8002aee <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 8002aea:	6a29      	ldr	r1, [r5, #32]
 8002aec:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002aee:	6891      	ldr	r1, [r2, #8]
 8002af0:	4893      	ldr	r0, [pc, #588]	; (8002d40 <UART_SetConfig+0x28c>)
 8002af2:	4001      	ands	r1, r0
 8002af4:	430b      	orrs	r3, r1
 8002af6:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002af8:	682a      	ldr	r2, [r5, #0]
 8002afa:	4b92      	ldr	r3, [pc, #584]	; (8002d44 <UART_SetConfig+0x290>)
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d016      	beq.n	8002b2e <UART_SetConfig+0x7a>
 8002b00:	4b91      	ldr	r3, [pc, #580]	; (8002d48 <UART_SetConfig+0x294>)
 8002b02:	429a      	cmp	r2, r3
 8002b04:	d027      	beq.n	8002b56 <UART_SetConfig+0xa2>
 8002b06:	4b8d      	ldr	r3, [pc, #564]	; (8002d3c <UART_SetConfig+0x288>)
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d039      	beq.n	8002b80 <UART_SetConfig+0xcc>
 8002b0c:	2310      	movs	r3, #16
  if (UART_INSTANCE_LOWPOWER(huart))
 8002b0e:	498b      	ldr	r1, [pc, #556]	; (8002d3c <UART_SetConfig+0x288>)
 8002b10:	428a      	cmp	r2, r1
 8002b12:	d057      	beq.n	8002bc4 <UART_SetConfig+0x110>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b14:	2280      	movs	r2, #128	; 0x80
 8002b16:	0212      	lsls	r2, r2, #8
 8002b18:	69e9      	ldr	r1, [r5, #28]
 8002b1a:	4291      	cmp	r1, r2
 8002b1c:	d100      	bne.n	8002b20 <UART_SetConfig+0x6c>
 8002b1e:	e091      	b.n	8002c44 <UART_SetConfig+0x190>
    switch (clocksource)
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d900      	bls.n	8002b26 <UART_SetConfig+0x72>
 8002b24:	e0f6      	b.n	8002d14 <UART_SetConfig+0x260>
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	4a88      	ldr	r2, [pc, #544]	; (8002d4c <UART_SetConfig+0x298>)
 8002b2a:	58d3      	ldr	r3, [r2, r3]
 8002b2c:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002b2e:	4b88      	ldr	r3, [pc, #544]	; (8002d50 <UART_SetConfig+0x29c>)
 8002b30:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002b32:	2303      	movs	r3, #3
 8002b34:	400b      	ands	r3, r1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d009      	beq.n	8002b4e <UART_SetConfig+0x9a>
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d005      	beq.n	8002b4a <UART_SetConfig+0x96>
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d03a      	beq.n	8002bb8 <UART_SetConfig+0x104>
 8002b42:	2b03      	cmp	r3, #3
 8002b44:	d005      	beq.n	8002b52 <UART_SetConfig+0x9e>
 8002b46:	2310      	movs	r3, #16
 8002b48:	e7e1      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	e7df      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b4e:	2304      	movs	r3, #4
 8002b50:	e7dd      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b52:	2308      	movs	r3, #8
 8002b54:	e7db      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b56:	4b7e      	ldr	r3, [pc, #504]	; (8002d50 <UART_SetConfig+0x29c>)
 8002b58:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002b5a:	230c      	movs	r3, #12
 8002b5c:	400b      	ands	r3, r1
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d00a      	beq.n	8002b78 <UART_SetConfig+0xc4>
 8002b62:	d905      	bls.n	8002b70 <UART_SetConfig+0xbc>
 8002b64:	2b08      	cmp	r3, #8
 8002b66:	d029      	beq.n	8002bbc <UART_SetConfig+0x108>
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d107      	bne.n	8002b7c <UART_SetConfig+0xc8>
 8002b6c:	2308      	movs	r3, #8
 8002b6e:	e7ce      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d103      	bne.n	8002b7c <UART_SetConfig+0xc8>
 8002b74:	2300      	movs	r3, #0
 8002b76:	e7ca      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b78:	2304      	movs	r3, #4
 8002b7a:	e7c8      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b7c:	2310      	movs	r3, #16
 8002b7e:	e7c6      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002b80:	4b73      	ldr	r3, [pc, #460]	; (8002d50 <UART_SetConfig+0x29c>)
 8002b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b84:	21c0      	movs	r1, #192	; 0xc0
 8002b86:	0109      	lsls	r1, r1, #4
 8002b88:	400b      	ands	r3, r1
 8002b8a:	2180      	movs	r1, #128	; 0x80
 8002b8c:	00c9      	lsls	r1, r1, #3
 8002b8e:	428b      	cmp	r3, r1
 8002b90:	d00e      	beq.n	8002bb0 <UART_SetConfig+0xfc>
 8002b92:	d909      	bls.n	8002ba8 <UART_SetConfig+0xf4>
 8002b94:	2180      	movs	r1, #128	; 0x80
 8002b96:	0109      	lsls	r1, r1, #4
 8002b98:	428b      	cmp	r3, r1
 8002b9a:	d011      	beq.n	8002bc0 <UART_SetConfig+0x10c>
 8002b9c:	21c0      	movs	r1, #192	; 0xc0
 8002b9e:	0109      	lsls	r1, r1, #4
 8002ba0:	428b      	cmp	r3, r1
 8002ba2:	d107      	bne.n	8002bb4 <UART_SetConfig+0x100>
 8002ba4:	2308      	movs	r3, #8
 8002ba6:	e7b2      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d103      	bne.n	8002bb4 <UART_SetConfig+0x100>
 8002bac:	2300      	movs	r3, #0
 8002bae:	e7ae      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002bb0:	2304      	movs	r3, #4
 8002bb2:	e7ac      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002bb4:	2310      	movs	r3, #16
 8002bb6:	e7aa      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002bb8:	2302      	movs	r3, #2
 8002bba:	e7a8      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	e7a6      	b.n	8002b0e <UART_SetConfig+0x5a>
 8002bc0:	2302      	movs	r3, #2
 8002bc2:	e7a4      	b.n	8002b0e <UART_SetConfig+0x5a>
    switch (clocksource)
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d02c      	beq.n	8002c22 <UART_SetConfig+0x16e>
 8002bc8:	d925      	bls.n	8002c16 <UART_SetConfig+0x162>
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d030      	beq.n	8002c30 <UART_SetConfig+0x17c>
 8002bce:	2b08      	cmp	r3, #8
 8002bd0:	d132      	bne.n	8002c38 <UART_SetConfig+0x184>
        pclk = (uint32_t) LSE_VALUE;
 8002bd2:	2080      	movs	r0, #128	; 0x80
 8002bd4:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 8002bd6:	2400      	movs	r4, #0
    if (pclk != 0U)
 8002bd8:	2800      	cmp	r0, #0
 8002bda:	d100      	bne.n	8002bde <UART_SetConfig+0x12a>
 8002bdc:	e082      	b.n	8002ce4 <UART_SetConfig+0x230>
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bde:	686a      	ldr	r2, [r5, #4]
 8002be0:	0053      	lsls	r3, r2, #1
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	4298      	cmp	r0, r3
 8002be6:	d200      	bcs.n	8002bea <UART_SetConfig+0x136>
 8002be8:	e09a      	b.n	8002d20 <UART_SetConfig+0x26c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002bea:	0313      	lsls	r3, r2, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002bec:	4298      	cmp	r0, r3
 8002bee:	d900      	bls.n	8002bf2 <UART_SetConfig+0x13e>
 8002bf0:	e098      	b.n	8002d24 <UART_SetConfig+0x270>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002bf2:	0e07      	lsrs	r7, r0, #24
 8002bf4:	0206      	lsls	r6, r0, #8
 8002bf6:	0850      	lsrs	r0, r2, #1
 8002bf8:	2100      	movs	r1, #0
 8002bfa:	1980      	adds	r0, r0, r6
 8002bfc:	4179      	adcs	r1, r7
 8002bfe:	2300      	movs	r3, #0
 8002c00:	f7fd fb0e 	bl	8000220 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002c04:	4b53      	ldr	r3, [pc, #332]	; (8002d54 <UART_SetConfig+0x2a0>)
 8002c06:	18c2      	adds	r2, r0, r3
 8002c08:	4b53      	ldr	r3, [pc, #332]	; (8002d58 <UART_SetConfig+0x2a4>)
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d900      	bls.n	8002c10 <UART_SetConfig+0x15c>
 8002c0e:	e08b      	b.n	8002d28 <UART_SetConfig+0x274>
          huart->Instance->BRR = usartdiv;
 8002c10:	682b      	ldr	r3, [r5, #0]
 8002c12:	60d8      	str	r0, [r3, #12]
 8002c14:	e066      	b.n	8002ce4 <UART_SetConfig+0x230>
    switch (clocksource)
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d10e      	bne.n	8002c38 <UART_SetConfig+0x184>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c1a:	f7ff f91b 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c1e:	2400      	movs	r4, #0
        break;
 8002c20:	e7da      	b.n	8002bd8 <UART_SetConfig+0x124>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c22:	4b4b      	ldr	r3, [pc, #300]	; (8002d50 <UART_SetConfig+0x29c>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	06db      	lsls	r3, r3, #27
 8002c28:	d509      	bpl.n	8002c3e <UART_SetConfig+0x18a>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002c2a:	484c      	ldr	r0, [pc, #304]	; (8002d5c <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c2c:	2400      	movs	r4, #0
 8002c2e:	e7d3      	b.n	8002bd8 <UART_SetConfig+0x124>
        pclk = HAL_RCC_GetSysClockFreq();
 8002c30:	f7fe fcfe 	bl	8001630 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c34:	2400      	movs	r4, #0
        break;
 8002c36:	e7cf      	b.n	8002bd8 <UART_SetConfig+0x124>
        pclk = 0U;
 8002c38:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8002c3a:	2401      	movs	r4, #1
 8002c3c:	e7cc      	b.n	8002bd8 <UART_SetConfig+0x124>
          pclk = (uint32_t) HSI_VALUE;
 8002c3e:	4848      	ldr	r0, [pc, #288]	; (8002d60 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c40:	2400      	movs	r4, #0
 8002c42:	e7c9      	b.n	8002bd8 <UART_SetConfig+0x124>
    switch (clocksource)
 8002c44:	2b08      	cmp	r3, #8
 8002c46:	d833      	bhi.n	8002cb0 <UART_SetConfig+0x1fc>
 8002c48:	009b      	lsls	r3, r3, #2
 8002c4a:	4a46      	ldr	r2, [pc, #280]	; (8002d64 <UART_SetConfig+0x2b0>)
 8002c4c:	58d3      	ldr	r3, [r2, r3]
 8002c4e:	469f      	mov	pc, r3
        pclk = (uint32_t) LSE_VALUE;
 8002c50:	2080      	movs	r0, #128	; 0x80
 8002c52:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c54:	2400      	movs	r4, #0
    if (pclk != 0U)
 8002c56:	2800      	cmp	r0, #0
 8002c58:	d044      	beq.n	8002ce4 <UART_SetConfig+0x230>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c5a:	0040      	lsls	r0, r0, #1
 8002c5c:	686b      	ldr	r3, [r5, #4]
 8002c5e:	085b      	lsrs	r3, r3, #1
 8002c60:	18c0      	adds	r0, r0, r3
 8002c62:	6869      	ldr	r1, [r5, #4]
 8002c64:	f7fd fa50 	bl	8000108 <__udivsi3>
 8002c68:	b283      	uxth	r3, r0
 8002c6a:	0400      	lsls	r0, r0, #16
 8002c6c:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c6e:	0001      	movs	r1, r0
 8002c70:	3910      	subs	r1, #16
 8002c72:	4a3d      	ldr	r2, [pc, #244]	; (8002d68 <UART_SetConfig+0x2b4>)
 8002c74:	4291      	cmp	r1, r2
 8002c76:	d859      	bhi.n	8002d2c <UART_SetConfig+0x278>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c78:	220f      	movs	r2, #15
 8002c7a:	4393      	bics	r3, r2
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c7c:	0840      	lsrs	r0, r0, #1
 8002c7e:	3a08      	subs	r2, #8
 8002c80:	4010      	ands	r0, r2
 8002c82:	4318      	orrs	r0, r3
        huart->Instance->BRR = brrtemp;
 8002c84:	682b      	ldr	r3, [r5, #0]
 8002c86:	60d8      	str	r0, [r3, #12]
 8002c88:	e02c      	b.n	8002ce4 <UART_SetConfig+0x230>
        pclk = HAL_RCC_GetPCLK1Freq();
 8002c8a:	f7ff f8e3 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c8e:	2400      	movs	r4, #0
        break;
 8002c90:	e7e1      	b.n	8002c56 <UART_SetConfig+0x1a2>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002c92:	f7ff f8ef 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c96:	2400      	movs	r4, #0
        break;
 8002c98:	e7dd      	b.n	8002c56 <UART_SetConfig+0x1a2>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002c9a:	4b2d      	ldr	r3, [pc, #180]	; (8002d50 <UART_SetConfig+0x29c>)
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	06db      	lsls	r3, r3, #27
 8002ca0:	d509      	bpl.n	8002cb6 <UART_SetConfig+0x202>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002ca2:	482e      	ldr	r0, [pc, #184]	; (8002d5c <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ca4:	2400      	movs	r4, #0
 8002ca6:	e7d6      	b.n	8002c56 <UART_SetConfig+0x1a2>
        pclk = HAL_RCC_GetSysClockFreq();
 8002ca8:	f7fe fcc2 	bl	8001630 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cac:	2400      	movs	r4, #0
        break;
 8002cae:	e7d2      	b.n	8002c56 <UART_SetConfig+0x1a2>
        pclk = 0U;
 8002cb0:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8002cb2:	2401      	movs	r4, #1
 8002cb4:	e7cf      	b.n	8002c56 <UART_SetConfig+0x1a2>
          pclk = (uint32_t) HSI_VALUE;
 8002cb6:	482a      	ldr	r0, [pc, #168]	; (8002d60 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cb8:	2400      	movs	r4, #0
 8002cba:	e7cc      	b.n	8002c56 <UART_SetConfig+0x1a2>
        pclk = (uint32_t) LSE_VALUE;
 8002cbc:	2080      	movs	r0, #128	; 0x80
 8002cbe:	0200      	lsls	r0, r0, #8
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cc0:	2400      	movs	r4, #0
    if (pclk != 0U)
 8002cc2:	2800      	cmp	r0, #0
 8002cc4:	d00e      	beq.n	8002ce4 <UART_SetConfig+0x230>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002cc6:	686b      	ldr	r3, [r5, #4]
 8002cc8:	085b      	lsrs	r3, r3, #1
 8002cca:	18c0      	adds	r0, r0, r3
 8002ccc:	6869      	ldr	r1, [r5, #4]
 8002cce:	f7fd fa1b 	bl	8000108 <__udivsi3>
 8002cd2:	0400      	lsls	r0, r0, #16
 8002cd4:	0c00      	lsrs	r0, r0, #16
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002cd6:	0002      	movs	r2, r0
 8002cd8:	3a10      	subs	r2, #16
 8002cda:	4b23      	ldr	r3, [pc, #140]	; (8002d68 <UART_SetConfig+0x2b4>)
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d827      	bhi.n	8002d30 <UART_SetConfig+0x27c>
        huart->Instance->BRR = usartdiv;
 8002ce0:	682b      	ldr	r3, [r5, #0]
 8002ce2:	60d8      	str	r0, [r3, #12]
  huart->RxISR = NULL;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	666b      	str	r3, [r5, #100]	; 0x64
  huart->TxISR = NULL;
 8002ce8:	66ab      	str	r3, [r5, #104]	; 0x68
}
 8002cea:	0020      	movs	r0, r4
 8002cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 8002cee:	f7ff f8b1 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cf2:	2400      	movs	r4, #0
        break;
 8002cf4:	e7e5      	b.n	8002cc2 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cf6:	f7ff f8bd 	bl	8001e74 <HAL_RCC_GetPCLK2Freq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002cfa:	2400      	movs	r4, #0
        break;
 8002cfc:	e7e1      	b.n	8002cc2 <UART_SetConfig+0x20e>
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cfe:	4b14      	ldr	r3, [pc, #80]	; (8002d50 <UART_SetConfig+0x29c>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	06db      	lsls	r3, r3, #27
 8002d04:	d509      	bpl.n	8002d1a <UART_SetConfig+0x266>
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002d06:	4815      	ldr	r0, [pc, #84]	; (8002d5c <UART_SetConfig+0x2a8>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d08:	2400      	movs	r4, #0
 8002d0a:	e7da      	b.n	8002cc2 <UART_SetConfig+0x20e>
        pclk = HAL_RCC_GetSysClockFreq();
 8002d0c:	f7fe fc90 	bl	8001630 <HAL_RCC_GetSysClockFreq>
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d10:	2400      	movs	r4, #0
        break;
 8002d12:	e7d6      	b.n	8002cc2 <UART_SetConfig+0x20e>
        pclk = 0U;
 8002d14:	2000      	movs	r0, #0
        ret = HAL_ERROR;
 8002d16:	2401      	movs	r4, #1
 8002d18:	e7d3      	b.n	8002cc2 <UART_SetConfig+0x20e>
          pclk = (uint32_t) HSI_VALUE;
 8002d1a:	4811      	ldr	r0, [pc, #68]	; (8002d60 <UART_SetConfig+0x2ac>)
  HAL_StatusTypeDef ret               = HAL_OK;
 8002d1c:	2400      	movs	r4, #0
 8002d1e:	e7d0      	b.n	8002cc2 <UART_SetConfig+0x20e>
        ret = HAL_ERROR;
 8002d20:	2401      	movs	r4, #1
 8002d22:	e7df      	b.n	8002ce4 <UART_SetConfig+0x230>
 8002d24:	2401      	movs	r4, #1
 8002d26:	e7dd      	b.n	8002ce4 <UART_SetConfig+0x230>
          ret = HAL_ERROR;
 8002d28:	2401      	movs	r4, #1
 8002d2a:	e7db      	b.n	8002ce4 <UART_SetConfig+0x230>
        ret = HAL_ERROR;
 8002d2c:	2401      	movs	r4, #1
 8002d2e:	e7d9      	b.n	8002ce4 <UART_SetConfig+0x230>
        ret = HAL_ERROR;
 8002d30:	2401      	movs	r4, #1
 8002d32:	e7d7      	b.n	8002ce4 <UART_SetConfig+0x230>
 8002d34:	efff69f3 	.word	0xefff69f3
 8002d38:	ffffcfff 	.word	0xffffcfff
 8002d3c:	40004800 	.word	0x40004800
 8002d40:	fffff4ff 	.word	0xfffff4ff
 8002d44:	40013800 	.word	0x40013800
 8002d48:	40004400 	.word	0x40004400
 8002d4c:	0800335c 	.word	0x0800335c
 8002d50:	40021000 	.word	0x40021000
 8002d54:	fffffd00 	.word	0xfffffd00
 8002d58:	000ffcff 	.word	0x000ffcff
 8002d5c:	003d0900 	.word	0x003d0900
 8002d60:	00f42400 	.word	0x00f42400
 8002d64:	08003380 	.word	0x08003380
 8002d68:	0000ffef 	.word	0x0000ffef

08002d6c <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d6c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d6e:	07db      	lsls	r3, r3, #31
 8002d70:	d506      	bpl.n	8002d80 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d72:	6802      	ldr	r2, [r0, #0]
 8002d74:	6853      	ldr	r3, [r2, #4]
 8002d76:	492c      	ldr	r1, [pc, #176]	; (8002e28 <UART_AdvFeatureConfig+0xbc>)
 8002d78:	400b      	ands	r3, r1
 8002d7a:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8002d7c:	430b      	orrs	r3, r1
 8002d7e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d80:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d82:	079b      	lsls	r3, r3, #30
 8002d84:	d506      	bpl.n	8002d94 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002d86:	6802      	ldr	r2, [r0, #0]
 8002d88:	6853      	ldr	r3, [r2, #4]
 8002d8a:	4928      	ldr	r1, [pc, #160]	; (8002e2c <UART_AdvFeatureConfig+0xc0>)
 8002d8c:	400b      	ands	r3, r1
 8002d8e:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8002d90:	430b      	orrs	r3, r1
 8002d92:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002d94:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002d96:	075b      	lsls	r3, r3, #29
 8002d98:	d506      	bpl.n	8002da8 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002d9a:	6802      	ldr	r2, [r0, #0]
 8002d9c:	6853      	ldr	r3, [r2, #4]
 8002d9e:	4924      	ldr	r1, [pc, #144]	; (8002e30 <UART_AdvFeatureConfig+0xc4>)
 8002da0:	400b      	ands	r3, r1
 8002da2:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8002da4:	430b      	orrs	r3, r1
 8002da6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002da8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002daa:	071b      	lsls	r3, r3, #28
 8002dac:	d506      	bpl.n	8002dbc <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002dae:	6802      	ldr	r2, [r0, #0]
 8002db0:	6853      	ldr	r3, [r2, #4]
 8002db2:	4920      	ldr	r1, [pc, #128]	; (8002e34 <UART_AdvFeatureConfig+0xc8>)
 8002db4:	400b      	ands	r3, r1
 8002db6:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8002db8:	430b      	orrs	r3, r1
 8002dba:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002dbc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dbe:	06db      	lsls	r3, r3, #27
 8002dc0:	d506      	bpl.n	8002dd0 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002dc2:	6802      	ldr	r2, [r0, #0]
 8002dc4:	6893      	ldr	r3, [r2, #8]
 8002dc6:	491c      	ldr	r1, [pc, #112]	; (8002e38 <UART_AdvFeatureConfig+0xcc>)
 8002dc8:	400b      	ands	r3, r1
 8002dca:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002dcc:	430b      	orrs	r3, r1
 8002dce:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002dd0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002dd2:	069b      	lsls	r3, r3, #26
 8002dd4:	d506      	bpl.n	8002de4 <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002dd6:	6802      	ldr	r2, [r0, #0]
 8002dd8:	6893      	ldr	r3, [r2, #8]
 8002dda:	4918      	ldr	r1, [pc, #96]	; (8002e3c <UART_AdvFeatureConfig+0xd0>)
 8002ddc:	400b      	ands	r3, r1
 8002dde:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8002de0:	430b      	orrs	r3, r1
 8002de2:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002de4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002de6:	065b      	lsls	r3, r3, #25
 8002de8:	d50b      	bpl.n	8002e02 <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002dea:	6802      	ldr	r2, [r0, #0]
 8002dec:	6853      	ldr	r3, [r2, #4]
 8002dee:	4914      	ldr	r1, [pc, #80]	; (8002e40 <UART_AdvFeatureConfig+0xd4>)
 8002df0:	400b      	ands	r3, r1
 8002df2:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8002df4:	430b      	orrs	r3, r1
 8002df6:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002df8:	2380      	movs	r3, #128	; 0x80
 8002dfa:	035b      	lsls	r3, r3, #13
 8002dfc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d00a      	beq.n	8002e18 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e02:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e04:	061b      	lsls	r3, r3, #24
 8002e06:	d506      	bpl.n	8002e16 <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e08:	6802      	ldr	r2, [r0, #0]
 8002e0a:	6853      	ldr	r3, [r2, #4]
 8002e0c:	490d      	ldr	r1, [pc, #52]	; (8002e44 <UART_AdvFeatureConfig+0xd8>)
 8002e0e:	400b      	ands	r3, r1
 8002e10:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002e12:	430b      	orrs	r3, r1
 8002e14:	6053      	str	r3, [r2, #4]
}
 8002e16:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e18:	6802      	ldr	r2, [r0, #0]
 8002e1a:	6853      	ldr	r3, [r2, #4]
 8002e1c:	490a      	ldr	r1, [pc, #40]	; (8002e48 <UART_AdvFeatureConfig+0xdc>)
 8002e1e:	400b      	ands	r3, r1
 8002e20:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8002e22:	430b      	orrs	r3, r1
 8002e24:	6053      	str	r3, [r2, #4]
 8002e26:	e7ec      	b.n	8002e02 <UART_AdvFeatureConfig+0x96>
 8002e28:	fffdffff 	.word	0xfffdffff
 8002e2c:	fffeffff 	.word	0xfffeffff
 8002e30:	fffbffff 	.word	0xfffbffff
 8002e34:	ffff7fff 	.word	0xffff7fff
 8002e38:	ffffefff 	.word	0xffffefff
 8002e3c:	ffffdfff 	.word	0xffffdfff
 8002e40:	ffefffff 	.word	0xffefffff
 8002e44:	fff7ffff 	.word	0xfff7ffff
 8002e48:	ff9fffff 	.word	0xff9fffff

08002e4c <UART_WaitOnFlagUntilTimeout>:
{
 8002e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e4e:	46c6      	mov	lr, r8
 8002e50:	b500      	push	{lr}
 8002e52:	0004      	movs	r4, r0
 8002e54:	000f      	movs	r7, r1
 8002e56:	0016      	movs	r6, r2
 8002e58:	4698      	mov	r8, r3
 8002e5a:	9d06      	ldr	r5, [sp, #24]
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	69db      	ldr	r3, [r3, #28]
 8002e60:	003a      	movs	r2, r7
 8002e62:	439a      	bics	r2, r3
 8002e64:	0013      	movs	r3, r2
 8002e66:	425a      	negs	r2, r3
 8002e68:	4153      	adcs	r3, r2
 8002e6a:	42b3      	cmp	r3, r6
 8002e6c:	d153      	bne.n	8002f16 <UART_WaitOnFlagUntilTimeout+0xca>
    if (Timeout != HAL_MAX_DELAY)
 8002e6e:	1c6b      	adds	r3, r5, #1
 8002e70:	d0f4      	beq.n	8002e5c <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e72:	f7fe f85f 	bl	8000f34 <HAL_GetTick>
 8002e76:	4643      	mov	r3, r8
 8002e78:	1ac0      	subs	r0, r0, r3
 8002e7a:	4285      	cmp	r5, r0
 8002e7c:	d32c      	bcc.n	8002ed8 <UART_WaitOnFlagUntilTimeout+0x8c>
 8002e7e:	2d00      	cmp	r5, #0
 8002e80:	d02a      	beq.n	8002ed8 <UART_WaitOnFlagUntilTimeout+0x8c>
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	0752      	lsls	r2, r2, #29
 8002e88:	d5e8      	bpl.n	8002e5c <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002e8a:	69da      	ldr	r2, [r3, #28]
 8002e8c:	0512      	lsls	r2, r2, #20
 8002e8e:	d5e5      	bpl.n	8002e5c <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002e90:	2280      	movs	r2, #128	; 0x80
 8002e92:	0112      	lsls	r2, r2, #4
 8002e94:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e96:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	f381 8810 	msr	PRIMASK, r1
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ea0:	6822      	ldr	r2, [r4, #0]
 8002ea2:	6813      	ldr	r3, [r2, #0]
 8002ea4:	4d1e      	ldr	r5, [pc, #120]	; (8002f20 <UART_WaitOnFlagUntilTimeout+0xd4>)
 8002ea6:	402b      	ands	r3, r5
 8002ea8:	6013      	str	r3, [r2, #0]
 8002eaa:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eae:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	f383 8810 	msr	PRIMASK, r3
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002eb8:	6822      	ldr	r2, [r4, #0]
 8002eba:	6893      	ldr	r3, [r2, #8]
 8002ebc:	438b      	bics	r3, r1
 8002ebe:	6093      	str	r3, [r2, #8]
 8002ec0:	f380 8810 	msr	PRIMASK, r0
          huart->gState = HAL_UART_STATE_READY;
 8002ec4:	2320      	movs	r3, #32
 8002ec6:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8002ec8:	67e3      	str	r3, [r4, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002eca:	2280      	movs	r2, #128	; 0x80
 8002ecc:	50a3      	str	r3, [r4, r2]
          __HAL_UNLOCK(huart);
 8002ece:	2200      	movs	r2, #0
 8002ed0:	3354      	adds	r3, #84	; 0x54
 8002ed2:	54e2      	strb	r2, [r4, r3]
          return HAL_TIMEOUT;
 8002ed4:	2003      	movs	r0, #3
 8002ed6:	e01f      	b.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xcc>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ed8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002edc:	2101      	movs	r1, #1
 8002ede:	f381 8810 	msr	PRIMASK, r1
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ee2:	6822      	ldr	r2, [r4, #0]
 8002ee4:	6813      	ldr	r3, [r2, #0]
 8002ee6:	4d0e      	ldr	r5, [pc, #56]	; (8002f20 <UART_WaitOnFlagUntilTimeout+0xd4>)
 8002ee8:	402b      	ands	r3, r5
 8002eea:	6013      	str	r3, [r2, #0]
 8002eec:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ef0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002efa:	6822      	ldr	r2, [r4, #0]
 8002efc:	6893      	ldr	r3, [r2, #8]
 8002efe:	438b      	bics	r3, r1
 8002f00:	6093      	str	r3, [r2, #8]
 8002f02:	f380 8810 	msr	PRIMASK, r0
        huart->gState = HAL_UART_STATE_READY;
 8002f06:	2320      	movs	r3, #32
 8002f08:	67a3      	str	r3, [r4, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002f0a:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	3354      	adds	r3, #84	; 0x54
 8002f10:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8002f12:	2003      	movs	r0, #3
 8002f14:	e000      	b.n	8002f18 <UART_WaitOnFlagUntilTimeout+0xcc>
  return HAL_OK;
 8002f16:	2000      	movs	r0, #0
}
 8002f18:	bc04      	pop	{r2}
 8002f1a:	4690      	mov	r8, r2
 8002f1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f1e:	46c0      	nop			; (mov r8, r8)
 8002f20:	fffffe5f 	.word	0xfffffe5f

08002f24 <HAL_UART_Transmit>:
{
 8002f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f26:	b085      	sub	sp, #20
 8002f28:	0004      	movs	r4, r0
 8002f2a:	000f      	movs	r7, r1
 8002f2c:	0016      	movs	r6, r2
 8002f2e:	001d      	movs	r5, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8002f30:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	d002      	beq.n	8002f3c <HAL_UART_Transmit+0x18>
    return HAL_BUSY;
 8002f36:	2002      	movs	r0, #2
}
 8002f38:	b005      	add	sp, #20
 8002f3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8002f3c:	2900      	cmp	r1, #0
 8002f3e:	d062      	beq.n	8003006 <HAL_UART_Transmit+0xe2>
 8002f40:	2a00      	cmp	r2, #0
 8002f42:	d062      	beq.n	800300a <HAL_UART_Transmit+0xe6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f44:	2380      	movs	r3, #128	; 0x80
 8002f46:	015b      	lsls	r3, r3, #5
 8002f48:	6882      	ldr	r2, [r0, #8]
 8002f4a:	429a      	cmp	r2, r3
 8002f4c:	d005      	beq.n	8002f5a <HAL_UART_Transmit+0x36>
    __HAL_LOCK(huart);
 8002f4e:	2374      	movs	r3, #116	; 0x74
 8002f50:	5ce3      	ldrb	r3, [r4, r3]
 8002f52:	2b01      	cmp	r3, #1
 8002f54:	d108      	bne.n	8002f68 <HAL_UART_Transmit+0x44>
 8002f56:	2002      	movs	r0, #2
 8002f58:	e7ee      	b.n	8002f38 <HAL_UART_Transmit+0x14>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f5a:	6903      	ldr	r3, [r0, #16]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d1f6      	bne.n	8002f4e <HAL_UART_Transmit+0x2a>
      if ((((uint32_t)pData) & 1U) != 0U)
 8002f60:	07cb      	lsls	r3, r1, #31
 8002f62:	d5f4      	bpl.n	8002f4e <HAL_UART_Transmit+0x2a>
        return  HAL_ERROR;
 8002f64:	2001      	movs	r0, #1
 8002f66:	e7e7      	b.n	8002f38 <HAL_UART_Transmit+0x14>
    __HAL_LOCK(huart);
 8002f68:	2201      	movs	r2, #1
 8002f6a:	2374      	movs	r3, #116	; 0x74
 8002f6c:	54e2      	strb	r2, [r4, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f6e:	2200      	movs	r2, #0
 8002f70:	330c      	adds	r3, #12
 8002f72:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002f74:	3b5f      	subs	r3, #95	; 0x5f
 8002f76:	67a3      	str	r3, [r4, #120]	; 0x78
    tickstart = HAL_GetTick();
 8002f78:	f7fd ffdc 	bl	8000f34 <HAL_GetTick>
 8002f7c:	9003      	str	r0, [sp, #12]
    huart->TxXferSize  = Size;
 8002f7e:	2350      	movs	r3, #80	; 0x50
 8002f80:	52e6      	strh	r6, [r4, r3]
    huart->TxXferCount = Size;
 8002f82:	3302      	adds	r3, #2
 8002f84:	52e6      	strh	r6, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f86:	2380      	movs	r3, #128	; 0x80
 8002f88:	015b      	lsls	r3, r3, #5
 8002f8a:	68a2      	ldr	r2, [r4, #8]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d004      	beq.n	8002f9a <HAL_UART_Transmit+0x76>
      pdata16bits = NULL;
 8002f90:	2600      	movs	r6, #0
    __HAL_UNLOCK(huart);
 8002f92:	2200      	movs	r2, #0
 8002f94:	2374      	movs	r3, #116	; 0x74
 8002f96:	54e2      	strb	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8002f98:	e012      	b.n	8002fc0 <HAL_UART_Transmit+0x9c>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002f9a:	6923      	ldr	r3, [r4, #16]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <HAL_UART_Transmit+0x80>
      pdata16bits = NULL;
 8002fa0:	2600      	movs	r6, #0
 8002fa2:	e7f6      	b.n	8002f92 <HAL_UART_Transmit+0x6e>
      pdata16bits = (uint16_t *) pData;
 8002fa4:	003e      	movs	r6, r7
      pdata8bits  = NULL;
 8002fa6:	2700      	movs	r7, #0
 8002fa8:	e7f3      	b.n	8002f92 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002faa:	6822      	ldr	r2, [r4, #0]
 8002fac:	8833      	ldrh	r3, [r6, #0]
 8002fae:	05db      	lsls	r3, r3, #23
 8002fb0:	0ddb      	lsrs	r3, r3, #23
 8002fb2:	6293      	str	r3, [r2, #40]	; 0x28
        pdata16bits++;
 8002fb4:	3602      	adds	r6, #2
      huart->TxXferCount--;
 8002fb6:	2252      	movs	r2, #82	; 0x52
 8002fb8:	5aa3      	ldrh	r3, [r4, r2]
 8002fba:	3b01      	subs	r3, #1
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	52a3      	strh	r3, [r4, r2]
    while (huart->TxXferCount > 0U)
 8002fc0:	2352      	movs	r3, #82	; 0x52
 8002fc2:	5ae3      	ldrh	r3, [r4, r3]
 8002fc4:	b29b      	uxth	r3, r3
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00f      	beq.n	8002fea <HAL_UART_Transmit+0xc6>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002fca:	9500      	str	r5, [sp, #0]
 8002fcc:	9b03      	ldr	r3, [sp, #12]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2180      	movs	r1, #128	; 0x80
 8002fd2:	0020      	movs	r0, r4
 8002fd4:	f7ff ff3a 	bl	8002e4c <UART_WaitOnFlagUntilTimeout>
 8002fd8:	2800      	cmp	r0, #0
 8002fda:	d118      	bne.n	800300e <HAL_UART_Transmit+0xea>
      if (pdata8bits == NULL)
 8002fdc:	2f00      	cmp	r7, #0
 8002fde:	d0e4      	beq.n	8002faa <HAL_UART_Transmit+0x86>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002fe0:	6823      	ldr	r3, [r4, #0]
 8002fe2:	783a      	ldrb	r2, [r7, #0]
 8002fe4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002fe6:	3701      	adds	r7, #1
 8002fe8:	e7e5      	b.n	8002fb6 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002fea:	9500      	str	r5, [sp, #0]
 8002fec:	9b03      	ldr	r3, [sp, #12]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	2140      	movs	r1, #64	; 0x40
 8002ff2:	0020      	movs	r0, r4
 8002ff4:	f7ff ff2a 	bl	8002e4c <UART_WaitOnFlagUntilTimeout>
 8002ff8:	2800      	cmp	r0, #0
 8002ffa:	d001      	beq.n	8003000 <HAL_UART_Transmit+0xdc>
      return HAL_TIMEOUT;
 8002ffc:	2003      	movs	r0, #3
 8002ffe:	e79b      	b.n	8002f38 <HAL_UART_Transmit+0x14>
    huart->gState = HAL_UART_STATE_READY;
 8003000:	2320      	movs	r3, #32
 8003002:	67a3      	str	r3, [r4, #120]	; 0x78
    return HAL_OK;
 8003004:	e798      	b.n	8002f38 <HAL_UART_Transmit+0x14>
      return  HAL_ERROR;
 8003006:	2001      	movs	r0, #1
 8003008:	e796      	b.n	8002f38 <HAL_UART_Transmit+0x14>
 800300a:	2001      	movs	r0, #1
 800300c:	e794      	b.n	8002f38 <HAL_UART_Transmit+0x14>
        return HAL_TIMEOUT;
 800300e:	2003      	movs	r0, #3
 8003010:	e792      	b.n	8002f38 <HAL_UART_Transmit+0x14>
	...

08003014 <UART_CheckIdleState>:
{
 8003014:	b530      	push	{r4, r5, lr}
 8003016:	b083      	sub	sp, #12
 8003018:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800301a:	2200      	movs	r2, #0
 800301c:	2380      	movs	r3, #128	; 0x80
 800301e:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8003020:	f7fd ff88 	bl	8000f34 <HAL_GetTick>
 8003024:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	071b      	lsls	r3, r3, #28
 800302c:	d40d      	bmi.n	800304a <UART_CheckIdleState+0x36>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800302e:	6823      	ldr	r3, [r4, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	075b      	lsls	r3, r3, #29
 8003034:	d416      	bmi.n	8003064 <UART_CheckIdleState+0x50>
  huart->gState = HAL_UART_STATE_READY;
 8003036:	2320      	movs	r3, #32
 8003038:	67a3      	str	r3, [r4, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800303a:	67e3      	str	r3, [r4, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303c:	2300      	movs	r3, #0
 800303e:	6623      	str	r3, [r4, #96]	; 0x60
  __HAL_UNLOCK(huart);
 8003040:	2274      	movs	r2, #116	; 0x74
 8003042:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003044:	2000      	movs	r0, #0
}
 8003046:	b003      	add	sp, #12
 8003048:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800304a:	4b0d      	ldr	r3, [pc, #52]	; (8003080 <UART_CheckIdleState+0x6c>)
 800304c:	9300      	str	r3, [sp, #0]
 800304e:	0003      	movs	r3, r0
 8003050:	2200      	movs	r2, #0
 8003052:	2180      	movs	r1, #128	; 0x80
 8003054:	0389      	lsls	r1, r1, #14
 8003056:	0020      	movs	r0, r4
 8003058:	f7ff fef8 	bl	8002e4c <UART_WaitOnFlagUntilTimeout>
 800305c:	2800      	cmp	r0, #0
 800305e:	d0e6      	beq.n	800302e <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 8003060:	2003      	movs	r0, #3
 8003062:	e7f0      	b.n	8003046 <UART_CheckIdleState+0x32>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003064:	4b06      	ldr	r3, [pc, #24]	; (8003080 <UART_CheckIdleState+0x6c>)
 8003066:	9300      	str	r3, [sp, #0]
 8003068:	002b      	movs	r3, r5
 800306a:	2200      	movs	r2, #0
 800306c:	2180      	movs	r1, #128	; 0x80
 800306e:	03c9      	lsls	r1, r1, #15
 8003070:	0020      	movs	r0, r4
 8003072:	f7ff feeb 	bl	8002e4c <UART_WaitOnFlagUntilTimeout>
 8003076:	2800      	cmp	r0, #0
 8003078:	d0dd      	beq.n	8003036 <UART_CheckIdleState+0x22>
      return HAL_TIMEOUT;
 800307a:	2003      	movs	r0, #3
 800307c:	e7e3      	b.n	8003046 <UART_CheckIdleState+0x32>
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	01ffffff 	.word	0x01ffffff

08003084 <HAL_UART_Init>:
{
 8003084:	b510      	push	{r4, lr}
 8003086:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003088:	d02e      	beq.n	80030e8 <HAL_UART_Init+0x64>
  if (huart->gState == HAL_UART_STATE_RESET)
 800308a:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800308c:	2b00      	cmp	r3, #0
 800308e:	d021      	beq.n	80030d4 <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8003090:	2324      	movs	r3, #36	; 0x24
 8003092:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UART_DISABLE(huart);
 8003094:	6822      	ldr	r2, [r4, #0]
 8003096:	6813      	ldr	r3, [r2, #0]
 8003098:	2101      	movs	r1, #1
 800309a:	438b      	bics	r3, r1
 800309c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800309e:	0020      	movs	r0, r4
 80030a0:	f7ff fd08 	bl	8002ab4 <UART_SetConfig>
 80030a4:	2801      	cmp	r0, #1
 80030a6:	d014      	beq.n	80030d2 <HAL_UART_Init+0x4e>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80030a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d118      	bne.n	80030e0 <HAL_UART_Init+0x5c>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80030ae:	6822      	ldr	r2, [r4, #0]
 80030b0:	6853      	ldr	r3, [r2, #4]
 80030b2:	490e      	ldr	r1, [pc, #56]	; (80030ec <HAL_UART_Init+0x68>)
 80030b4:	400b      	ands	r3, r1
 80030b6:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80030b8:	6822      	ldr	r2, [r4, #0]
 80030ba:	6893      	ldr	r3, [r2, #8]
 80030bc:	212a      	movs	r1, #42	; 0x2a
 80030be:	438b      	bics	r3, r1
 80030c0:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 80030c2:	6822      	ldr	r2, [r4, #0]
 80030c4:	6813      	ldr	r3, [r2, #0]
 80030c6:	3929      	subs	r1, #41	; 0x29
 80030c8:	430b      	orrs	r3, r1
 80030ca:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 80030cc:	0020      	movs	r0, r4
 80030ce:	f7ff ffa1 	bl	8003014 <UART_CheckIdleState>
}
 80030d2:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 80030d4:	2200      	movs	r2, #0
 80030d6:	3374      	adds	r3, #116	; 0x74
 80030d8:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 80030da:	f7fd fe5b 	bl	8000d94 <HAL_UART_MspInit>
 80030de:	e7d7      	b.n	8003090 <HAL_UART_Init+0xc>
    UART_AdvFeatureConfig(huart);
 80030e0:	0020      	movs	r0, r4
 80030e2:	f7ff fe43 	bl	8002d6c <UART_AdvFeatureConfig>
 80030e6:	e7e2      	b.n	80030ae <HAL_UART_Init+0x2a>
    return HAL_ERROR;
 80030e8:	2001      	movs	r0, #1
 80030ea:	e7f2      	b.n	80030d2 <HAL_UART_Init+0x4e>
 80030ec:	ffffb7ff 	.word	0xffffb7ff

080030f0 <UART_Start_Receive_IT>:
{
 80030f0:	b510      	push	{r4, lr}
  huart->pRxBuffPtr  = pData;
 80030f2:	6541      	str	r1, [r0, #84]	; 0x54
  huart->RxXferSize  = Size;
 80030f4:	2358      	movs	r3, #88	; 0x58
 80030f6:	52c2      	strh	r2, [r0, r3]
  huart->RxXferCount = Size;
 80030f8:	3302      	adds	r3, #2
 80030fa:	52c2      	strh	r2, [r0, r3]
  huart->RxISR       = NULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	6643      	str	r3, [r0, #100]	; 0x64
  UART_MASK_COMPUTATION(huart);
 8003100:	6883      	ldr	r3, [r0, #8]
 8003102:	2280      	movs	r2, #128	; 0x80
 8003104:	0152      	lsls	r2, r2, #5
 8003106:	4293      	cmp	r3, r2
 8003108:	d008      	beq.n	800311c <UART_Start_Receive_IT+0x2c>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d115      	bne.n	800313a <UART_Start_Receive_IT+0x4a>
 800310e:	6903      	ldr	r3, [r0, #16]
 8003110:	2b00      	cmp	r3, #0
 8003112:	d10e      	bne.n	8003132 <UART_Start_Receive_IT+0x42>
 8003114:	22ff      	movs	r2, #255	; 0xff
 8003116:	335c      	adds	r3, #92	; 0x5c
 8003118:	52c2      	strh	r2, [r0, r3]
 800311a:	e015      	b.n	8003148 <UART_Start_Receive_IT+0x58>
 800311c:	6903      	ldr	r3, [r0, #16]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d103      	bne.n	800312a <UART_Start_Receive_IT+0x3a>
 8003122:	4a26      	ldr	r2, [pc, #152]	; (80031bc <UART_Start_Receive_IT+0xcc>)
 8003124:	335c      	adds	r3, #92	; 0x5c
 8003126:	52c2      	strh	r2, [r0, r3]
 8003128:	e00e      	b.n	8003148 <UART_Start_Receive_IT+0x58>
 800312a:	22ff      	movs	r2, #255	; 0xff
 800312c:	235c      	movs	r3, #92	; 0x5c
 800312e:	52c2      	strh	r2, [r0, r3]
 8003130:	e00a      	b.n	8003148 <UART_Start_Receive_IT+0x58>
 8003132:	227f      	movs	r2, #127	; 0x7f
 8003134:	235c      	movs	r3, #92	; 0x5c
 8003136:	52c2      	strh	r2, [r0, r3]
 8003138:	e006      	b.n	8003148 <UART_Start_Receive_IT+0x58>
 800313a:	2280      	movs	r2, #128	; 0x80
 800313c:	0552      	lsls	r2, r2, #21
 800313e:	4293      	cmp	r3, r2
 8003140:	d02b      	beq.n	800319a <UART_Start_Receive_IT+0xaa>
 8003142:	2200      	movs	r2, #0
 8003144:	235c      	movs	r3, #92	; 0x5c
 8003146:	52c2      	strh	r2, [r0, r3]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003148:	2200      	movs	r2, #0
 800314a:	2380      	movs	r3, #128	; 0x80
 800314c:	50c2      	str	r2, [r0, r3]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800314e:	3b5e      	subs	r3, #94	; 0x5e
 8003150:	67c3      	str	r3, [r0, #124]	; 0x7c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003152:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003156:	2101      	movs	r1, #1
 8003158:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800315c:	6802      	ldr	r2, [r0, #0]
 800315e:	6893      	ldr	r3, [r2, #8]
 8003160:	430b      	orrs	r3, r1
 8003162:	6093      	str	r3, [r2, #8]
 8003164:	f384 8810 	msr	PRIMASK, r4
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003168:	2380      	movs	r3, #128	; 0x80
 800316a:	015b      	lsls	r3, r3, #5
 800316c:	6882      	ldr	r2, [r0, #8]
 800316e:	429a      	cmp	r2, r3
 8003170:	d01e      	beq.n	80031b0 <UART_Start_Receive_IT+0xc0>
    huart->RxISR = UART_RxISR_8BIT;
 8003172:	4b13      	ldr	r3, [pc, #76]	; (80031c0 <UART_Start_Receive_IT+0xd0>)
 8003174:	6643      	str	r3, [r0, #100]	; 0x64
  __HAL_UNLOCK(huart);
 8003176:	2200      	movs	r2, #0
 8003178:	2374      	movs	r3, #116	; 0x74
 800317a:	54c2      	strb	r2, [r0, r3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800317c:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003180:	3b73      	subs	r3, #115	; 0x73
 8003182:	f383 8810 	msr	PRIMASK, r3
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8003186:	6802      	ldr	r2, [r0, #0]
 8003188:	6810      	ldr	r0, [r2, #0]
 800318a:	3320      	adds	r3, #32
 800318c:	33ff      	adds	r3, #255	; 0xff
 800318e:	4303      	orrs	r3, r0
 8003190:	6013      	str	r3, [r2, #0]
 8003192:	f381 8810 	msr	PRIMASK, r1
}
 8003196:	2000      	movs	r0, #0
 8003198:	bd10      	pop	{r4, pc}
  UART_MASK_COMPUTATION(huart);
 800319a:	6903      	ldr	r3, [r0, #16]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d103      	bne.n	80031a8 <UART_Start_Receive_IT+0xb8>
 80031a0:	227f      	movs	r2, #127	; 0x7f
 80031a2:	335c      	adds	r3, #92	; 0x5c
 80031a4:	52c2      	strh	r2, [r0, r3]
 80031a6:	e7cf      	b.n	8003148 <UART_Start_Receive_IT+0x58>
 80031a8:	223f      	movs	r2, #63	; 0x3f
 80031aa:	235c      	movs	r3, #92	; 0x5c
 80031ac:	52c2      	strh	r2, [r0, r3]
 80031ae:	e7cb      	b.n	8003148 <UART_Start_Receive_IT+0x58>
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031b0:	6903      	ldr	r3, [r0, #16]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d1dd      	bne.n	8003172 <UART_Start_Receive_IT+0x82>
    huart->RxISR = UART_RxISR_16BIT;
 80031b6:	4b03      	ldr	r3, [pc, #12]	; (80031c4 <UART_Start_Receive_IT+0xd4>)
 80031b8:	6643      	str	r3, [r0, #100]	; 0x64
 80031ba:	e7dc      	b.n	8003176 <UART_Start_Receive_IT+0x86>
 80031bc:	000001ff 	.word	0x000001ff
 80031c0:	08002951 	.word	0x08002951
 80031c4:	08002a05 	.word	0x08002a05

080031c8 <HAL_UART_Receive_IT>:
{
 80031c8:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 80031ca:	6fc3      	ldr	r3, [r0, #124]	; 0x7c
 80031cc:	2b20      	cmp	r3, #32
 80031ce:	d001      	beq.n	80031d4 <HAL_UART_Receive_IT+0xc>
    return HAL_BUSY;
 80031d0:	2002      	movs	r0, #2
}
 80031d2:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 80031d4:	2900      	cmp	r1, #0
 80031d6:	d02d      	beq.n	8003234 <HAL_UART_Receive_IT+0x6c>
 80031d8:	2a00      	cmp	r2, #0
 80031da:	d02d      	beq.n	8003238 <HAL_UART_Receive_IT+0x70>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80031dc:	2380      	movs	r3, #128	; 0x80
 80031de:	015b      	lsls	r3, r3, #5
 80031e0:	6884      	ldr	r4, [r0, #8]
 80031e2:	429c      	cmp	r4, r3
 80031e4:	d01f      	beq.n	8003226 <HAL_UART_Receive_IT+0x5e>
    __HAL_LOCK(huart);
 80031e6:	2374      	movs	r3, #116	; 0x74
 80031e8:	5cc3      	ldrb	r3, [r0, r3]
 80031ea:	2b01      	cmp	r3, #1
 80031ec:	d026      	beq.n	800323c <HAL_UART_Receive_IT+0x74>
 80031ee:	2401      	movs	r4, #1
 80031f0:	2374      	movs	r3, #116	; 0x74
 80031f2:	54c4      	strb	r4, [r0, r3]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031f4:	2300      	movs	r3, #0
 80031f6:	6603      	str	r3, [r0, #96]	; 0x60
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80031f8:	6803      	ldr	r3, [r0, #0]
 80031fa:	4c11      	ldr	r4, [pc, #68]	; (8003240 <HAL_UART_Receive_IT+0x78>)
 80031fc:	42a3      	cmp	r3, r4
 80031fe:	d00f      	beq.n	8003220 <HAL_UART_Receive_IT+0x58>
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	021b      	lsls	r3, r3, #8
 8003204:	d50c      	bpl.n	8003220 <HAL_UART_Receive_IT+0x58>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003206:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800320a:	2301      	movs	r3, #1
 800320c:	f383 8810 	msr	PRIMASK, r3
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8003210:	6804      	ldr	r4, [r0, #0]
 8003212:	6826      	ldr	r6, [r4, #0]
 8003214:	2380      	movs	r3, #128	; 0x80
 8003216:	04db      	lsls	r3, r3, #19
 8003218:	4333      	orrs	r3, r6
 800321a:	6023      	str	r3, [r4, #0]
 800321c:	f385 8810 	msr	PRIMASK, r5
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003220:	f7ff ff66 	bl	80030f0 <UART_Start_Receive_IT>
 8003224:	e7d5      	b.n	80031d2 <HAL_UART_Receive_IT+0xa>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003226:	6903      	ldr	r3, [r0, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	d1dc      	bne.n	80031e6 <HAL_UART_Receive_IT+0x1e>
      if ((((uint32_t)pData) & 1U) != 0U)
 800322c:	07cb      	lsls	r3, r1, #31
 800322e:	d5da      	bpl.n	80031e6 <HAL_UART_Receive_IT+0x1e>
        return  HAL_ERROR;
 8003230:	2001      	movs	r0, #1
 8003232:	e7ce      	b.n	80031d2 <HAL_UART_Receive_IT+0xa>
      return HAL_ERROR;
 8003234:	2001      	movs	r0, #1
 8003236:	e7cc      	b.n	80031d2 <HAL_UART_Receive_IT+0xa>
 8003238:	2001      	movs	r0, #1
 800323a:	e7ca      	b.n	80031d2 <HAL_UART_Receive_IT+0xa>
    __HAL_LOCK(huart);
 800323c:	2002      	movs	r0, #2
 800323e:	e7c8      	b.n	80031d2 <HAL_UART_Receive_IT+0xa>
 8003240:	40004800 	.word	0x40004800

08003244 <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003244:	4770      	bx	lr
	...

08003248 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8003248:	480d      	ldr	r0, [pc, #52]	; (8003280 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800324a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800324c:	480d      	ldr	r0, [pc, #52]	; (8003284 <LoopForever+0x6>)
  ldr r1, =_edata
 800324e:	490e      	ldr	r1, [pc, #56]	; (8003288 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003250:	4a0e      	ldr	r2, [pc, #56]	; (800328c <LoopForever+0xe>)
  movs r3, #0
 8003252:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003254:	e002      	b.n	800325c <LoopCopyDataInit>

08003256 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003256:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003258:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800325a:	3304      	adds	r3, #4

0800325c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800325c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800325e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003260:	d3f9      	bcc.n	8003256 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003262:	4a0b      	ldr	r2, [pc, #44]	; (8003290 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003264:	4c0b      	ldr	r4, [pc, #44]	; (8003294 <LoopForever+0x16>)
  movs r3, #0
 8003266:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003268:	e001      	b.n	800326e <LoopFillZerobss>

0800326a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800326a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800326c:	3204      	adds	r2, #4

0800326e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800326e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003270:	d3fb      	bcc.n	800326a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8003272:	f7fd fe17 	bl	8000ea4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003276:	f000 f811 	bl	800329c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800327a:	f7fd fcdf 	bl	8000c3c <main>

0800327e <LoopForever>:

LoopForever:
    b LoopForever
 800327e:	e7fe      	b.n	800327e <LoopForever>
  ldr   r0, =_estack
 8003280:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003288:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 800328c:	080033b4 	.word	0x080033b4
  ldr r2, =_sbss
 8003290:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8003294:	200002f4 	.word	0x200002f4

08003298 <DMA1_Channel1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003298:	e7fe      	b.n	8003298 <DMA1_Channel1_IRQHandler>
	...

0800329c <__libc_init_array>:
 800329c:	b570      	push	{r4, r5, r6, lr}
 800329e:	2600      	movs	r6, #0
 80032a0:	4d0c      	ldr	r5, [pc, #48]	; (80032d4 <__libc_init_array+0x38>)
 80032a2:	4c0d      	ldr	r4, [pc, #52]	; (80032d8 <__libc_init_array+0x3c>)
 80032a4:	1b64      	subs	r4, r4, r5
 80032a6:	10a4      	asrs	r4, r4, #2
 80032a8:	42a6      	cmp	r6, r4
 80032aa:	d109      	bne.n	80032c0 <__libc_init_array+0x24>
 80032ac:	2600      	movs	r6, #0
 80032ae:	f000 f821 	bl	80032f4 <_init>
 80032b2:	4d0a      	ldr	r5, [pc, #40]	; (80032dc <__libc_init_array+0x40>)
 80032b4:	4c0a      	ldr	r4, [pc, #40]	; (80032e0 <__libc_init_array+0x44>)
 80032b6:	1b64      	subs	r4, r4, r5
 80032b8:	10a4      	asrs	r4, r4, #2
 80032ba:	42a6      	cmp	r6, r4
 80032bc:	d105      	bne.n	80032ca <__libc_init_array+0x2e>
 80032be:	bd70      	pop	{r4, r5, r6, pc}
 80032c0:	00b3      	lsls	r3, r6, #2
 80032c2:	58eb      	ldr	r3, [r5, r3]
 80032c4:	4798      	blx	r3
 80032c6:	3601      	adds	r6, #1
 80032c8:	e7ee      	b.n	80032a8 <__libc_init_array+0xc>
 80032ca:	00b3      	lsls	r3, r6, #2
 80032cc:	58eb      	ldr	r3, [r5, r3]
 80032ce:	4798      	blx	r3
 80032d0:	3601      	adds	r6, #1
 80032d2:	e7f2      	b.n	80032ba <__libc_init_array+0x1e>
 80032d4:	080033ac 	.word	0x080033ac
 80032d8:	080033ac 	.word	0x080033ac
 80032dc:	080033ac 	.word	0x080033ac
 80032e0:	080033b0 	.word	0x080033b0

080032e4 <memset>:
 80032e4:	0003      	movs	r3, r0
 80032e6:	1882      	adds	r2, r0, r2
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d100      	bne.n	80032ee <memset+0xa>
 80032ec:	4770      	bx	lr
 80032ee:	7019      	strb	r1, [r3, #0]
 80032f0:	3301      	adds	r3, #1
 80032f2:	e7f9      	b.n	80032e8 <memset+0x4>

080032f4 <_init>:
 80032f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032f6:	46c0      	nop			; (mov r8, r8)
 80032f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032fa:	bc08      	pop	{r3}
 80032fc:	469e      	mov	lr, r3
 80032fe:	4770      	bx	lr

08003300 <_fini>:
 8003300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003302:	46c0      	nop			; (mov r8, r8)
 8003304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003306:	bc08      	pop	{r3}
 8003308:	469e      	mov	lr, r3
 800330a:	4770      	bx	lr
