
TP_FREERTOS_POMMERY.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be40  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002fc  0800bfd0  0800bfd0  0000cfd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c2cc  0800c2cc  0000e06c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c2cc  0800c2cc  0000d2cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c2d4  0800c2d4  0000e06c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c2d4  0800c2d4  0000d2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c2d8  0800c2d8  0000d2d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800c2dc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000033d8  2000006c  0800c348  0000e06c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003444  0800c348  0000e444  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e06c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024a4a  00000000  00000000  0000e09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005517  00000000  00000000  00032ae6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e38  00000000  00000000  00038000  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001776  00000000  00000000  00039e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002cb46  00000000  00000000  0003b5ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026f83  00000000  00000000  000680f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105fce  00000000  00000000  0008f077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00195045  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008718  00000000  00000000  00195088  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000084  00000000  00000000  0019d7a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bfb8 	.word	0x0800bfb8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800bfb8 	.word	0x0800bfb8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MCP23S17_WriteRegister>:
MCP23S17_WriteRegister(MCP23S17_GPIOB, 0x0); // Set all GPIOB high
// Alternatively, use OLAT if needed: MCP23S17_WriteRegister(MCP23S17_OLATA, 0xFF);
}

// Write to a register
void MCP23S17_WriteRegister(uint8_t reg, uint8_t value) {
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	4603      	mov	r3, r0
 80005a4:	460a      	mov	r2, r1
 80005a6:	71fb      	strb	r3, [r7, #7]
 80005a8:	4613      	mov	r3, r2
 80005aa:	71bb      	strb	r3, [r7, #6]
uint8_t txData[3] = {MCP23S17_WRITE, reg, value};
 80005ac:	2340      	movs	r3, #64	@ 0x40
 80005ae:	733b      	strb	r3, [r7, #12]
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	737b      	strb	r3, [r7, #13]
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	73bb      	strb	r3, [r7, #14]

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 80005b8:	2200      	movs	r2, #0
 80005ba:	2180      	movs	r1, #128	@ 0x80
 80005bc:	4809      	ldr	r0, [pc, #36]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005be:	f002 f99f 	bl	8002900 <HAL_GPIO_WritePin>
HAL_SPI_Transmit(&hspi3, txData, 3, HAL_MAX_DELAY);
 80005c2:	f107 010c 	add.w	r1, r7, #12
 80005c6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ca:	2203      	movs	r2, #3
 80005cc:	4806      	ldr	r0, [pc, #24]	@ (80005e8 <MCP23S17_WriteRegister+0x4c>)
 80005ce:	f005 ff89 	bl	80064e4 <HAL_SPI_Transmit>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80005d2:	2201      	movs	r2, #1
 80005d4:	2180      	movs	r1, #128	@ 0x80
 80005d6:	4803      	ldr	r0, [pc, #12]	@ (80005e4 <MCP23S17_WriteRegister+0x48>)
 80005d8:	f002 f992 	bl	8002900 <HAL_GPIO_WritePin>
}
 80005dc:	bf00      	nop
 80005de:	3710      	adds	r7, #16
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	48000400 	.word	0x48000400
 80005e8:	20000954 	.word	0x20000954

080005ec <MCP23S17_ReadRegister>:

// Read from a register (optional, for verification)
uint8_t MCP23S17_ReadRegister(uint8_t reg) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af02      	add	r7, sp, #8
 80005f2:	4603      	mov	r3, r0
 80005f4:	71fb      	strb	r3, [r7, #7]
uint8_t txData[3] = {MCP23S17_READ, reg, 0x00};
 80005f6:	2341      	movs	r3, #65	@ 0x41
 80005f8:	733b      	strb	r3, [r7, #12]
 80005fa:	79fb      	ldrb	r3, [r7, #7]
 80005fc:	737b      	strb	r3, [r7, #13]
 80005fe:	2300      	movs	r3, #0
 8000600:	73bb      	strb	r3, [r7, #14]
uint8_t rxData[3];

HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_RESET);
 8000602:	2200      	movs	r2, #0
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	480c      	ldr	r0, [pc, #48]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000608:	f002 f97a 	bl	8002900 <HAL_GPIO_WritePin>
HAL_SPI_TransmitReceive(&hspi3, txData, rxData, 3, HAL_MAX_DELAY);
 800060c:	f107 0208 	add.w	r2, r7, #8
 8000610:	f107 010c 	add.w	r1, r7, #12
 8000614:	f04f 33ff 	mov.w	r3, #4294967295
 8000618:	9300      	str	r3, [sp, #0]
 800061a:	2303      	movs	r3, #3
 800061c:	4807      	ldr	r0, [pc, #28]	@ (800063c <MCP23S17_ReadRegister+0x50>)
 800061e:	f006 f8d7 	bl	80067d0 <HAL_SPI_TransmitReceive>
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 8000622:	2201      	movs	r2, #1
 8000624:	2180      	movs	r1, #128	@ 0x80
 8000626:	4804      	ldr	r0, [pc, #16]	@ (8000638 <MCP23S17_ReadRegister+0x4c>)
 8000628:	f002 f96a 	bl	8002900 <HAL_GPIO_WritePin>

return rxData[2];
 800062c:	7abb      	ldrb	r3, [r7, #10]
}
 800062e:	4618      	mov	r0, r3
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	48000400 	.word	0x48000400
 800063c:	20000954 	.word	0x20000954

08000640 <MCP23S17_SetPin>:

// Set all pins to high



void MCP23S17_SetPin( uint8_t pin, uint8_t state) {
 8000640:	b580      	push	{r7, lr}
 8000642:	b084      	sub	sp, #16
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	460a      	mov	r2, r1
 800064a:	71fb      	strb	r3, [r7, #7]
 800064c:	4613      	mov	r3, r2
 800064e:	71bb      	strb	r3, [r7, #6]
    if (pin > 15) return;
 8000650:	79fb      	ldrb	r3, [r7, #7]
 8000652:	2b0f      	cmp	r3, #15
 8000654:	d82b      	bhi.n	80006ae <MCP23S17_SetPin+0x6e>

    uint8_t reg = (pin < 8) ? MCP23S17_GPIOA : MCP23S17_GPIOB;
 8000656:	79fb      	ldrb	r3, [r7, #7]
 8000658:	2b07      	cmp	r3, #7
 800065a:	d801      	bhi.n	8000660 <MCP23S17_SetPin+0x20>
 800065c:	2312      	movs	r3, #18
 800065e:	e000      	b.n	8000662 <MCP23S17_SetPin+0x22>
 8000660:	2313      	movs	r3, #19
 8000662:	73bb      	strb	r3, [r7, #14]
    uint8_t bit = (pin < 8) ? pin : (pin - 8);
 8000664:	79fb      	ldrb	r3, [r7, #7]
 8000666:	2b07      	cmp	r3, #7
 8000668:	d903      	bls.n	8000672 <MCP23S17_SetPin+0x32>
 800066a:	79fb      	ldrb	r3, [r7, #7]
 800066c:	3b08      	subs	r3, #8
 800066e:	b2db      	uxtb	r3, r3
 8000670:	e000      	b.n	8000674 <MCP23S17_SetPin+0x34>
 8000672:	79fb      	ldrb	r3, [r7, #7]
 8000674:	737b      	strb	r3, [r7, #13]

    uint8_t current = 0;
 8000676:	2300      	movs	r3, #0
 8000678:	73fb      	strb	r3, [r7, #15]
    // Lire l'état actuel
    current=MCP23S17_ReadRegister(reg);
 800067a:	7bbb      	ldrb	r3, [r7, #14]
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffb5 	bl	80005ec <MCP23S17_ReadRegister>
 8000682:	4603      	mov	r3, r0
 8000684:	73fb      	strb	r3, [r7, #15]

    if (state)
 8000686:	79bb      	ldrb	r3, [r7, #6]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d007      	beq.n	800069c <MCP23S17_SetPin+0x5c>
        current = ~(1 << bit);
 800068c:	7b7b      	ldrb	r3, [r7, #13]
 800068e:	2201      	movs	r2, #1
 8000690:	fa02 f303 	lsl.w	r3, r2, r3
 8000694:	b2db      	uxtb	r3, r3
 8000696:	43db      	mvns	r3, r3
 8000698:	73fb      	strb	r3, [r7, #15]
 800069a:	e001      	b.n	80006a0 <MCP23S17_SetPin+0x60>
    else
        current = 0xFF;
 800069c:	23ff      	movs	r3, #255	@ 0xff
 800069e:	73fb      	strb	r3, [r7, #15]

    MCP23S17_WriteRegister(reg, current);
 80006a0:	7bfa      	ldrb	r2, [r7, #15]
 80006a2:	7bbb      	ldrb	r3, [r7, #14]
 80006a4:	4611      	mov	r1, r2
 80006a6:	4618      	mov	r0, r3
 80006a8:	f7ff ff78 	bl	800059c <MCP23S17_WriteRegister>
 80006ac:	e000      	b.n	80006b0 <MCP23S17_SetPin+0x70>
    if (pin > 15) return;
 80006ae:	bf00      	nop
}
 80006b0:	3710      	adds	r7, #16
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bd80      	pop	{r7, pc}
	...

080006b8 <MCP23S17_Init>:

void MCP23S17_Init(void) {
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
// Set CS high initially
HAL_GPIO_WritePin(MCP_CS_GPIO_PORT, MCP_CS_PIN, GPIO_PIN_SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	@ 0x80
 80006c2:	481a      	ldr	r0, [pc, #104]	@ (800072c <MCP23S17_Init+0x74>)
 80006c4:	f002 f91c 	bl	8002900 <HAL_GPIO_WritePin>

// Obligatoire
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_RESET);
 80006c8:	2200      	movs	r2, #0
 80006ca:	2101      	movs	r1, #1
 80006cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006d0:	f002 f916 	bl	8002900 <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006d4:	2001      	movs	r0, #1
 80006d6:	f001 fbed 	bl	8001eb4 <HAL_Delay>
HAL_GPIO_WritePin(MCP_RESET_GPIO_PORT, MCP_RESET_PIN, GPIO_PIN_SET);
 80006da:	2201      	movs	r2, #1
 80006dc:	2101      	movs	r1, #1
 80006de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80006e2:	f002 f90d 	bl	8002900 <HAL_GPIO_WritePin>
HAL_Delay(1);
 80006e6:	2001      	movs	r0, #1
 80006e8:	f001 fbe4 	bl	8001eb4 <HAL_Delay>

// Configure IOCON: Sequential operation disabled, etc. (default is fine, but set explicitly)
MCP23S17_WriteRegister(MCP23S17_IOCONA, 0x20); // BANK=0, SEQOP=0, etc.
 80006ec:	2120      	movs	r1, #32
 80006ee:	200a      	movs	r0, #10
 80006f0:	f7ff ff54 	bl	800059c <MCP23S17_WriteRegister>

// Set all pins as outputs
MCP23S17_WriteRegister(MCP23S17_IODIRA, 0x00); // All GPIOA outputs
 80006f4:	2100      	movs	r1, #0
 80006f6:	2000      	movs	r0, #0
 80006f8:	f7ff ff50 	bl	800059c <MCP23S17_WriteRegister>
MCP23S17_WriteRegister(MCP23S17_IODIRB, 0x00); // All GPIOB outputs
 80006fc:	2100      	movs	r1, #0
 80006fe:	2001      	movs	r0, #1
 8000700:	f7ff ff4c 	bl	800059c <MCP23S17_WriteRegister>

for(int i=0; i<16;i++){
 8000704:	2300      	movs	r3, #0
 8000706:	607b      	str	r3, [r7, #4]
 8000708:	e008      	b.n	800071c <MCP23S17_Init+0x64>
	MCP23S17_SetPin(i, 0);
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2100      	movs	r1, #0
 8000710:	4618      	mov	r0, r3
 8000712:	f7ff ff95 	bl	8000640 <MCP23S17_SetPin>
for(int i=0; i<16;i++){
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	3301      	adds	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	2b0f      	cmp	r3, #15
 8000720:	ddf3      	ble.n	800070a <MCP23S17_Init+0x52>

}
}
 8000722:	bf00      	nop
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}
 800072c:	48000400 	.word	0x48000400

08000730 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000736:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <MX_DMA_Init+0x48>)
 8000738:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800073a:	4a0f      	ldr	r2, [pc, #60]	@ (8000778 <MX_DMA_Init+0x48>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6493      	str	r3, [r2, #72]	@ 0x48
 8000742:	4b0d      	ldr	r3, [pc, #52]	@ (8000778 <MX_DMA_Init+0x48>)
 8000744:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800074e:	2200      	movs	r2, #0
 8000750:	2105      	movs	r1, #5
 8000752:	2010      	movs	r0, #16
 8000754:	f001 fc8a 	bl	800206c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000758:	2010      	movs	r0, #16
 800075a:	f001 fca3 	bl	80020a4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800075e:	2200      	movs	r2, #0
 8000760:	2105      	movs	r1, #5
 8000762:	2011      	movs	r0, #17
 8000764:	f001 fc82 	bl	800206c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000768:	2011      	movs	r0, #17
 800076a:	f001 fc9b 	bl	80020a4 <HAL_NVIC_EnableIRQ>

}
 800076e:	bf00      	nop
 8000770:	3708      	adds	r7, #8
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	40021000 	.word	0x40021000

0800077c <fonction>:
osThreadId ShellTaskHandle;

/* Private function prototypes -----------------------------------------------*/
/* USER CODE BEGIN FunctionPrototypes */
int fonction(h_shell_t * h_shell, int argc, char ** argv)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b086      	sub	sp, #24
 8000780:	af00      	add	r7, sp, #0
 8000782:	60f8      	str	r0, [r7, #12]
 8000784:	60b9      	str	r1, [r7, #8]
 8000786:	607a      	str	r2, [r7, #4]
	int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "Je suis une fonction bidon\r\n");
 8000788:	68fb      	ldr	r3, [r7, #12]
 800078a:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800078e:	4a0a      	ldr	r2, [pc, #40]	@ (80007b8 <fonction+0x3c>)
 8000790:	2128      	movs	r1, #40	@ 0x28
 8000792:	4618      	mov	r0, r3
 8000794:	f00a fb6c 	bl	800ae70 <sniprintf>
 8000798:	6178      	str	r0, [r7, #20]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80007a0:	68fa      	ldr	r2, [r7, #12]
 80007a2:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80007a6:	6979      	ldr	r1, [r7, #20]
 80007a8:	b289      	uxth	r1, r1
 80007aa:	4610      	mov	r0, r2
 80007ac:	4798      	blx	r3

	return 0;
 80007ae:	2300      	movs	r3, #0
}
 80007b0:	4618      	mov	r0, r3
 80007b2:	3718      	adds	r7, #24
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	0800bfd0 	.word	0x0800bfd0

080007bc <fonction_led>:


int fonction_led(h_shell_t * h_shell, int argc, char ** argv)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b08d      	sub	sp, #52	@ 0x34
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	60f8      	str	r0, [r7, #12]
 80007c4:	60b9      	str	r1, [r7, #8]
 80007c6:	607a      	str	r2, [r7, #4]
	if(argc==2){
 80007c8:	68bb      	ldr	r3, [r7, #8]
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	d128      	bne.n	8000820 <fonction_led+0x64>
		int lednum=atoi(argv[0]);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f00a f9f0 	bl	800abb8 <atoi>
 80007d8:	61f8      	str	r0, [r7, #28]
		int ledstate=atoi(argv[1]);
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	3304      	adds	r3, #4
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f00a f9e9 	bl	800abb8 <atoi>
 80007e6:	61b8      	str	r0, [r7, #24]
		MCP23S17_SetPin(lednum,ledstate );
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	b2db      	uxtb	r3, r3
 80007ec:	69ba      	ldr	r2, [r7, #24]
 80007ee:	b2d2      	uxtb	r2, r2
 80007f0:	4611      	mov	r1, r2
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ff24 	bl	8000640 <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 80007f8:	68fb      	ldr	r3, [r7, #12]
 80007fa:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	4a31      	ldr	r2, [pc, #196]	@ (80008c8 <fonction_led+0x10c>)
 8000802:	2128      	movs	r1, #40	@ 0x28
 8000804:	f00a fb34 	bl	800ae70 <sniprintf>
 8000808:	6178      	str	r0, [r7, #20]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8000816:	6979      	ldr	r1, [r7, #20]
 8000818:	b289      	uxth	r1, r1
 800081a:	4610      	mov	r0, r2
 800081c:	4798      	blx	r3
 800081e:	e04e      	b.n	80008be <fonction_led+0x102>
	}
	else if(argc==3){
 8000820:	68bb      	ldr	r3, [r7, #8]
 8000822:	2b03      	cmp	r3, #3
 8000824:	d136      	bne.n	8000894 <fonction_led+0xd8>
		int lednum=atoi(argv[0])*10+atoi(argv[1]);
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	4618      	mov	r0, r3
 800082c:	f00a f9c4 	bl	800abb8 <atoi>
 8000830:	4602      	mov	r2, r0
 8000832:	4613      	mov	r3, r2
 8000834:	009b      	lsls	r3, r3, #2
 8000836:	4413      	add	r3, r2
 8000838:	005b      	lsls	r3, r3, #1
 800083a:	461c      	mov	r4, r3
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	3304      	adds	r3, #4
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	4618      	mov	r0, r3
 8000844:	f00a f9b8 	bl	800abb8 <atoi>
 8000848:	4603      	mov	r3, r0
 800084a:	4423      	add	r3, r4
 800084c:	62bb      	str	r3, [r7, #40]	@ 0x28
		int ledstate=atoi(argv[2]);
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	3308      	adds	r3, #8
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4618      	mov	r0, r3
 8000856:	f00a f9af 	bl	800abb8 <atoi>
 800085a:	6278      	str	r0, [r7, #36]	@ 0x24
		MCP23S17_SetPin(lednum,ledstate );
 800085c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800085e:	b2db      	uxtb	r3, r3
 8000860:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000862:	b2d2      	uxtb	r2, r2
 8000864:	4611      	mov	r1, r2
 8000866:	4618      	mov	r0, r3
 8000868:	f7ff feea 	bl	8000640 <MCP23S17_SetPin>
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "LED n°%d\r\n",lednum);
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8000872:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000874:	4a14      	ldr	r2, [pc, #80]	@ (80008c8 <fonction_led+0x10c>)
 8000876:	2128      	movs	r1, #40	@ 0x28
 8000878:	f00a fafa 	bl	800ae70 <sniprintf>
 800087c:	6238      	str	r0, [r7, #32]
			h_shell->drv.transmit(h_shell->print_buffer, size);
 800087e:	68fb      	ldr	r3, [r7, #12]
 8000880:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8000884:	68fa      	ldr	r2, [r7, #12]
 8000886:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800088a:	6a39      	ldr	r1, [r7, #32]
 800088c:	b289      	uxth	r1, r1
 800088e:	4610      	mov	r0, r2
 8000890:	4798      	blx	r3
 8000892:	e014      	b.n	80008be <fonction_led+0x102>

	}
	else{
		int size = snprintf(h_shell->print_buffer, BUFFER_SIZE, "mauvais arg\r\n");
 8000894:	68fb      	ldr	r3, [r7, #12]
 8000896:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 800089a:	4a0c      	ldr	r2, [pc, #48]	@ (80008cc <fonction_led+0x110>)
 800089c:	2128      	movs	r1, #40	@ 0x28
 800089e:	4618      	mov	r0, r3
 80008a0:	f00a fae6 	bl	800ae70 <sniprintf>
 80008a4:	62f8      	str	r0, [r7, #44]	@ 0x2c
		h_shell->drv.transmit(h_shell->print_buffer, size);
 80008a6:	68fb      	ldr	r3, [r7, #12]
 80008a8:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80008ac:	68fa      	ldr	r2, [r7, #12]
 80008ae:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80008b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80008b4:	b289      	uxth	r1, r1
 80008b6:	4610      	mov	r0, r2
 80008b8:	4798      	blx	r3
		return 0;
 80008ba:	2300      	movs	r3, #0
 80008bc:	e000      	b.n	80008c0 <fonction_led+0x104>
	}



	return 1;
 80008be:	2301      	movs	r3, #1
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	3734      	adds	r7, #52	@ 0x34
 80008c4:	46bd      	mov	sp, r7
 80008c6:	bd90      	pop	{r4, r7, pc}
 80008c8:	0800bff0 	.word	0x0800bff0
 80008cc:	0800bffc 	.word	0x0800bffc

080008d0 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80008dc:	68fb      	ldr	r3, [r7, #12]
 80008de:	4a07      	ldr	r2, [pc, #28]	@ (80008fc <vApplicationGetIdleTaskMemory+0x2c>)
 80008e0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80008e2:	68bb      	ldr	r3, [r7, #8]
 80008e4:	4a06      	ldr	r2, [pc, #24]	@ (8000900 <vApplicationGetIdleTaskMemory+0x30>)
 80008e6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	2280      	movs	r2, #128	@ 0x80
 80008ec:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80008ee:	bf00      	nop
 80008f0:	3714      	adds	r7, #20
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000098 	.word	0x20000098
 8000900:	20000138 	.word	0x20000138

08000904 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000904:	b5b0      	push	{r4, r5, r7, lr}
 8000906:	b096      	sub	sp, #88	@ 0x58
 8000908:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	uartRxQueue = xQueueCreate(128, sizeof(uint8_t));
 800090a:	2200      	movs	r2, #0
 800090c:	2101      	movs	r1, #1
 800090e:	2080      	movs	r0, #128	@ 0x80
 8000910:	f008 fb30 	bl	8008f74 <xQueueGenericCreate>
 8000914:	4603      	mov	r3, r0
 8000916:	4a1e      	ldr	r2, [pc, #120]	@ (8000990 <MX_FREERTOS_Init+0x8c>)
 8000918:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 800091a:	4b1e      	ldr	r3, [pc, #120]	@ (8000994 <MX_FREERTOS_Init+0x90>)
 800091c:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 8000920:	461d      	mov	r5, r3
 8000922:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000924:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000926:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800092a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800092e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000932:	2100      	movs	r1, #0
 8000934:	4618      	mov	r0, r3
 8000936:	f008 f99e 	bl	8008c76 <osThreadCreate>
 800093a:	4603      	mov	r3, r0
 800093c:	4a16      	ldr	r2, [pc, #88]	@ (8000998 <MX_FREERTOS_Init+0x94>)
 800093e:	6013      	str	r3, [r2, #0]

  /* definition and creation of SecondTask */
  osThreadDef(SecondTask, StartTask02, osPriorityNormal, 0, 256);
 8000940:	4b16      	ldr	r3, [pc, #88]	@ (800099c <MX_FREERTOS_Init+0x98>)
 8000942:	f107 0420 	add.w	r4, r7, #32
 8000946:	461d      	mov	r5, r3
 8000948:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800094a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800094c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000950:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  SecondTaskHandle = osThreadCreate(osThread(SecondTask), NULL);
 8000954:	f107 0320 	add.w	r3, r7, #32
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f008 f98b 	bl	8008c76 <osThreadCreate>
 8000960:	4603      	mov	r3, r0
 8000962:	4a0f      	ldr	r2, [pc, #60]	@ (80009a0 <MX_FREERTOS_Init+0x9c>)
 8000964:	6013      	str	r3, [r2, #0]

  /* definition and creation of ShellTask */
  osThreadDef(ShellTask, Startshelltask, osPriorityNormal, 0, 256);
 8000966:	4b0f      	ldr	r3, [pc, #60]	@ (80009a4 <MX_FREERTOS_Init+0xa0>)
 8000968:	1d3c      	adds	r4, r7, #4
 800096a:	461d      	mov	r5, r3
 800096c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800096e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000970:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000974:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  ShellTaskHandle = osThreadCreate(osThread(ShellTask), NULL);
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2100      	movs	r1, #0
 800097c:	4618      	mov	r0, r3
 800097e:	f008 f97a 	bl	8008c76 <osThreadCreate>
 8000982:	4603      	mov	r3, r0
 8000984:	4a08      	ldr	r2, [pc, #32]	@ (80009a8 <MX_FREERTOS_Init+0xa4>)
 8000986:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000988:	bf00      	nop
 800098a:	3758      	adds	r7, #88	@ 0x58
 800098c:	46bd      	mov	sp, r7
 800098e:	bdb0      	pop	{r4, r5, r7, pc}
 8000990:	20000088 	.word	0x20000088
 8000994:	0800c018 	.word	0x0800c018
 8000998:	2000008c 	.word	0x2000008c
 800099c:	0800c040 	.word	0x0800c040
 80009a0:	20000090 	.word	0x20000090
 80009a4:	0800c068 	.word	0x0800c068
 80009a8:	20000094 	.word	0x20000094

080009ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  /* Infinite loop */
  for(;;)
  {


	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80009b4:	2120      	movs	r1, #32
 80009b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009ba:	f001 ffb9 	bl	8002930 <HAL_GPIO_TogglePin>
    osDelay(100);
 80009be:	2064      	movs	r0, #100	@ 0x64
 80009c0:	f008 f9a5 	bl	8008d0e <osDelay>
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80009c4:	bf00      	nop
 80009c6:	e7f5      	b.n	80009b4 <StartDefaultTask+0x8>

080009c8 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
    HAL_SAI_Receive_DMA(&hsai_BlockB2,i2s_rx_buf,AUDIO_BUF_BYTES / 2);
 80009d0:	2210      	movs	r2, #16
 80009d2:	4913      	ldr	r1, [pc, #76]	@ (8000a20 <StartTask02+0x58>)
 80009d4:	4813      	ldr	r0, [pc, #76]	@ (8000a24 <StartTask02+0x5c>)
 80009d6:	f005 f9ed 	bl	8005db4 <HAL_SAI_Receive_DMA>

    HAL_SAI_Transmit_DMA(&hsai_BlockA2,i2s_tx_buf,AUDIO_BUF_BYTES / 2);
 80009da:	2210      	movs	r2, #16
 80009dc:	4912      	ldr	r1, [pc, #72]	@ (8000a28 <StartTask02+0x60>)
 80009de:	4813      	ldr	r0, [pc, #76]	@ (8000a2c <StartTask02+0x64>)
 80009e0:	f005 f938 	bl	8005c54 <HAL_SAI_Transmit_DMA>
  for(;;)
  {



	        if (rx_half_flag)
 80009e4:	4b12      	ldr	r3, [pc, #72]	@ (8000a30 <StartTask02+0x68>)
 80009e6:	781b      	ldrb	r3, [r3, #0]
 80009e8:	b2db      	uxtb	r3, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d007      	beq.n	80009fe <StartTask02+0x36>
	        {
	            rx_half_flag = 0;
 80009ee:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <StartTask02+0x68>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	701a      	strb	r2, [r3, #0]
	            memcpy(&i2s_tx_buf[0],&i2s_rx_buf[0],AUDIO_HALF_BYTES);
 80009f4:	2210      	movs	r2, #16
 80009f6:	490a      	ldr	r1, [pc, #40]	@ (8000a20 <StartTask02+0x58>)
 80009f8:	480b      	ldr	r0, [pc, #44]	@ (8000a28 <StartTask02+0x60>)
 80009fa:	f00a fb8c 	bl	800b116 <memcpy>
	        }
	        if (rx_full_flag)
 80009fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000a34 <StartTask02+0x6c>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	b2db      	uxtb	r3, r3
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d007      	beq.n	8000a18 <StartTask02+0x50>
	        {
	            rx_full_flag = 0;
 8000a08:	4b0a      	ldr	r3, [pc, #40]	@ (8000a34 <StartTask02+0x6c>)
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	701a      	strb	r2, [r3, #0]
	            memcpy(&i2s_tx_buf[AUDIO_HALF_BYTES],&i2s_rx_buf[AUDIO_HALF_BYTES],AUDIO_HALF_BYTES);
 8000a0e:	2210      	movs	r2, #16
 8000a10:	4909      	ldr	r1, [pc, #36]	@ (8000a38 <StartTask02+0x70>)
 8000a12:	480a      	ldr	r0, [pc, #40]	@ (8000a3c <StartTask02+0x74>)
 8000a14:	f00a fb7f 	bl	800b116 <memcpy>
	        }

    osDelay(1);
 8000a18:	2001      	movs	r0, #1
 8000a1a:	f008 f978 	bl	8008d0e <osDelay>
	        if (rx_half_flag)
 8000a1e:	e7e1      	b.n	80009e4 <StartTask02+0x1c>
 8000a20:	2000038c 	.word	0x2000038c
 8000a24:	2000083c 	.word	0x2000083c
 8000a28:	200003ac 	.word	0x200003ac
 8000a2c:	200007b8 	.word	0x200007b8
 8000a30:	200003cc 	.word	0x200003cc
 8000a34:	200003cd 	.word	0x200003cd
 8000a38:	2000039c 	.word	0x2000039c
 8000a3c:	200003bc 	.word	0x200003bc

08000a40 <Startshelltask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Startshelltask */
void Startshelltask(void const * argument)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Startshelltask */


	  shell_init(&shellstruct);
 8000a48:	480b      	ldr	r0, [pc, #44]	@ (8000a78 <Startshelltask+0x38>)
 8000a4a:	f000 fd23 	bl	8001494 <shell_init>
	  shell_add(&shellstruct, 'f', fonction, "Une fonction inutile");
 8000a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8000a7c <Startshelltask+0x3c>)
 8000a50:	4a0b      	ldr	r2, [pc, #44]	@ (8000a80 <Startshelltask+0x40>)
 8000a52:	2166      	movs	r1, #102	@ 0x66
 8000a54:	4808      	ldr	r0, [pc, #32]	@ (8000a78 <Startshelltask+0x38>)
 8000a56:	f000 fd81 	bl	800155c <shell_add>
	  shell_add(&shellstruct, 'l', fonction_led, "control des led");
 8000a5a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a84 <Startshelltask+0x44>)
 8000a5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000a88 <Startshelltask+0x48>)
 8000a5e:	216c      	movs	r1, #108	@ 0x6c
 8000a60:	4805      	ldr	r0, [pc, #20]	@ (8000a78 <Startshelltask+0x38>)
 8000a62:	f000 fd7b 	bl	800155c <shell_add>
  /* Infinite loop */
  for(;;)
  {

	shell_run(&shellstruct);
 8000a66:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <Startshelltask+0x38>)
 8000a68:	f000 fe24 	bl	80016b4 <shell_run>
    osDelay(100);
 8000a6c:	2064      	movs	r0, #100	@ 0x64
 8000a6e:	f008 f94e 	bl	8008d0e <osDelay>
	shell_run(&shellstruct);
 8000a72:	bf00      	nop
 8000a74:	e7f7      	b.n	8000a66 <Startshelltask+0x26>
 8000a76:	bf00      	nop
 8000a78:	200003d0 	.word	0x200003d0
 8000a7c:	0800c084 	.word	0x0800c084
 8000a80:	0800077d 	.word	0x0800077d
 8000a84:	0800c09c 	.word	0x0800c09c
 8000a88:	080007bd 	.word	0x080007bd

08000a8c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08a      	sub	sp, #40	@ 0x28
 8000a90:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a92:	f107 0314 	add.w	r3, r7, #20
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa2:	4b35      	ldr	r3, [pc, #212]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000aa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa6:	4a34      	ldr	r2, [pc, #208]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000aa8:	f043 0304 	orr.w	r3, r3, #4
 8000aac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aae:	4b32      	ldr	r3, [pc, #200]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ab0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab2:	f003 0304 	and.w	r3, r3, #4
 8000ab6:	613b      	str	r3, [r7, #16]
 8000ab8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aba:	4b2f      	ldr	r3, [pc, #188]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abe:	4a2e      	ldr	r2, [pc, #184]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ac0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ac4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad2:	4b29      	ldr	r3, [pc, #164]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad6:	4a28      	ldr	r2, [pc, #160]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ad8:	f043 0301 	orr.w	r3, r3, #1
 8000adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ade:	4b26      	ldr	r3, [pc, #152]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aea:	4b23      	ldr	r3, [pc, #140]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000aec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aee:	4a22      	ldr	r2, [pc, #136]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000af0:	f043 0302 	orr.w	r3, r3, #2
 8000af4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000af6:	4b20      	ldr	r3, [pc, #128]	@ (8000b78 <MX_GPIO_Init+0xec>)
 8000af8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afa:	f003 0302 	and.w	r3, r3, #2
 8000afe:	607b      	str	r3, [r7, #4]
 8000b00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|LD2_Pin, GPIO_PIN_RESET);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2121      	movs	r1, #33	@ 0x21
 8000b06:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b0a:	f001 fef9 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VU_CS_GPIO_Port, VU_CS_Pin, GPIO_PIN_RESET);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2180      	movs	r1, #128	@ 0x80
 8000b12:	481a      	ldr	r0, [pc, #104]	@ (8000b7c <MX_GPIO_Init+0xf0>)
 8000b14:	f001 fef4 	bl	8002900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b1e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b22:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b24:	2300      	movs	r3, #0
 8000b26:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b28:	f107 0314 	add.w	r3, r7, #20
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	4814      	ldr	r0, [pc, #80]	@ (8000b80 <MX_GPIO_Init+0xf4>)
 8000b30:	f001 fd3c 	bl	80025ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 LD2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|LD2_Pin;
 8000b34:	2321      	movs	r3, #33	@ 0x21
 8000b36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b40:	2300      	movs	r3, #0
 8000b42:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b44:	f107 0314 	add.w	r3, r7, #20
 8000b48:	4619      	mov	r1, r3
 8000b4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000b4e:	f001 fd2d 	bl	80025ac <HAL_GPIO_Init>

  /*Configure GPIO pin : VU_CS_Pin */
  GPIO_InitStruct.Pin = VU_CS_Pin;
 8000b52:	2380      	movs	r3, #128	@ 0x80
 8000b54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b56:	2301      	movs	r3, #1
 8000b58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VU_CS_GPIO_Port, &GPIO_InitStruct);
 8000b62:	f107 0314 	add.w	r3, r7, #20
 8000b66:	4619      	mov	r1, r3
 8000b68:	4804      	ldr	r0, [pc, #16]	@ (8000b7c <MX_GPIO_Init+0xf0>)
 8000b6a:	f001 fd1f 	bl	80025ac <HAL_GPIO_Init>

}
 8000b6e:	bf00      	nop
 8000b70:	3728      	adds	r7, #40	@ 0x28
 8000b72:	46bd      	mov	sp, r7
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	48000400 	.word	0x48000400
 8000b80:	48000800 	.word	0x48000800

08000b84 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bfc <MX_I2C2_Init+0x78>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10D19CE4;
 8000b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000b90:	4a1b      	ldr	r2, [pc, #108]	@ (8000c00 <MX_I2C2_Init+0x7c>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000b94:	4b18      	ldr	r3, [pc, #96]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000b9c:	2201      	movs	r2, #1
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bac:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb2:	4b11      	ldr	r3, [pc, #68]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bb8:	4b0f      	ldr	r3, [pc, #60]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000bbe:	480e      	ldr	r0, [pc, #56]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000bc0:	f001 fed0 	bl	8002964 <HAL_I2C_Init>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000bca:	f000 f999 	bl	8000f00 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bce:	2100      	movs	r1, #0
 8000bd0:	4809      	ldr	r0, [pc, #36]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000bd2:	f002 fc53 	bl	800347c <HAL_I2CEx_ConfigAnalogFilter>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000bdc:	f000 f990 	bl	8000f00 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000be0:	2100      	movs	r1, #0
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <MX_I2C2_Init+0x74>)
 8000be4:	f002 fc95 	bl	8003512 <HAL_I2CEx_ConfigDigitalFilter>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000bee:	f000 f987 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000bf2:	bf00      	nop
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000338 	.word	0x20000338
 8000bfc:	40005800 	.word	0x40005800
 8000c00:	10d19ce4 	.word	0x10d19ce4

08000c04 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b0ac      	sub	sp, #176	@ 0xb0
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2288      	movs	r2, #136	@ 0x88
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f00a f99c 	bl	800af62 <memset>
  if(i2cHandle->Instance==I2C2)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a21      	ldr	r2, [pc, #132]	@ (8000cb4 <HAL_I2C_MspInit+0xb0>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d13b      	bne.n	8000cac <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000c34:	2380      	movs	r3, #128	@ 0x80
 8000c36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4618      	mov	r0, r3
 8000c42:	f003 fb49 	bl	80042d8 <HAL_RCCEx_PeriphCLKConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000c4c:	f000 f958 	bl	8000f00 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c50:	4b19      	ldr	r3, [pc, #100]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c54:	4a18      	ldr	r2, [pc, #96]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c56:	f043 0302 	orr.w	r3, r3, #2
 8000c5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5c:	4b16      	ldr	r3, [pc, #88]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000c68:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000c6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c70:	2312      	movs	r3, #18
 8000c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000c82:	2304      	movs	r3, #4
 8000c84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <HAL_I2C_MspInit+0xb8>)
 8000c90:	f001 fc8c 	bl	80025ac <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000c94:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c98:	4a07      	ldr	r2, [pc, #28]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c9a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ca4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000cac:	bf00      	nop
 8000cae:	37b0      	adds	r7, #176	@ 0xb0
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40005800 	.word	0x40005800
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	48000400 	.word	0x48000400

08000cc0 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000cc8:	1d39      	adds	r1, r7, #4
 8000cca:	f04f 33ff 	mov.w	r3, #4294967295
 8000cce:	2201      	movs	r2, #1
 8000cd0:	4803      	ldr	r0, [pc, #12]	@ (8000ce0 <__io_putchar+0x20>)
 8000cd2:	f006 fc15 	bl	8007500 <HAL_UART_Transmit>

	return ch;
 8000cd6:	687b      	ldr	r3, [r7, #4]
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000a08 	.word	0x20000a08

08000ce4 <HAL_SAI_RxHalfCpltCallback>:

void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	b083      	sub	sp, #12
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	4a06      	ldr	r2, [pc, #24]	@ (8000d08 <HAL_SAI_RxHalfCpltCallback+0x24>)
 8000cf0:	4293      	cmp	r3, r2
 8000cf2:	d102      	bne.n	8000cfa <HAL_SAI_RxHalfCpltCallback+0x16>
    {
        rx_half_flag = 1;
 8000cf4:	4b05      	ldr	r3, [pc, #20]	@ (8000d0c <HAL_SAI_RxHalfCpltCallback+0x28>)
 8000cf6:	2201      	movs	r2, #1
 8000cf8:	701a      	strb	r2, [r3, #0]
    }
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d04:	4770      	bx	lr
 8000d06:	bf00      	nop
 8000d08:	2000083c 	.word	0x2000083c
 8000d0c:	200003cc 	.word	0x200003cc

08000d10 <HAL_SAI_RxCpltCallback>:

void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
    if (hsai == &hsai_BlockB2)
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	4a06      	ldr	r2, [pc, #24]	@ (8000d34 <HAL_SAI_RxCpltCallback+0x24>)
 8000d1c:	4293      	cmp	r3, r2
 8000d1e:	d102      	bne.n	8000d26 <HAL_SAI_RxCpltCallback+0x16>
    {
        rx_full_flag = 1;
 8000d20:	4b05      	ldr	r3, [pc, #20]	@ (8000d38 <HAL_SAI_RxCpltCallback+0x28>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	701a      	strb	r2, [r3, #0]
    }
}
 8000d26:	bf00      	nop
 8000d28:	370c      	adds	r7, #12
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	2000083c 	.word	0x2000083c
 8000d38:	200003cd 	.word	0x200003cd

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d42:	f001 f877 	bl	8001e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d46:	f000 f84d 	bl	8000de4 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000d4a:	f000 f89c 	bl	8000e86 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d4e:	f7ff fe9d 	bl	8000a8c <MX_GPIO_Init>
  MX_DMA_Init();
 8000d52:	f7ff fced 	bl	8000730 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000d56:	f000 ff9b 	bl	8001c90 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 8000d5a:	f7ff ff13 	bl	8000b84 <MX_I2C2_Init>
  MX_SAI2_Init();
 8000d5e:	f000 f8d5 	bl	8000f0c <MX_SAI2_Init>
  MX_SPI3_Init();
 8000d62:	f000 fd65 	bl	8001830 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  __HAL_SAI_ENABLE(&hsai_BlockA2);
 8000d66:	4b19      	ldr	r3, [pc, #100]	@ (8000dcc <main+0x90>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	681a      	ldr	r2, [r3, #0]
 8000d6c:	4b17      	ldr	r3, [pc, #92]	@ (8000dcc <main+0x90>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d74:	601a      	str	r2, [r3, #0]
  __HAL_SAI_ENABLE(&hsai_BlockB2);
 8000d76:	4b16      	ldr	r3, [pc, #88]	@ (8000dd0 <main+0x94>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	681a      	ldr	r2, [r3, #0]
 8000d7c:	4b14      	ldr	r3, [pc, #80]	@ (8000dd0 <main+0x94>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000d84:	601a      	str	r2, [r3, #0]
  HAL_Delay(10);
 8000d86:	200a      	movs	r0, #10
 8000d88:	f001 f894 	bl	8001eb4 <HAL_Delay>

  printf("test123test\n\r");
 8000d8c:	4811      	ldr	r0, [pc, #68]	@ (8000dd4 <main+0x98>)
 8000d8e:	f00a f85d 	bl	800ae4c <iprintf>

  MCP23S17_Init();
 8000d92:	f7ff fc91 	bl	80006b8 <MCP23S17_Init>
  uint16_t sgtl_address = 0x14;
 8000d96:	2314      	movs	r3, #20
 8000d98:	81fb      	strh	r3, [r7, #14]
  uint16_t data;
  h_sgtl5000_t h_sgtl5000;
  h_sgtl5000.hi2c = &hi2c2;
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd8 <main+0x9c>)
 8000d9c:	607b      	str	r3, [r7, #4]
  h_sgtl5000.dev_address = sgtl_address;
 8000d9e:	89fb      	ldrh	r3, [r7, #14]
 8000da0:	813b      	strh	r3, [r7, #8]

	sgtl5000_init(&h_sgtl5000);
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	4618      	mov	r0, r3
 8000da6:	f000 fa8c 	bl	80012c2 <sgtl5000_init>

    memset(i2s_rx_buf, 0, sizeof(i2s_rx_buf));
 8000daa:	2220      	movs	r2, #32
 8000dac:	2100      	movs	r1, #0
 8000dae:	480b      	ldr	r0, [pc, #44]	@ (8000ddc <main+0xa0>)
 8000db0:	f00a f8d7 	bl	800af62 <memset>
    memset(i2s_tx_buf, 0, sizeof(i2s_tx_buf));
 8000db4:	2220      	movs	r2, #32
 8000db6:	2100      	movs	r1, #0
 8000db8:	4809      	ldr	r0, [pc, #36]	@ (8000de0 <main+0xa4>)
 8000dba:	f00a f8d2 	bl	800af62 <memset>


  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000dbe:	f7ff fda1 	bl	8000904 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000dc2:	f007 ff51 	bl	8008c68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000dc6:	bf00      	nop
 8000dc8:	e7fd      	b.n	8000dc6 <main+0x8a>
 8000dca:	bf00      	nop
 8000dcc:	200007b8 	.word	0x200007b8
 8000dd0:	2000083c 	.word	0x2000083c
 8000dd4:	0800c0ac 	.word	0x0800c0ac
 8000dd8:	20000338 	.word	0x20000338
 8000ddc:	2000038c 	.word	0x2000038c
 8000de0:	200003ac 	.word	0x200003ac

08000de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b096      	sub	sp, #88	@ 0x58
 8000de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dea:	f107 0314 	add.w	r3, r7, #20
 8000dee:	2244      	movs	r2, #68	@ 0x44
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f00a f8b5 	bl	800af62 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df8:	463b      	mov	r3, r7
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	601a      	str	r2, [r3, #0]
 8000dfe:	605a      	str	r2, [r3, #4]
 8000e00:	609a      	str	r2, [r3, #8]
 8000e02:	60da      	str	r2, [r3, #12]
 8000e04:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000e06:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000e0a:	f002 fbdd 	bl	80035c8 <HAL_PWREx_ControlVoltageScaling>
 8000e0e:	4603      	mov	r3, r0
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d001      	beq.n	8000e18 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000e14:	f000 f874 	bl	8000f00 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e20:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e22:	2310      	movs	r3, #16
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e26:	2302      	movs	r3, #2
 8000e28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000e2e:	2301      	movs	r3, #1
 8000e30:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e32:	230a      	movs	r3, #10
 8000e34:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000e36:	2307      	movs	r3, #7
 8000e38:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000e3e:	2302      	movs	r3, #2
 8000e40:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e42:	f107 0314 	add.w	r3, r7, #20
 8000e46:	4618      	mov	r0, r3
 8000e48:	f002 fc14 	bl	8003674 <HAL_RCC_OscConfig>
 8000e4c:	4603      	mov	r3, r0
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d001      	beq.n	8000e56 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000e52:	f000 f855 	bl	8000f00 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e56:	230f      	movs	r3, #15
 8000e58:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e66:	2300      	movs	r3, #0
 8000e68:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000e6a:	463b      	mov	r3, r7
 8000e6c:	2104      	movs	r1, #4
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f002 ffdc 	bl	8003e2c <HAL_RCC_ClockConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e7a:	f000 f841 	bl	8000f00 <Error_Handler>
  }
}
 8000e7e:	bf00      	nop
 8000e80:	3758      	adds	r7, #88	@ 0x58
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b0a2      	sub	sp, #136	@ 0x88
 8000e8a:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e8c:	463b      	mov	r3, r7
 8000e8e:	2288      	movs	r2, #136	@ 0x88
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f00a f865 	bl	800af62 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8000e98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e9c:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI1;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	66bb      	str	r3, [r7, #104]	@ 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 13;
 8000eaa:	230d      	movs	r3, #13
 8000eac:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV17;
 8000eae:	2311      	movs	r3, #17
 8000eb0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK;
 8000eba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ebe:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ec0:	463b      	mov	r3, r7
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f003 fa08 	bl	80042d8 <HAL_RCCEx_PeriphCLKConfig>
 8000ec8:	4603      	mov	r3, r0
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d001      	beq.n	8000ed2 <PeriphCommonClock_Config+0x4c>
  {
    Error_Handler();
 8000ece:	f000 f817 	bl	8000f00 <Error_Handler>
  }
}
 8000ed2:	bf00      	nop
 8000ed4:	3788      	adds	r7, #136	@ 0x88
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
	...

08000edc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000eea:	4293      	cmp	r3, r2
 8000eec:	d101      	bne.n	8000ef2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000eee:	f000 ffc1 	bl	8001e74 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	40012c00 	.word	0x40012c00

08000f00 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f04:	b672      	cpsid	i
}
 8000f06:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <Error_Handler+0x8>

08000f0c <MX_SAI2_Init>:
DMA_HandleTypeDef hdma_sai2_a;
DMA_HandleTypeDef hdma_sai2_b;

/* SAI2 init function */
void MX_SAI2_Init(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */

  hsai_BlockA2.Instance = SAI2_Block_A;
 8000f10:	4b2a      	ldr	r3, [pc, #168]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f12:	4a2b      	ldr	r2, [pc, #172]	@ (8000fc0 <MX_SAI2_Init+0xb4>)
 8000f14:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000f16:	4b29      	ldr	r3, [pc, #164]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000f1c:	4b27      	ldr	r3, [pc, #156]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f22:	4b26      	ldr	r3, [pc, #152]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000f28:	4b24      	ldr	r3, [pc, #144]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f2e:	4b23      	ldr	r3, [pc, #140]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_48K;
 8000f34:	4b21      	ldr	r3, [pc, #132]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f36:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8000f3a:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f42:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f48:	4b1c      	ldr	r3, [pc, #112]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f4e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f54:	2302      	movs	r3, #2
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	4818      	ldr	r0, [pc, #96]	@ (8000fbc <MX_SAI2_Init+0xb0>)
 8000f5c:	f004 fcd6 	bl	800590c <HAL_SAI_InitProtocol>
 8000f60:	4603      	mov	r3, r0
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	d001      	beq.n	8000f6a <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f66:	f7ff ffcb 	bl	8000f00 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f6a:	4b16      	ldr	r3, [pc, #88]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f6c:	4a16      	ldr	r2, [pc, #88]	@ (8000fc8 <MX_SAI2_Init+0xbc>)
 8000f6e:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f70:	4b14      	ldr	r3, [pc, #80]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f72:	2203      	movs	r2, #3
 8000f74:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f7c:	4b11      	ldr	r3, [pc, #68]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f82:	4b10      	ldr	r3, [pc, #64]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f88:	4b0e      	ldr	r3, [pc, #56]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f94:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f9a:	4b0a      	ldr	r3, [pc, #40]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	4807      	ldr	r0, [pc, #28]	@ (8000fc4 <MX_SAI2_Init+0xb8>)
 8000fa8:	f004 fcb0 	bl	800590c <HAL_SAI_InitProtocol>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000fb2:	f7ff ffa5 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200007b8 	.word	0x200007b8
 8000fc0:	40015804 	.word	0x40015804
 8000fc4:	2000083c 	.word	0x2000083c
 8000fc8:	40015824 	.word	0x40015824

08000fcc <HAL_SAI_MspInit>:
static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* saiHandle)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b08a      	sub	sp, #40	@ 0x28
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(saiHandle->Instance==SAI2_Block_A)
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a5d      	ldr	r2, [pc, #372]	@ (8001150 <HAL_SAI_MspInit+0x184>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d157      	bne.n	800108e <HAL_SAI_MspInit+0xc2>
    {
    /* SAI2 clock enable */
    if (SAI2_client == 0)
 8000fde:	4b5d      	ldr	r3, [pc, #372]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d10b      	bne.n	8000ffe <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8000fe6:	4b5c      	ldr	r3, [pc, #368]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fea:	4a5b      	ldr	r2, [pc, #364]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 8000fec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ff0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000ff2:	4b59      	ldr	r3, [pc, #356]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 8000ff4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ffa:	613b      	str	r3, [r7, #16]
 8000ffc:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8000ffe:	4b55      	ldr	r3, [pc, #340]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	3301      	adds	r3, #1
 8001004:	4a53      	ldr	r2, [pc, #332]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 8001006:	6013      	str	r3, [r2, #0]
    PB12     ------> SAI2_FS_A
    PB13     ------> SAI2_SCK_A
    PB14     ------> SAI2_MCLK_A
    PB15     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8001008:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 800100c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800100e:	2302      	movs	r3, #2
 8001010:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001012:	2300      	movs	r3, #0
 8001014:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 800101a:	230d      	movs	r3, #13
 800101c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800101e:	f107 0314 	add.w	r3, r7, #20
 8001022:	4619      	mov	r1, r3
 8001024:	484d      	ldr	r0, [pc, #308]	@ (800115c <HAL_SAI_MspInit+0x190>)
 8001026:	f001 fac1 	bl	80025ac <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA1_Channel6;
 800102a:	4b4d      	ldr	r3, [pc, #308]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800102c:	4a4d      	ldr	r2, [pc, #308]	@ (8001164 <HAL_SAI_MspInit+0x198>)
 800102e:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Request = DMA_REQUEST_1;
 8001030:	4b4b      	ldr	r3, [pc, #300]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001032:	2201      	movs	r2, #1
 8001034:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001036:	4b4a      	ldr	r3, [pc, #296]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001038:	2210      	movs	r2, #16
 800103a:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 800103c:	4b48      	ldr	r3, [pc, #288]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8001042:	4b47      	ldr	r3, [pc, #284]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001044:	2280      	movs	r2, #128	@ 0x80
 8001046:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001048:	4b45      	ldr	r3, [pc, #276]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800104a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800104e:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001050:	4b43      	ldr	r3, [pc, #268]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001052:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001056:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8001058:	4b41      	ldr	r3, [pc, #260]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800105a:	2220      	movs	r2, #32
 800105c:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_MEDIUM;
 800105e:	4b40      	ldr	r3, [pc, #256]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001060:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001064:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8001066:	483e      	ldr	r0, [pc, #248]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001068:	f001 f82a 	bl	80020c0 <HAL_DMA_Init>
 800106c:	4603      	mov	r3, r0
 800106e:	2b00      	cmp	r3, #0
 8001070:	d001      	beq.n	8001076 <HAL_SAI_MspInit+0xaa>
    {
      Error_Handler();
 8001072:	f7ff ff45 	bl	8000f00 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_a);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	4a39      	ldr	r2, [pc, #228]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800107a:	671a      	str	r2, [r3, #112]	@ 0x70
 800107c:	4a38      	ldr	r2, [pc, #224]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_a);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a36      	ldr	r2, [pc, #216]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 8001086:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001088:	4a35      	ldr	r2, [pc, #212]	@ (8001160 <HAL_SAI_MspInit+0x194>)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if(saiHandle->Instance==SAI2_Block_B)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	4a35      	ldr	r2, [pc, #212]	@ (8001168 <HAL_SAI_MspInit+0x19c>)
 8001094:	4293      	cmp	r3, r2
 8001096:	d157      	bne.n	8001148 <HAL_SAI_MspInit+0x17c>
    {
      /* SAI2 clock enable */
      if (SAI2_client == 0)
 8001098:	4b2e      	ldr	r3, [pc, #184]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	2b00      	cmp	r3, #0
 800109e:	d10b      	bne.n	80010b8 <HAL_SAI_MspInit+0xec>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 80010a0:	4b2d      	ldr	r3, [pc, #180]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 80010a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010a4:	4a2c      	ldr	r2, [pc, #176]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 80010a6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80010aa:	6613      	str	r3, [r2, #96]	@ 0x60
 80010ac:	4b2a      	ldr	r3, [pc, #168]	@ (8001158 <HAL_SAI_MspInit+0x18c>)
 80010ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80010b0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80010b4:	60fb      	str	r3, [r7, #12]
 80010b6:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 80010b8:	4b26      	ldr	r3, [pc, #152]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	3301      	adds	r3, #1
 80010be:	4a25      	ldr	r2, [pc, #148]	@ (8001154 <HAL_SAI_MspInit+0x188>)
 80010c0:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PC12     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80010c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c8:	2302      	movs	r3, #2
 80010ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d0:	2300      	movs	r3, #0
 80010d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 80010d4:	230d      	movs	r3, #13
 80010d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80010d8:	f107 0314 	add.w	r3, r7, #20
 80010dc:	4619      	mov	r1, r3
 80010de:	4823      	ldr	r0, [pc, #140]	@ (800116c <HAL_SAI_MspInit+0x1a0>)
 80010e0:	f001 fa64 	bl	80025ac <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA1_Channel7;
 80010e4:	4b22      	ldr	r3, [pc, #136]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 80010e6:	4a23      	ldr	r2, [pc, #140]	@ (8001174 <HAL_SAI_MspInit+0x1a8>)
 80010e8:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Request = DMA_REQUEST_1;
 80010ea:	4b21      	ldr	r3, [pc, #132]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 80010ec:	2201      	movs	r2, #1
 80010ee:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80010f0:	4b1f      	ldr	r3, [pc, #124]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 80010f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 80010fc:	4b1c      	ldr	r3, [pc, #112]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 80010fe:	2280      	movs	r2, #128	@ 0x80
 8001100:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001102:	4b1b      	ldr	r3, [pc, #108]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001104:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001108:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800110a:	4b19      	ldr	r3, [pc, #100]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 800110c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001110:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8001112:	4b17      	ldr	r3, [pc, #92]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001114:	2220      	movs	r2, #32
 8001116:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001118:	4b15      	ldr	r3, [pc, #84]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 800111a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800111e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8001120:	4813      	ldr	r0, [pc, #76]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001122:	f000 ffcd 	bl	80020c0 <HAL_DMA_Init>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <HAL_SAI_MspInit+0x164>
    {
      Error_Handler();
 800112c:	f7ff fee8 	bl	8000f00 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(saiHandle,hdmarx,hdma_sai2_b);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4a0f      	ldr	r2, [pc, #60]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001134:	671a      	str	r2, [r3, #112]	@ 0x70
 8001136:	4a0e      	ldr	r2, [pc, #56]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	6293      	str	r3, [r2, #40]	@ 0x28
    __HAL_LINKDMA(saiHandle,hdmatx,hdma_sai2_b);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4a0c      	ldr	r2, [pc, #48]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001140:	66da      	str	r2, [r3, #108]	@ 0x6c
 8001142:	4a0b      	ldr	r2, [pc, #44]	@ (8001170 <HAL_SAI_MspInit+0x1a4>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6293      	str	r3, [r2, #40]	@ 0x28
    }
}
 8001148:	bf00      	nop
 800114a:	3728      	adds	r7, #40	@ 0x28
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	40015804 	.word	0x40015804
 8001154:	20000950 	.word	0x20000950
 8001158:	40021000 	.word	0x40021000
 800115c:	48000400 	.word	0x48000400
 8001160:	200008c0 	.word	0x200008c0
 8001164:	4002006c 	.word	0x4002006c
 8001168:	40015824 	.word	0x40015824
 800116c:	48000800 	.word	0x48000800
 8001170:	20000908 	.word	0x20000908
 8001174:	40020080 	.word	0x40020080

08001178 <sgtl5000_i2c_read_register>:
		SGTL5000_DAP_COEF_WR_A2_LSB

};

HAL_StatusTypeDef sgtl5000_i2c_read_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t * p_data)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b08a      	sub	sp, #40	@ 0x28
 800117c:	af04      	add	r7, sp, #16
 800117e:	60f8      	str	r0, [r7, #12]
 8001180:	460b      	mov	r3, r1
 8001182:	607a      	str	r2, [r7, #4]
 8001184:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef ret;

	uint8_t buffer[2];

	ret = HAL_I2C_Mem_Read (
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	6818      	ldr	r0, [r3, #0]
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	8899      	ldrh	r1, [r3, #4]
 800118e:	897a      	ldrh	r2, [r7, #10]
 8001190:	f04f 33ff 	mov.w	r3, #4294967295
 8001194:	9302      	str	r3, [sp, #8]
 8001196:	2302      	movs	r3, #2
 8001198:	9301      	str	r3, [sp, #4]
 800119a:	f107 0314 	add.w	r3, r7, #20
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2302      	movs	r3, #2
 80011a2:	f001 fd8f 	bl	8002cc4 <HAL_I2C_Mem_Read>
 80011a6:	4603      	mov	r3, r0
 80011a8:	75fb      	strb	r3, [r7, #23]
			buffer,
			2,
			HAL_MAX_DELAY		// Problems if I put other than HAL_MAX_DELAY WTF
	);

	*p_data = (buffer[0] << 8) | buffer[1];
 80011aa:	7d3b      	ldrb	r3, [r7, #20]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	021b      	lsls	r3, r3, #8
 80011b0:	b21a      	sxth	r2, r3
 80011b2:	7d7b      	ldrb	r3, [r7, #21]
 80011b4:	b21b      	sxth	r3, r3
 80011b6:	4313      	orrs	r3, r2
 80011b8:	b21b      	sxth	r3, r3
 80011ba:	b29a      	uxth	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	801a      	strh	r2, [r3, #0]

	return ret;
 80011c0:	7dfb      	ldrb	r3, [r7, #23]
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <sgtl5000_i2c_write_register>:

HAL_StatusTypeDef sgtl5000_i2c_write_register(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t data)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b088      	sub	sp, #32
 80011ce:	af04      	add	r7, sp, #16
 80011d0:	6078      	str	r0, [r7, #4]
 80011d2:	460b      	mov	r3, r1
 80011d4:	807b      	strh	r3, [r7, #2]
 80011d6:	4613      	mov	r3, r2
 80011d8:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint8_t buffer[2];

	buffer[0] = (data >> 8) & 0xFF;
 80011da:	883b      	ldrh	r3, [r7, #0]
 80011dc:	0a1b      	lsrs	r3, r3, #8
 80011de:	b29b      	uxth	r3, r3
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	733b      	strb	r3, [r7, #12]
	buffer[1] = data & 0xFF;
 80011e4:	883b      	ldrh	r3, [r7, #0]
 80011e6:	b2db      	uxtb	r3, r3
 80011e8:	737b      	strb	r3, [r7, #13]

	ret = HAL_I2C_Mem_Write(
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	6818      	ldr	r0, [r3, #0]
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	8899      	ldrh	r1, [r3, #4]
 80011f2:	887a      	ldrh	r2, [r7, #2]
 80011f4:	f04f 33ff 	mov.w	r3, #4294967295
 80011f8:	9302      	str	r3, [sp, #8]
 80011fa:	2302      	movs	r3, #2
 80011fc:	9301      	str	r3, [sp, #4]
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2302      	movs	r3, #2
 8001206:	f001 fc49 	bl	8002a9c <HAL_I2C_Mem_Write>
 800120a:	4603      	mov	r3, r0
 800120c:	73fb      	strb	r3, [r7, #15]
			buffer,
			2,
			HAL_MAX_DELAY		// WTF
	);

	return ret;
 800120e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3710      	adds	r7, #16
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}

08001218 <sgtl5000_i2c_set_bit>:

HAL_StatusTypeDef sgtl5000_i2c_set_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b084      	sub	sp, #16
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	460b      	mov	r3, r1
 8001222:	807b      	strh	r3, [r7, #2]
 8001224:	4613      	mov	r3, r2
 8001226:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001228:	f107 020c 	add.w	r2, r7, #12
 800122c:	887b      	ldrh	r3, [r7, #2]
 800122e:	4619      	mov	r1, r3
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f7ff ffa1 	bl	8001178 <sgtl5000_i2c_read_register>
 8001236:	4603      	mov	r3, r0
 8001238:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800123a:	7bfb      	ldrb	r3, [r7, #15]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <sgtl5000_i2c_set_bit+0x2c>
	{
		return ret;
 8001240:	7bfb      	ldrb	r3, [r7, #15]
 8001242:	e00d      	b.n	8001260 <sgtl5000_i2c_set_bit+0x48>
	}

	data |= mask;
 8001244:	89ba      	ldrh	r2, [r7, #12]
 8001246:	883b      	ldrh	r3, [r7, #0]
 8001248:	4313      	orrs	r3, r2
 800124a:	b29b      	uxth	r3, r3
 800124c:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 800124e:	89ba      	ldrh	r2, [r7, #12]
 8001250:	887b      	ldrh	r3, [r7, #2]
 8001252:	4619      	mov	r1, r3
 8001254:	6878      	ldr	r0, [r7, #4]
 8001256:	f7ff ffb8 	bl	80011ca <sgtl5000_i2c_write_register>
 800125a:	4603      	mov	r3, r0
 800125c:	73fb      	strb	r3, [r7, #15]
	return ret;
 800125e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001260:	4618      	mov	r0, r3
 8001262:	3710      	adds	r7, #16
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}

08001268 <sgtl5000_i2c_clear_bit>:

HAL_StatusTypeDef sgtl5000_i2c_clear_bit(h_sgtl5000_t * h_sgtl5000, sgtl5000_registers_t reg_address, uint16_t mask)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b084      	sub	sp, #16
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
 8001270:	460b      	mov	r3, r1
 8001272:	807b      	strh	r3, [r7, #2]
 8001274:	4613      	mov	r3, r2
 8001276:	803b      	strh	r3, [r7, #0]
	HAL_StatusTypeDef ret;
	uint16_t data;
	ret = sgtl5000_i2c_read_register(h_sgtl5000, reg_address, &data);
 8001278:	f107 020c 	add.w	r2, r7, #12
 800127c:	887b      	ldrh	r3, [r7, #2]
 800127e:	4619      	mov	r1, r3
 8001280:	6878      	ldr	r0, [r7, #4]
 8001282:	f7ff ff79 	bl	8001178 <sgtl5000_i2c_read_register>
 8001286:	4603      	mov	r3, r0
 8001288:	73fb      	strb	r3, [r7, #15]
	if (ret != HAL_OK)
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <sgtl5000_i2c_clear_bit+0x2c>
	{
		return ret;
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	e012      	b.n	80012ba <sgtl5000_i2c_clear_bit+0x52>
	}

	data &= (~mask);
 8001294:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001298:	43db      	mvns	r3, r3
 800129a:	b21a      	sxth	r2, r3
 800129c:	89bb      	ldrh	r3, [r7, #12]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	4013      	ands	r3, r2
 80012a2:	b21b      	sxth	r3, r3
 80012a4:	b29b      	uxth	r3, r3
 80012a6:	81bb      	strh	r3, [r7, #12]

	ret = sgtl5000_i2c_write_register(h_sgtl5000, reg_address, data);
 80012a8:	89ba      	ldrh	r2, [r7, #12]
 80012aa:	887b      	ldrh	r3, [r7, #2]
 80012ac:	4619      	mov	r1, r3
 80012ae:	6878      	ldr	r0, [r7, #4]
 80012b0:	f7ff ff8b 	bl	80011ca <sgtl5000_i2c_write_register>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
	return ret;
 80012b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}

080012c2 <sgtl5000_init>:

HAL_StatusTypeDef sgtl5000_init(h_sgtl5000_t * h_sgtl5000)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	b084      	sub	sp, #16
 80012c6:	af00      	add	r7, sp, #0
 80012c8:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef ret = HAL_OK;
 80012ca:	2300      	movs	r3, #0
 80012cc:	73fb      	strb	r3, [r7, #15]

	// NOTE: This next Write call is needed ONLY if VDDD is
	// externally driven
	// Turn off startup power supplies to save power (Clear bit 12 and 13)
	// Write CHIP_ANA_POWER 0x4260
	mask = (1 << 12) | (1 << 13);
 80012ce:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80012d2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_clear_bit(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 80012d4:	89bb      	ldrh	r3, [r7, #12]
 80012d6:	461a      	mov	r2, r3
 80012d8:	2130      	movs	r1, #48	@ 0x30
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f7ff ffc4 	bl	8001268 <sgtl5000_i2c_clear_bit>
	// NOTE: The next modify call is only needed if both VDDA and
	// VDDIO are greater than 3.1 V
	// Configure the charge pump to use the VDDIO rail (set bit 5 and bit 6)
	// Write CHIP_LINREG_CTRL 0x006C
	// VDDA and VDDIO = 3.3V so it IS necessary
	mask = (1 << 5) | (1 << 6);
 80012e0:	2360      	movs	r3, #96	@ 0x60
 80012e2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_set_bit(h_sgtl5000, SGTL5000_CHIP_LINREG_CTRL, mask);
 80012e4:	89bb      	ldrh	r3, [r7, #12]
 80012e6:	461a      	mov	r2, r3
 80012e8:	2126      	movs	r1, #38	@ 0x26
 80012ea:	6878      	ldr	r0, [r7, #4]
 80012ec:	f7ff ff94 	bl	8001218 <sgtl5000_i2c_set_bit>
	// on the VDDA voltage value.
	// Set ground, ADC, DAC reference voltage (bits 8:4). The value should
	// be set to VDDA/2. This example assumes VDDA = 1.8 V. VDDA/2 = 0.9 V.
	// The bias current should be set to 50% of the nominal value (bits 3:1)
	// Write CHIP_REF_CTRL 0x004E
	mask = 0x01FF;	// VAG_VAL = 1.575V, BIAS_CTRL = -50%, SMALL_POP = 1
 80012f0:	f240 13ff 	movw	r3, #511	@ 0x1ff
 80012f4:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_REF_CTRL, mask);
 80012f6:	89bb      	ldrh	r3, [r7, #12]
 80012f8:	461a      	mov	r2, r3
 80012fa:	2128      	movs	r1, #40	@ 0x28
 80012fc:	6878      	ldr	r0, [r7, #4]
 80012fe:	f7ff ff64 	bl	80011ca <sgtl5000_i2c_write_register>
	// Set LINEOUT reference voltage to VDDIO/2 (1.65 V) (bits 5:0)
	// and bias current (bits 11:8) to the recommended value of 0.36 mA
	// for 10 kOhm load with 1.0 nF capacitance
	// Write CHIP_LINE_OUT_CTRL 0x0322
//	mask = 0x0322;	// LO_VAGCNTRL = 1.65V, OUT_CURRENT = 0.36mA (?)
	mask = 0x031E;
 8001302:	f240 331e 	movw	r3, #798	@ 0x31e
 8001306:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_CTRL, mask);
 8001308:	89bb      	ldrh	r3, [r7, #12]
 800130a:	461a      	mov	r2, r3
 800130c:	212c      	movs	r1, #44	@ 0x2c
 800130e:	6878      	ldr	r0, [r7, #4]
 8001310:	f7ff ff5b 	bl	80011ca <sgtl5000_i2c_write_register>

	// Enable short detect mode for headphone left/right
	// and center channel and set short detect current trip level
	// to 75 mA
	// Write CHIP_SHORT_CTRL 0x1106
	mask = 0x1106;	// MODE_CM = 2, MODE_LR = 1, LVLADJC = 200mA, LVLADJL = 75mA, LVLADJR = 50mA
 8001314:	f241 1306 	movw	r3, #4358	@ 0x1106
 8001318:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SHORT_CTRL, mask);
 800131a:	89bb      	ldrh	r3, [r7, #12]
 800131c:	461a      	mov	r2, r3
 800131e:	213c      	movs	r1, #60	@ 0x3c
 8001320:	6878      	ldr	r0, [r7, #4]
 8001322:	f7ff ff52 	bl	80011ca <sgtl5000_i2c_write_register>

	// Enable Zero-cross detect if needed for HP_OUT (bit 5) and ADC (bit 1)
	// Write CHIP_ANA_CTRL 0x0133
//	mask = 0x0004;	// Unmute all + SELECT_ADC = LINEIN
	mask = 0x0000;	// Unmute all + SELECT_ADC = MIC
 8001326:	2300      	movs	r3, #0
 8001328:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_CTRL, mask);
 800132a:	89bb      	ldrh	r3, [r7, #12]
 800132c:	461a      	mov	r2, r3
 800132e:	2124      	movs	r1, #36	@ 0x24
 8001330:	6878      	ldr	r0, [r7, #4]
 8001332:	f7ff ff4a 	bl	80011ca <sgtl5000_i2c_write_register>

	//------------Power up Inputs/Outputs/Digital Blocks---------
	// Power up LINEOUT, HP, ADC, DAC
	// Write CHIP_ANA_POWER 0x6AFF
	mask = 0x6AFF;	// LINEOUT_POWERUP, ADC_POWERUP, CAPLESS_HEADPHONE_POWERUP, DAC_POWERUP, HEADPHONE_POWERUP, REFTOP_POWERUP, ADC_MONO = stereo
 8001336:	f646 23ff 	movw	r3, #27391	@ 0x6aff
 800133a:	81bb      	strh	r3, [r7, #12]
	// VAG_POWERUP, VCOAMP_POWERUP = 0, LINREG_D_POWERUP, PLL_POWERUP = 0, VDDC_CHRGPMP_POWERUP, STARTUP_POWERUP = 0, LINREG_SIMPLE_POWERUP,
	// DAC_MONO = stereo
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ANA_POWER, mask);
 800133c:	89bb      	ldrh	r3, [r7, #12]
 800133e:	461a      	mov	r2, r3
 8001340:	2130      	movs	r1, #48	@ 0x30
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f7ff ff41 	bl	80011ca <sgtl5000_i2c_write_register>
	// Power up desired digital blocks
	// I2S_IN (bit 0), I2S_OUT (bit 1), DAP (bit 4), DAC (bit 5),
	// ADC (bit 6) are powered on
	// Write CHIP_DIG_POWER 0x0073
	mask = 0x0073;	// I2S_IN_POWERUP, I2S_OUT_POWERUP, DAP_POWERUP, DAC_POWERUP, ADC_POWERUP
 8001348:	2373      	movs	r3, #115	@ 0x73
 800134a:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DIG_POWER, mask);
 800134c:	89bb      	ldrh	r3, [r7, #12]
 800134e:	461a      	mov	r2, r3
 8001350:	2102      	movs	r1, #2
 8001352:	6878      	ldr	r0, [r7, #4]
 8001354:	f7ff ff39 	bl	80011ca <sgtl5000_i2c_write_register>
	// Value = (int)(40*log(VAG_VAL/LO_VAGCNTRL) + 15)
	// Assuming VAG_VAL and LO_VAGCNTRL is set to 0.9 V and
	// 1.65 V respectively, the // left LO vol (bits 12:8) and right LO
	// volume (bits 4:0) value should be set // to 5
	// Write CHIP_LINE_OUT_VOL 0x0505
	mask = 0x1111;	// TODO recalculer
 8001358:	f241 1311 	movw	r3, #4369	@ 0x1111
 800135c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_LINE_OUT_VOL, mask);
 800135e:	89bb      	ldrh	r3, [r7, #12]
 8001360:	461a      	mov	r2, r3
 8001362:	212e      	movs	r1, #46	@ 0x2e
 8001364:	6878      	ldr	r0, [r7, #4]
 8001366:	f7ff ff30 	bl	80011ca <sgtl5000_i2c_write_register>

	// Configure SYS_FS clock to 48 kHz
	// Configure MCLK_FREQ to 256*Fs
	// Modify CHIP_CLK_CTRL->SYS_FS 0x0002 // bits 3:2
	// Modify CHIP_CLK_CTRL->MCLK_FREQ 0x0000 // bits 1:0
	mask = 0x0004;	// SYS_FS = 48kHz
 800136a:	2304      	movs	r3, #4
 800136c:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_CLK_CTRL, mask);
 800136e:	89bb      	ldrh	r3, [r7, #12]
 8001370:	461a      	mov	r2, r3
 8001372:	2104      	movs	r1, #4
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f7ff ff28 	bl	80011ca <sgtl5000_i2c_write_register>
	// Configure the I2S clocks in master mode
	// NOTE: I2S LRCLK is same as the system sample clock
	// Modify CHIP_I2S_CTRL->MS 0x0001 // bit 7
	// Non, on reste en slave!
	mask = 0x0130;	// DLEN = 16 bits
 800137a:	f44f 7398 	mov.w	r3, #304	@ 0x130
 800137e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_I2S_CTRL, mask);
 8001380:	89bb      	ldrh	r3, [r7, #12]
 8001382:	461a      	mov	r2, r3
 8001384:	2106      	movs	r1, #6
 8001386:	6878      	ldr	r0, [r7, #4]
 8001388:	f7ff ff1f 	bl	80011ca <sgtl5000_i2c_write_register>
	// Laissons tout par défaut pour l'instant
//	mask = 0x0000;	// ADC -> DAC
//	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_SSS_CTRL, mask);

	/* Le reste */
	mask = 0x0000;	// Unmute
 800138c:	2300      	movs	r3, #0
 800138e:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_ADCDAC_CTRL, mask);
 8001390:	89bb      	ldrh	r3, [r7, #12]
 8001392:	461a      	mov	r2, r3
 8001394:	210e      	movs	r1, #14
 8001396:	6878      	ldr	r0, [r7, #4]
 8001398:	f7ff ff17 	bl	80011ca <sgtl5000_i2c_write_register>

	mask = 0x3C3C;
 800139c:	f643 433c 	movw	r3, #15420	@ 0x3c3c
 80013a0:	81bb      	strh	r3, [r7, #12]
//	mask = 0x4747;
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_DAC_VOL, mask);
 80013a2:	89bb      	ldrh	r3, [r7, #12]
 80013a4:	461a      	mov	r2, r3
 80013a6:	2110      	movs	r1, #16
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff ff0e 	bl	80011ca <sgtl5000_i2c_write_register>

	mask = 0x0251;	// BIAS_RESISTOR = 2, BIAS_VOLT = 5, GAIN = 1
 80013ae:	f240 2351 	movw	r3, #593	@ 0x251
 80013b2:	81bb      	strh	r3, [r7, #12]
	sgtl5000_i2c_write_register(h_sgtl5000, SGTL5000_CHIP_MIC_CTRL, mask);
 80013b4:	89bb      	ldrh	r3, [r7, #12]
 80013b6:	461a      	mov	r2, r3
 80013b8:	212a      	movs	r1, #42	@ 0x2a
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f7ff ff05 	bl	80011ca <sgtl5000_i2c_write_register>
//		uint16_t reg = 0;
//		sgtl5000_i2c_read_register(h_sgtl5000, register_map[i], &reg);
//		printf("%02d: [0x%04x] = 0x%04x\r\n", i, register_map[i], reg);
//	}

	return ret;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
	...

080013cc <sh_help>:


extern 	QueueHandle_t uartRxQueue;


static int sh_help(h_shell_t * h_shell, int argc, char ** argv) {
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b089      	sub	sp, #36	@ 0x24
 80013d0:	af02      	add	r7, sp, #8
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
	int i;
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	e029      	b.n	8001432 <sh_help+0x66>
		int size;
		size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: %s\r\n", h_shell->func_list[i].c, h_shell->func_list[i].description);
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 80013e4:	68f9      	ldr	r1, [r7, #12]
 80013e6:	697a      	ldr	r2, [r7, #20]
 80013e8:	4613      	mov	r3, r2
 80013ea:	005b      	lsls	r3, r3, #1
 80013ec:	4413      	add	r3, r2
 80013ee:	009b      	lsls	r3, r3, #2
 80013f0:	440b      	add	r3, r1
 80013f2:	3304      	adds	r3, #4
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	461c      	mov	r4, r3
 80013f8:	68f9      	ldr	r1, [r7, #12]
 80013fa:	697a      	ldr	r2, [r7, #20]
 80013fc:	4613      	mov	r3, r2
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	009b      	lsls	r3, r3, #2
 8001404:	440b      	add	r3, r1
 8001406:	330c      	adds	r3, #12
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	4623      	mov	r3, r4
 800140e:	4a0e      	ldr	r2, [pc, #56]	@ (8001448 <sh_help+0x7c>)
 8001410:	2128      	movs	r1, #40	@ 0x28
 8001412:	f009 fd2d 	bl	800ae70 <sniprintf>
 8001416:	6138      	str	r0, [r7, #16]
		h_shell->drv.transmit(h_shell->print_buffer, size);
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001424:	6939      	ldr	r1, [r7, #16]
 8001426:	b289      	uxth	r1, r1
 8001428:	4610      	mov	r0, r2
 800142a:	4798      	blx	r3
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	3301      	adds	r3, #1
 8001430:	617b      	str	r3, [r7, #20]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	697a      	ldr	r2, [r7, #20]
 8001438:	429a      	cmp	r2, r3
 800143a:	dbd0      	blt.n	80013de <sh_help+0x12>
	}

	return 0;
 800143c:	2300      	movs	r3, #0
}
 800143e:	4618      	mov	r0, r3
 8001440:	371c      	adds	r7, #28
 8001442:	46bd      	mov	sp, r7
 8001444:	bd90      	pop	{r4, r7, pc}
 8001446:	bf00      	nop
 8001448:	0800c0bc 	.word	0x0800c0bc

0800144c <uart2_transmit>:



void uart2_transmit(char * buf, uint16_t size){
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	460b      	mov	r3, r1
 8001456:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2,(uint8_t *)buf,size,1000);
 8001458:	887a      	ldrh	r2, [r7, #2]
 800145a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800145e:	6879      	ldr	r1, [r7, #4]
 8001460:	4803      	ldr	r0, [pc, #12]	@ (8001470 <uart2_transmit+0x24>)
 8001462:	f006 f84d 	bl	8007500 <HAL_UART_Transmit>

}
 8001466:	bf00      	nop
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20000a08 	.word	0x20000a08

08001474 <uart2_receive>:

void uart2_receive(uint8_t * carac){
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart2,(uint8_t *)carac,1);
 800147c:	2201      	movs	r2, #1
 800147e:	6879      	ldr	r1, [r7, #4]
 8001480:	4803      	ldr	r0, [pc, #12]	@ (8001490 <uart2_receive+0x1c>)
 8001482:	f006 f8c7 	bl	8007614 <HAL_UART_Receive_IT>
}
 8001486:	bf00      	nop
 8001488:	3708      	adds	r7, #8
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}
 800148e:	bf00      	nop
 8001490:	20000a08 	.word	0x20000a08

08001494 <shell_init>:



void shell_init(h_shell_t * h_shell) {
 8001494:	b580      	push	{r7, lr}
 8001496:	b084      	sub	sp, #16
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
	int size = 0;
 800149c:	2300      	movs	r3, #0
 800149e:	60fb      	str	r3, [r7, #12]

	h_shell->func_list_size = 0;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2200      	movs	r2, #0
 80014a4:	601a      	str	r2, [r3, #0]
	h_shell->drv.uart=huart2;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a25      	ldr	r2, [pc, #148]	@ (8001540 <shell_init+0xac>)
 80014aa:	f503 7355 	add.w	r3, r3, #852	@ 0x354
 80014ae:	4611      	mov	r1, r2
 80014b0:	2288      	movs	r2, #136	@ 0x88
 80014b2:	4618      	mov	r0, r3
 80014b4:	f009 fe2f 	bl	800b116 <memcpy>
	h_shell->drv.receive=uart2_receive;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	4a22      	ldr	r2, [pc, #136]	@ (8001544 <shell_init+0xb0>)
 80014bc:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0
	h_shell->drv.transmit=uart2_transmit;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4a21      	ldr	r2, [pc, #132]	@ (8001548 <shell_init+0xb4>)
 80014c4:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

	h_shell->func_list_size = 0;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	2200      	movs	r2, #0
 80014cc:	601a      	str	r2, [r3, #0]

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n\r\n===== Monsieur Shell v0.2 =====\r\n");
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80014d4:	4a1d      	ldr	r2, [pc, #116]	@ (800154c <shell_init+0xb8>)
 80014d6:	2128      	movs	r1, #40	@ 0x28
 80014d8:	4618      	mov	r0, r3
 80014da:	f009 fcc9 	bl	800ae70 <sniprintf>
 80014de:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80014e6:	687a      	ldr	r2, [r7, #4]
 80014e8:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 80014ec:	68f9      	ldr	r1, [r7, #12]
 80014ee:	b289      	uxth	r1, r1
 80014f0:	4610      	mov	r0, r2
 80014f2:	4798      	blx	r3

	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "Correction TD (v0.2.1 du coup?)\r\n");
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80014fa:	4a15      	ldr	r2, [pc, #84]	@ (8001550 <shell_init+0xbc>)
 80014fc:	2128      	movs	r1, #40	@ 0x28
 80014fe:	4618      	mov	r0, r3
 8001500:	f009 fcb6 	bl	800ae70 <sniprintf>
 8001504:	60f8      	str	r0, [r7, #12]
	h_shell->drv.transmit(h_shell->print_buffer, size);
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001512:	68f9      	ldr	r1, [r7, #12]
 8001514:	b289      	uxth	r1, r1
 8001516:	4610      	mov	r0, r2
 8001518:	4798      	blx	r3

	shell_add(h_shell, 'h', sh_help, "Help");
 800151a:	4b0e      	ldr	r3, [pc, #56]	@ (8001554 <shell_init+0xc0>)
 800151c:	4a0e      	ldr	r2, [pc, #56]	@ (8001558 <shell_init+0xc4>)
 800151e:	2168      	movs	r1, #104	@ 0x68
 8001520:	6878      	ldr	r0, [r7, #4]
 8001522:	f000 f81b 	bl	800155c <shell_add>

	h_shell->drv.receive(&h_shell->receive_car);
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001532:	4610      	mov	r0, r2
 8001534:	4798      	blx	r3
}
 8001536:	bf00      	nop
 8001538:	3710      	adds	r7, #16
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	20000a08 	.word	0x20000a08
 8001544:	08001475 	.word	0x08001475
 8001548:	0800144d 	.word	0x0800144d
 800154c:	0800c0c8 	.word	0x0800c0c8
 8001550:	0800c0f0 	.word	0x0800c0f0
 8001554:	0800c114 	.word	0x0800c114
 8001558:	080013cd 	.word	0x080013cd

0800155c <shell_add>:

int shell_add(h_shell_t * h_shell, char c, shell_func_pointer_t pfunc, char * description) {
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	60f8      	str	r0, [r7, #12]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]
 8001568:	460b      	mov	r3, r1
 800156a:	72fb      	strb	r3, [r7, #11]
	if (h_shell->func_list_size < SHELL_FUNC_LIST_MAX_SIZE) {
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2b3f      	cmp	r3, #63	@ 0x3f
 8001572:	dc27      	bgt.n	80015c4 <shell_add+0x68>
		h_shell->func_list[h_shell->func_list_size].c = c;
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	68f9      	ldr	r1, [r7, #12]
 800157a:	4613      	mov	r3, r2
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	4413      	add	r3, r2
 8001580:	009b      	lsls	r3, r3, #2
 8001582:	440b      	add	r3, r1
 8001584:	3304      	adds	r3, #4
 8001586:	7afa      	ldrb	r2, [r7, #11]
 8001588:	701a      	strb	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].func = pfunc;
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	68f9      	ldr	r1, [r7, #12]
 8001590:	4613      	mov	r3, r2
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4413      	add	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	440b      	add	r3, r1
 800159a:	3308      	adds	r3, #8
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	601a      	str	r2, [r3, #0]
		h_shell->func_list[h_shell->func_list_size].description = description;
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	681a      	ldr	r2, [r3, #0]
 80015a4:	68f9      	ldr	r1, [r7, #12]
 80015a6:	4613      	mov	r3, r2
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	4413      	add	r3, r2
 80015ac:	009b      	lsls	r3, r3, #2
 80015ae:	440b      	add	r3, r1
 80015b0:	330c      	adds	r3, #12
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	601a      	str	r2, [r3, #0]
		h_shell->func_list_size++;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	601a      	str	r2, [r3, #0]
		return 0;
 80015c0:	2300      	movs	r3, #0
 80015c2:	e001      	b.n	80015c8 <shell_add+0x6c>
	}

	return -1;
 80015c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	3714      	adds	r7, #20
 80015cc:	46bd      	mov	sp, r7
 80015ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d2:	4770      	bx	lr

080015d4 <shell_exec>:




static int shell_exec(h_shell_t * h_shell, char * buf) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b090      	sub	sp, #64	@ 0x40
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
	int i;

	char c = buf[0];
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

	int argc;
	char * argv[ARGC_MAX];
	char *p;

	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 80015e6:	2300      	movs	r3, #0
 80015e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015ea:	e041      	b.n	8001670 <shell_exec+0x9c>
		if (h_shell->func_list[i].c == c) {
 80015ec:	6879      	ldr	r1, [r7, #4]
 80015ee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80015f0:	4613      	mov	r3, r2
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4413      	add	r3, r2
 80015f6:	009b      	lsls	r3, r3, #2
 80015f8:	440b      	add	r3, r1
 80015fa:	3304      	adds	r3, #4
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	429a      	cmp	r2, r3
 8001604:	d131      	bne.n	800166a <shell_exec+0x96>
			argc = 1;
 8001606:	2301      	movs	r3, #1
 8001608:	63bb      	str	r3, [r7, #56]	@ 0x38
			argv[0] = buf;
 800160a:	683b      	ldr	r3, [r7, #0]
 800160c:	60fb      	str	r3, [r7, #12]

			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	637b      	str	r3, [r7, #52]	@ 0x34
 8001612:	e013      	b.n	800163c <shell_exec+0x68>
				if(*p == ' ') {
 8001614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001616:	781b      	ldrb	r3, [r3, #0]
 8001618:	2b20      	cmp	r3, #32
 800161a:	d10c      	bne.n	8001636 <shell_exec+0x62>
					*p = '\0';
 800161c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
					argv[argc++] = p+1;
 8001622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	63ba      	str	r2, [r7, #56]	@ 0x38
 8001628:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800162a:	3201      	adds	r2, #1
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	3340      	adds	r3, #64	@ 0x40
 8001630:	443b      	add	r3, r7
 8001632:	f843 2c34 	str.w	r2, [r3, #-52]
			for(p = buf ; *p != '\0' && argc < ARGC_MAX ; p++){
 8001636:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001638:	3301      	adds	r3, #1
 800163a:	637b      	str	r3, [r7, #52]	@ 0x34
 800163c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800163e:	781b      	ldrb	r3, [r3, #0]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d002      	beq.n	800164a <shell_exec+0x76>
 8001644:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001646:	2b07      	cmp	r3, #7
 8001648:	dde4      	ble.n	8001614 <shell_exec+0x40>
				}
			}

			return h_shell->func_list[i].func(h_shell, argc, argv);
 800164a:	6879      	ldr	r1, [r7, #4]
 800164c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800164e:	4613      	mov	r3, r2
 8001650:	005b      	lsls	r3, r3, #1
 8001652:	4413      	add	r3, r2
 8001654:	009b      	lsls	r3, r3, #2
 8001656:	440b      	add	r3, r1
 8001658:	3308      	adds	r3, #8
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f107 020c 	add.w	r2, r7, #12
 8001660:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	4798      	blx	r3
 8001666:	4603      	mov	r3, r0
 8001668:	e01d      	b.n	80016a6 <shell_exec+0xd2>
	for(i = 0 ; i < h_shell->func_list_size ; i++) {
 800166a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800166c:	3301      	adds	r3, #1
 800166e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001676:	429a      	cmp	r2, r3
 8001678:	dbb8      	blt.n	80015ec <shell_exec+0x18>
		}
	}

	int size;
	size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "%c: no such command\r\n", c);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001684:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <shell_exec+0xdc>)
 8001686:	2128      	movs	r1, #40	@ 0x28
 8001688:	f009 fbf2 	bl	800ae70 <sniprintf>
 800168c:	62f8      	str	r0, [r7, #44]	@ 0x2c
	h_shell->drv.transmit(h_shell->print_buffer, size);
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001694:	687a      	ldr	r2, [r7, #4]
 8001696:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 800169a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800169c:	b289      	uxth	r1, r1
 800169e:	4610      	mov	r0, r2
 80016a0:	4798      	blx	r3
	return -1;
 80016a2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3740      	adds	r7, #64	@ 0x40
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	0800c11c 	.word	0x0800c11c

080016b4 <shell_run>:

static const char backspace[] = "\b \b";
static const char prompt[] = "> ";


int shell_run(h_shell_t * h_shell) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
	int reading = 0;
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]
	int pos = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	613b      	str	r3, [r7, #16]

	while (1) {
		h_shell->drv.transmit(prompt, 2);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80016ca:	2102      	movs	r1, #2
 80016cc:	483d      	ldr	r0, [pc, #244]	@ (80017c4 <shell_run+0x110>)
 80016ce:	4798      	blx	r3
		reading = 1;
 80016d0:	2301      	movs	r3, #1
 80016d2:	617b      	str	r3, [r7, #20]

		while(reading) {
 80016d4:	e06a      	b.n	80017ac <shell_run+0xf8>
			char c;
            if (xQueueReceive(uartRxQueue, &c, 1000) != pdTRUE) {
 80016d6:	4b3c      	ldr	r3, [pc, #240]	@ (80017c8 <shell_run+0x114>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f107 010b 	add.w	r1, r7, #11
 80016de:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80016e2:	4618      	mov	r0, r3
 80016e4:	f007 fd3e 	bl	8009164 <xQueueReceive>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d15b      	bne.n	80017a6 <shell_run+0xf2>
                continue;
            }
			int size;

			switch (c) {
 80016ee:	7afb      	ldrb	r3, [r7, #11]
 80016f0:	2b08      	cmp	r3, #8
 80016f2:	d036      	beq.n	8001762 <shell_run+0xae>
 80016f4:	2b0d      	cmp	r3, #13
 80016f6:	d141      	bne.n	800177c <shell_run+0xc8>
			//process RETURN key
			case '\r':
				//case '\n':
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, "\r\n");
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f503 7341 	add.w	r3, r3, #772	@ 0x304
 80016fe:	4a33      	ldr	r2, [pc, #204]	@ (80017cc <shell_run+0x118>)
 8001700:	2128      	movs	r1, #40	@ 0x28
 8001702:	4618      	mov	r0, r3
 8001704:	f009 fbb4 	bl	800ae70 <sniprintf>
 8001708:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001716:	68f9      	ldr	r1, [r7, #12]
 8001718:	b289      	uxth	r1, r1
 800171a:	4610      	mov	r0, r2
 800171c:	4798      	blx	r3
				h_shell->cmd_buffer[pos++] = 0;     //add \0 char at end of string
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	1c5a      	adds	r2, r3, #1
 8001722:	613a      	str	r2, [r7, #16]
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	2200      	movs	r2, #0
 800172a:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
				size = snprintf (h_shell->print_buffer, BUFFER_SIZE, ":%s\r\n", h_shell->cmd_buffer);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	f503 7041 	add.w	r0, r3, #772	@ 0x304
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 800173a:	4a25      	ldr	r2, [pc, #148]	@ (80017d0 <shell_run+0x11c>)
 800173c:	2128      	movs	r1, #40	@ 0x28
 800173e:	f009 fb97 	bl	800ae70 <sniprintf>
 8001742:	60f8      	str	r0, [r7, #12]
				h_shell->drv.transmit(h_shell->print_buffer, size);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800174a:	687a      	ldr	r2, [r7, #4]
 800174c:	f502 7241 	add.w	r2, r2, #772	@ 0x304
 8001750:	68f9      	ldr	r1, [r7, #12]
 8001752:	b289      	uxth	r1, r1
 8001754:	4610      	mov	r0, r2
 8001756:	4798      	blx	r3
				reading = 0;        //exit read loop
 8001758:	2300      	movs	r3, #0
 800175a:	617b      	str	r3, [r7, #20]
				pos = 0;            //reset buffer
 800175c:	2300      	movs	r3, #0
 800175e:	613b      	str	r3, [r7, #16]
				break;
 8001760:	e024      	b.n	80017ac <shell_run+0xf8>
				//backspace
			case '\b':
				if (pos > 0) {      //is there a char to delete?
 8001762:	693b      	ldr	r3, [r7, #16]
 8001764:	2b00      	cmp	r3, #0
 8001766:	dd20      	ble.n	80017aa <shell_run+0xf6>
					pos--;          //remove it in buffer
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	3b01      	subs	r3, #1
 800176c:	613b      	str	r3, [r7, #16]

					h_shell->drv.transmit(backspace, 3);	// delete the char on the terminal
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001774:	2103      	movs	r1, #3
 8001776:	4817      	ldr	r0, [pc, #92]	@ (80017d4 <shell_run+0x120>)
 8001778:	4798      	blx	r3
				}
				break;
 800177a:	e016      	b.n	80017aa <shell_run+0xf6>
				//other characters
			default:
				//only store characters if buffer has space
				if (pos < BUFFER_SIZE) {
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	2b27      	cmp	r3, #39	@ 0x27
 8001780:	dc14      	bgt.n	80017ac <shell_run+0xf8>
					h_shell->drv.transmit(&c, 1);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8001788:	f107 020b 	add.w	r2, r7, #11
 800178c:	2101      	movs	r1, #1
 800178e:	4610      	mov	r0, r2
 8001790:	4798      	blx	r3
					h_shell->cmd_buffer[pos++] = c; //store
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	1c5a      	adds	r2, r3, #1
 8001796:	613a      	str	r2, [r7, #16]
 8001798:	7af9      	ldrb	r1, [r7, #11]
 800179a:	687a      	ldr	r2, [r7, #4]
 800179c:	4413      	add	r3, r2
 800179e:	460a      	mov	r2, r1
 80017a0:	f883 232c 	strb.w	r2, [r3, #812]	@ 0x32c
 80017a4:	e002      	b.n	80017ac <shell_run+0xf8>
                continue;
 80017a6:	bf00      	nop
 80017a8:	e000      	b.n	80017ac <shell_run+0xf8>
				break;
 80017aa:	bf00      	nop
		while(reading) {
 80017ac:	697b      	ldr	r3, [r7, #20]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d191      	bne.n	80016d6 <shell_run+0x22>
				}
			}
		}
		shell_exec(h_shell, h_shell->cmd_buffer);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	f503 734b 	add.w	r3, r3, #812	@ 0x32c
 80017b8:	4619      	mov	r1, r3
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ff0a 	bl	80015d4 <shell_exec>
		h_shell->drv.transmit(prompt, 2);
 80017c0:	e780      	b.n	80016c4 <shell_run+0x10>
 80017c2:	bf00      	nop
 80017c4:	0800c14c 	.word	0x0800c14c
 80017c8:	20000088 	.word	0x20000088
 80017cc:	0800c134 	.word	0x0800c134
 80017d0:	0800c138 	.word	0x0800c138
 80017d4:	0800c148 	.word	0x0800c148

080017d8 <shell_uart_isr>:
	}
	return 0;
}


void shell_uart_isr(h_shell_t * h_shell){
 80017d8:	b580      	push	{r7, lr}
 80017da:	b084      	sub	sp, #16
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]

	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
	xQueueSendFromISR(uartRxQueue, &h_shell->receive_car, &xHigherPriorityTaskWoken);
 80017e4:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <shell_uart_isr+0x50>)
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f503 7179 	add.w	r1, r3, #996	@ 0x3e4
 80017ee:	f107 020c 	add.w	r2, r7, #12
 80017f2:	2300      	movs	r3, #0
 80017f4:	f007 fc18 	bl	8009028 <xQueueGenericSendFromISR>
	h_shell->drv.receive(&h_shell->receive_car);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	f502 7279 	add.w	r2, r2, #996	@ 0x3e4
 8001804:	4610      	mov	r0, r2
 8001806:	4798      	blx	r3
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d007      	beq.n	800181e <shell_uart_isr+0x46>
 800180e:	4b07      	ldr	r3, [pc, #28]	@ (800182c <shell_uart_isr+0x54>)
 8001810:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001814:	601a      	str	r2, [r3, #0]
 8001816:	f3bf 8f4f 	dsb	sy
 800181a:	f3bf 8f6f 	isb	sy


}
 800181e:	bf00      	nop
 8001820:	3710      	adds	r7, #16
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000088 	.word	0x20000088
 800182c:	e000ed04 	.word	0xe000ed04

08001830 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001834:	4b1b      	ldr	r3, [pc, #108]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001836:	4a1c      	ldr	r2, [pc, #112]	@ (80018a8 <MX_SPI3_Init+0x78>)
 8001838:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800183a:	4b1a      	ldr	r3, [pc, #104]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800183c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001840:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8001842:	4b18      	ldr	r3, [pc, #96]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001844:	2200      	movs	r2, #0
 8001846:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001848:	4b16      	ldr	r3, [pc, #88]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800184a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800184e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001850:	4b14      	ldr	r3, [pc, #80]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001852:	2200      	movs	r2, #0
 8001854:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001856:	4b13      	ldr	r3, [pc, #76]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001858:	2200      	movs	r2, #0
 800185a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800185c:	4b11      	ldr	r3, [pc, #68]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800185e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001862:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001864:	4b0f      	ldr	r3, [pc, #60]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001866:	2218      	movs	r2, #24
 8001868:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800186a:	4b0e      	ldr	r3, [pc, #56]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800186c:	2200      	movs	r2, #0
 800186e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8001870:	4b0c      	ldr	r3, [pc, #48]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001872:	2200      	movs	r2, #0
 8001874:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001876:	4b0b      	ldr	r3, [pc, #44]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001878:	2200      	movs	r2, #0
 800187a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 800187c:	4b09      	ldr	r3, [pc, #36]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800187e:	2207      	movs	r2, #7
 8001880:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001882:	4b08      	ldr	r3, [pc, #32]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <MX_SPI3_Init+0x74>)
 800188a:	2208      	movs	r2, #8
 800188c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800188e:	4805      	ldr	r0, [pc, #20]	@ (80018a4 <MX_SPI3_Init+0x74>)
 8001890:	f004 fd85 	bl	800639e <HAL_SPI_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800189a:	f7ff fb31 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800189e:	bf00      	nop
 80018a0:	bd80      	pop	{r7, pc}
 80018a2:	bf00      	nop
 80018a4:	20000954 	.word	0x20000954
 80018a8:	40003c00 	.word	0x40003c00

080018ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b08a      	sub	sp, #40	@ 0x28
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b4:	f107 0314 	add.w	r3, r7, #20
 80018b8:	2200      	movs	r2, #0
 80018ba:	601a      	str	r2, [r3, #0]
 80018bc:	605a      	str	r2, [r3, #4]
 80018be:	609a      	str	r2, [r3, #8]
 80018c0:	60da      	str	r2, [r3, #12]
 80018c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4a25      	ldr	r2, [pc, #148]	@ (8001960 <HAL_SPI_MspInit+0xb4>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d144      	bne.n	8001958 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80018ce:	4b25      	ldr	r3, [pc, #148]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018d2:	4a24      	ldr	r2, [pc, #144]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80018d8:	6593      	str	r3, [r2, #88]	@ 0x58
 80018da:	4b22      	ldr	r3, [pc, #136]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 80018f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018fe:	4b19      	ldr	r3, [pc, #100]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 8001900:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001902:	4a18      	ldr	r2, [pc, #96]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 8001904:	f043 0302 	orr.w	r3, r3, #2
 8001908:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190a:	4b16      	ldr	r3, [pc, #88]	@ (8001964 <HAL_SPI_MspInit+0xb8>)
 800190c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001916:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800191a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191c:	2302      	movs	r3, #2
 800191e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001920:	2300      	movs	r3, #0
 8001922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001924:	2303      	movs	r3, #3
 8001926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001928:	2306      	movs	r3, #6
 800192a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4619      	mov	r1, r3
 8001932:	480d      	ldr	r0, [pc, #52]	@ (8001968 <HAL_SPI_MspInit+0xbc>)
 8001934:	f000 fe3a 	bl	80025ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001938:	2320      	movs	r3, #32
 800193a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800193c:	2302      	movs	r3, #2
 800193e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001940:	2300      	movs	r3, #0
 8001942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001944:	2303      	movs	r3, #3
 8001946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001948:	2306      	movs	r3, #6
 800194a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800194c:	f107 0314 	add.w	r3, r7, #20
 8001950:	4619      	mov	r1, r3
 8001952:	4806      	ldr	r0, [pc, #24]	@ (800196c <HAL_SPI_MspInit+0xc0>)
 8001954:	f000 fe2a 	bl	80025ac <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001958:	bf00      	nop
 800195a:	3728      	adds	r7, #40	@ 0x28
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	40003c00 	.word	0x40003c00
 8001964:	40021000 	.word	0x40021000
 8001968:	48000800 	.word	0x48000800
 800196c:	48000400 	.word	0x48000400

08001970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001976:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <HAL_MspInit+0x4c>)
 8001978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800197a:	4a10      	ldr	r2, [pc, #64]	@ (80019bc <HAL_MspInit+0x4c>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6613      	str	r3, [r2, #96]	@ 0x60
 8001982:	4b0e      	ldr	r3, [pc, #56]	@ (80019bc <HAL_MspInit+0x4c>)
 8001984:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	607b      	str	r3, [r7, #4]
 800198c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800198e:	4b0b      	ldr	r3, [pc, #44]	@ (80019bc <HAL_MspInit+0x4c>)
 8001990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001992:	4a0a      	ldr	r2, [pc, #40]	@ (80019bc <HAL_MspInit+0x4c>)
 8001994:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001998:	6593      	str	r3, [r2, #88]	@ 0x58
 800199a:	4b08      	ldr	r3, [pc, #32]	@ (80019bc <HAL_MspInit+0x4c>)
 800199c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800199e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019a2:	603b      	str	r3, [r7, #0]
 80019a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019a6:	2200      	movs	r2, #0
 80019a8:	210f      	movs	r1, #15
 80019aa:	f06f 0001 	mvn.w	r0, #1
 80019ae:	f000 fb5d 	bl	800206c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019b2:	bf00      	nop
 80019b4:	3708      	adds	r7, #8
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40021000 	.word	0x40021000

080019c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	@ 0x30
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80019ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001a88 <HAL_InitTick+0xc8>)
 80019d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001a88 <HAL_InitTick+0xc8>)
 80019d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80019d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019da:	4b2b      	ldr	r3, [pc, #172]	@ (8001a88 <HAL_InitTick+0xc8>)
 80019dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019e2:	60bb      	str	r3, [r7, #8]
 80019e4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80019e6:	f107 020c 	add.w	r2, r7, #12
 80019ea:	f107 0310 	add.w	r3, r7, #16
 80019ee:	4611      	mov	r1, r2
 80019f0:	4618      	mov	r0, r3
 80019f2:	f002 fbdf 	bl	80041b4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80019f6:	f002 fbc7 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80019fa:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80019fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019fe:	4a23      	ldr	r2, [pc, #140]	@ (8001a8c <HAL_InitTick+0xcc>)
 8001a00:	fba2 2303 	umull	r2, r3, r2, r3
 8001a04:	0c9b      	lsrs	r3, r3, #18
 8001a06:	3b01      	subs	r3, #1
 8001a08:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001a0a:	4b21      	ldr	r3, [pc, #132]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a0c:	4a21      	ldr	r2, [pc, #132]	@ (8001a94 <HAL_InitTick+0xd4>)
 8001a0e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001a10:	4b1f      	ldr	r3, [pc, #124]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a12:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a16:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001a18:	4a1d      	ldr	r2, [pc, #116]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a24:	4b1a      	ldr	r3, [pc, #104]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a2a:	4b19      	ldr	r3, [pc, #100]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001a30:	4817      	ldr	r0, [pc, #92]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a32:	f005 fa51 	bl	8006ed8 <HAL_TIM_Base_Init>
 8001a36:	4603      	mov	r3, r0
 8001a38:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a3c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d11b      	bne.n	8001a7c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001a44:	4812      	ldr	r0, [pc, #72]	@ (8001a90 <HAL_InitTick+0xd0>)
 8001a46:	f005 faa9 	bl	8006f9c <HAL_TIM_Base_Start_IT>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001a50:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d111      	bne.n	8001a7c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001a58:	2019      	movs	r0, #25
 8001a5a:	f000 fb23 	bl	80020a4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b0f      	cmp	r3, #15
 8001a62:	d808      	bhi.n	8001a76 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001a64:	2200      	movs	r2, #0
 8001a66:	6879      	ldr	r1, [r7, #4]
 8001a68:	2019      	movs	r0, #25
 8001a6a:	f000 faff 	bl	800206c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a6e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a98 <HAL_InitTick+0xd8>)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	e002      	b.n	8001a7c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001a76:	2301      	movs	r3, #1
 8001a78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001a7c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	3730      	adds	r7, #48	@ 0x30
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40021000 	.word	0x40021000
 8001a8c:	431bde83 	.word	0x431bde83
 8001a90:	200009b8 	.word	0x200009b8
 8001a94:	40012c00 	.word	0x40012c00
 8001a98:	20000004 	.word	0x20000004

08001a9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001aa0:	bf00      	nop
 8001aa2:	e7fd      	b.n	8001aa0 <NMI_Handler+0x4>

08001aa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001aa8:	bf00      	nop
 8001aaa:	e7fd      	b.n	8001aa8 <HardFault_Handler+0x4>

08001aac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ab0:	bf00      	nop
 8001ab2:	e7fd      	b.n	8001ab0 <MemManage_Handler+0x4>

08001ab4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ab8:	bf00      	nop
 8001aba:	e7fd      	b.n	8001ab8 <BusFault_Handler+0x4>

08001abc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ac0:	bf00      	nop
 8001ac2:	e7fd      	b.n	8001ac0 <UsageFault_Handler+0x4>

08001ac4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr
	...

08001ad4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 8001ad8:	4802      	ldr	r0, [pc, #8]	@ (8001ae4 <DMA1_Channel6_IRQHandler+0x10>)
 8001ada:	f000 fc88 	bl	80023ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001ade:	bf00      	nop
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	200008c0 	.word	0x200008c0

08001ae8 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8001aec:	4802      	ldr	r0, [pc, #8]	@ (8001af8 <DMA1_Channel7_IRQHandler+0x10>)
 8001aee:	f000 fc7e 	bl	80023ee <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001af2:	bf00      	nop
 8001af4:	bd80      	pop	{r7, pc}
 8001af6:	bf00      	nop
 8001af8:	20000908 	.word	0x20000908

08001afc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001b00:	4802      	ldr	r0, [pc, #8]	@ (8001b0c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001b02:	f005 fabb 	bl	800707c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	200009b8 	.word	0x200009b8

08001b10 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001b14:	4802      	ldr	r0, [pc, #8]	@ (8001b20 <USART2_IRQHandler+0x10>)
 8001b16:	f005 fdc9 	bl	80076ac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	20000a08 	.word	0x20000a08

08001b24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b086      	sub	sp, #24
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b30:	2300      	movs	r3, #0
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	e00a      	b.n	8001b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b36:	f3af 8000 	nop.w
 8001b3a:	4601      	mov	r1, r0
 8001b3c:	68bb      	ldr	r3, [r7, #8]
 8001b3e:	1c5a      	adds	r2, r3, #1
 8001b40:	60ba      	str	r2, [r7, #8]
 8001b42:	b2ca      	uxtb	r2, r1
 8001b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	3301      	adds	r3, #1
 8001b4a:	617b      	str	r3, [r7, #20]
 8001b4c:	697a      	ldr	r2, [r7, #20]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	dbf0      	blt.n	8001b36 <_read+0x12>
  }

  return len;
 8001b54:	687b      	ldr	r3, [r7, #4]
}
 8001b56:	4618      	mov	r0, r3
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b086      	sub	sp, #24
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	60f8      	str	r0, [r7, #12]
 8001b66:	60b9      	str	r1, [r7, #8]
 8001b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	617b      	str	r3, [r7, #20]
 8001b6e:	e009      	b.n	8001b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b70:	68bb      	ldr	r3, [r7, #8]
 8001b72:	1c5a      	adds	r2, r3, #1
 8001b74:	60ba      	str	r2, [r7, #8]
 8001b76:	781b      	ldrb	r3, [r3, #0]
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff f8a1 	bl	8000cc0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b7e:	697b      	ldr	r3, [r7, #20]
 8001b80:	3301      	adds	r3, #1
 8001b82:	617b      	str	r3, [r7, #20]
 8001b84:	697a      	ldr	r2, [r7, #20]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	dbf1      	blt.n	8001b70 <_write+0x12>
  }
  return len;
 8001b8c:	687b      	ldr	r3, [r7, #4]
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	3718      	adds	r7, #24
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bd80      	pop	{r7, pc}

08001b96 <_close>:

int _close(int file)
{
 8001b96:	b480      	push	{r7}
 8001b98:	b083      	sub	sp, #12
 8001b9a:	af00      	add	r7, sp, #0
 8001b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001b9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	370c      	adds	r7, #12
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr

08001bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bae:	b480      	push	{r7}
 8001bb0:	b083      	sub	sp, #12
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	6078      	str	r0, [r7, #4]
 8001bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <_isatty>:

int _isatty(int file)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	b083      	sub	sp, #12
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bd6:	2301      	movs	r3, #1
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	370c      	adds	r7, #12
 8001bdc:	46bd      	mov	sp, r7
 8001bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf0:	2300      	movs	r3, #0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
	...

08001c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b086      	sub	sp, #24
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c08:	4a14      	ldr	r2, [pc, #80]	@ (8001c5c <_sbrk+0x5c>)
 8001c0a:	4b15      	ldr	r3, [pc, #84]	@ (8001c60 <_sbrk+0x60>)
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c10:	697b      	ldr	r3, [r7, #20]
 8001c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c14:	4b13      	ldr	r3, [pc, #76]	@ (8001c64 <_sbrk+0x64>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d102      	bne.n	8001c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c1c:	4b11      	ldr	r3, [pc, #68]	@ (8001c64 <_sbrk+0x64>)
 8001c1e:	4a12      	ldr	r2, [pc, #72]	@ (8001c68 <_sbrk+0x68>)
 8001c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c22:	4b10      	ldr	r3, [pc, #64]	@ (8001c64 <_sbrk+0x64>)
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4413      	add	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d207      	bcs.n	8001c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c30:	f009 fa44 	bl	800b0bc <__errno>
 8001c34:	4603      	mov	r3, r0
 8001c36:	220c      	movs	r2, #12
 8001c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c3e:	e009      	b.n	8001c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c40:	4b08      	ldr	r3, [pc, #32]	@ (8001c64 <_sbrk+0x64>)
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c46:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <_sbrk+0x64>)
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	4a05      	ldr	r2, [pc, #20]	@ (8001c64 <_sbrk+0x64>)
 8001c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c52:	68fb      	ldr	r3, [r7, #12]
}
 8001c54:	4618      	mov	r0, r3
 8001c56:	3718      	adds	r7, #24
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	20018000 	.word	0x20018000
 8001c60:	00000400 	.word	0x00000400
 8001c64:	20000a04 	.word	0x20000a04
 8001c68:	20003448 	.word	0x20003448

08001c6c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <SystemInit+0x20>)
 8001c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c76:	4a05      	ldr	r2, [pc, #20]	@ (8001c8c <SystemInit+0x20>)
 8001c78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c80:	bf00      	nop
 8001c82:	46bd      	mov	sp, r7
 8001c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c88:	4770      	bx	lr
 8001c8a:	bf00      	nop
 8001c8c:	e000ed00 	.word	0xe000ed00

08001c90 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001c94:	4b14      	ldr	r3, [pc, #80]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001c96:	4a15      	ldr	r2, [pc, #84]	@ (8001cec <MX_USART2_UART_Init+0x5c>)
 8001c98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001c9a:	4b13      	ldr	r3, [pc, #76]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001c9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001ca0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ca2:	4b11      	ldr	r3, [pc, #68]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ca8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001caa:	2200      	movs	r2, #0
 8001cac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cb6:	220c      	movs	r2, #12
 8001cb8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cc0:	4b09      	ldr	r3, [pc, #36]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cc6:	4b08      	ldr	r3, [pc, #32]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ccc:	4b06      	ldr	r3, [pc, #24]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cce:	2200      	movs	r2, #0
 8001cd0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001cd2:	4805      	ldr	r0, [pc, #20]	@ (8001ce8 <MX_USART2_UART_Init+0x58>)
 8001cd4:	f005 fbc6 	bl	8007464 <HAL_UART_Init>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001cde:	f7ff f90f 	bl	8000f00 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000a08 	.word	0x20000a08
 8001cec:	40004400 	.word	0x40004400

08001cf0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b0ac      	sub	sp, #176	@ 0xb0
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cf8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d08:	f107 0314 	add.w	r3, r7, #20
 8001d0c:	2288      	movs	r2, #136	@ 0x88
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4618      	mov	r0, r3
 8001d12:	f009 f926 	bl	800af62 <memset>
  if(uartHandle->Instance==USART2)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a25      	ldr	r2, [pc, #148]	@ (8001db0 <HAL_UART_MspInit+0xc0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d143      	bne.n	8001da8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d20:	2302      	movs	r3, #2
 8001d22:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d24:	2300      	movs	r3, #0
 8001d26:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d28:	f107 0314 	add.w	r3, r7, #20
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	f002 fad3 	bl	80042d8 <HAL_RCCEx_PeriphCLKConfig>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d38:	f7ff f8e2 	bl	8000f00 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d40:	4a1c      	ldr	r2, [pc, #112]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d42:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d46:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d48:	4b1a      	ldr	r3, [pc, #104]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d50:	613b      	str	r3, [r7, #16]
 8001d52:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d54:	4b17      	ldr	r3, [pc, #92]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d58:	4a16      	ldr	r2, [pc, #88]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d5a:	f043 0301 	orr.w	r3, r3, #1
 8001d5e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d60:	4b14      	ldr	r3, [pc, #80]	@ (8001db4 <HAL_UART_MspInit+0xc4>)
 8001d62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	60fb      	str	r3, [r7, #12]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d6c:	230c      	movs	r3, #12
 8001d6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d84:	2307      	movs	r3, #7
 8001d86:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d8a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d94:	f000 fc0a 	bl	80025ac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001d98:	2200      	movs	r2, #0
 8001d9a:	2105      	movs	r1, #5
 8001d9c:	2026      	movs	r0, #38	@ 0x26
 8001d9e:	f000 f965 	bl	800206c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001da2:	2026      	movs	r0, #38	@ 0x26
 8001da4:	f000 f97e 	bl	80020a4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001da8:	bf00      	nop
 8001daa:	37b0      	adds	r7, #176	@ 0xb0
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}
 8001db0:	40004400 	.word	0x40004400
 8001db4:	40021000 	.word	0x40021000

08001db8 <HAL_UART_RxCpltCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	4a04      	ldr	r2, [pc, #16]	@ (8001dd8 <HAL_UART_RxCpltCallback+0x20>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d102      	bne.n	8001dd0 <HAL_UART_RxCpltCallback+0x18>
    {
    	shell_uart_isr(&shellstruct);
 8001dca:	4804      	ldr	r0, [pc, #16]	@ (8001ddc <HAL_UART_RxCpltCallback+0x24>)
 8001dcc:	f7ff fd04 	bl	80017d8 <shell_uart_isr>
    }
}
 8001dd0:	bf00      	nop
 8001dd2:	3708      	adds	r7, #8
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40004400 	.word	0x40004400
 8001ddc:	200003d0 	.word	0x200003d0

08001de0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001de0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e18 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001de4:	f7ff ff42 	bl	8001c6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001de8:	480c      	ldr	r0, [pc, #48]	@ (8001e1c <LoopForever+0x6>)
  ldr r1, =_edata
 8001dea:	490d      	ldr	r1, [pc, #52]	@ (8001e20 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <LoopForever+0xe>)
  movs r3, #0
 8001dee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df0:	e002      	b.n	8001df8 <LoopCopyDataInit>

08001df2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001df6:	3304      	adds	r3, #4

08001df8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001df8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dfc:	d3f9      	bcc.n	8001df2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dfe:	4a0a      	ldr	r2, [pc, #40]	@ (8001e28 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e00:	4c0a      	ldr	r4, [pc, #40]	@ (8001e2c <LoopForever+0x16>)
  movs r3, #0
 8001e02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e04:	e001      	b.n	8001e0a <LoopFillZerobss>

08001e06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e08:	3204      	adds	r2, #4

08001e0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e0c:	d3fb      	bcc.n	8001e06 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e0e:	f009 f95b 	bl	800b0c8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e12:	f7fe ff93 	bl	8000d3c <main>

08001e16 <LoopForever>:

LoopForever:
    b LoopForever
 8001e16:	e7fe      	b.n	8001e16 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e18:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e20:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001e24:	0800c2dc 	.word	0x0800c2dc
  ldr r2, =_sbss
 8001e28:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001e2c:	20003444 	.word	0x20003444

08001e30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e30:	e7fe      	b.n	8001e30 <ADC1_2_IRQHandler>
	...

08001e34 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e3e:	4b0c      	ldr	r3, [pc, #48]	@ (8001e70 <HAL_Init+0x3c>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a0b      	ldr	r2, [pc, #44]	@ (8001e70 <HAL_Init+0x3c>)
 8001e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e48:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4a:	2003      	movs	r0, #3
 8001e4c:	f000 f903 	bl	8002056 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e50:	200f      	movs	r0, #15
 8001e52:	f7ff fdb5 	bl	80019c0 <HAL_InitTick>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d002      	beq.n	8001e62 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	71fb      	strb	r3, [r7, #7]
 8001e60:	e001      	b.n	8001e66 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e62:	f7ff fd85 	bl	8001970 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e66:	79fb      	ldrb	r3, [r7, #7]
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	40022000 	.word	0x40022000

08001e74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e78:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_IncTick+0x20>)
 8001e7a:	781b      	ldrb	r3, [r3, #0]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	4b06      	ldr	r3, [pc, #24]	@ (8001e98 <HAL_IncTick+0x24>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4413      	add	r3, r2
 8001e84:	4a04      	ldr	r2, [pc, #16]	@ (8001e98 <HAL_IncTick+0x24>)
 8001e86:	6013      	str	r3, [r2, #0]
}
 8001e88:	bf00      	nop
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	20000008 	.word	0x20000008
 8001e98:	20000a90 	.word	0x20000a90

08001e9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	af00      	add	r7, sp, #0
  return uwTick;
 8001ea0:	4b03      	ldr	r3, [pc, #12]	@ (8001eb0 <HAL_GetTick+0x14>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000a90 	.word	0x20000a90

08001eb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ebc:	f7ff ffee 	bl	8001e9c <HAL_GetTick>
 8001ec0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ecc:	d005      	beq.n	8001eda <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001ece:	4b0a      	ldr	r3, [pc, #40]	@ (8001ef8 <HAL_Delay+0x44>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	4413      	add	r3, r2
 8001ed8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eda:	bf00      	nop
 8001edc:	f7ff ffde 	bl	8001e9c <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	68bb      	ldr	r3, [r7, #8]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	429a      	cmp	r2, r3
 8001eea:	d8f7      	bhi.n	8001edc <HAL_Delay+0x28>
  {
  }
}
 8001eec:	bf00      	nop
 8001eee:	bf00      	nop
 8001ef0:	3710      	adds	r7, #16
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	20000008 	.word	0x20000008

08001efc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001efc:	b480      	push	{r7}
 8001efe:	b085      	sub	sp, #20
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	f003 0307 	and.w	r3, r3, #7
 8001f0a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f0c:	4b0c      	ldr	r3, [pc, #48]	@ (8001f40 <__NVIC_SetPriorityGrouping+0x44>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f12:	68ba      	ldr	r2, [r7, #8]
 8001f14:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f18:	4013      	ands	r3, r2
 8001f1a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f24:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f28:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f2e:	4a04      	ldr	r2, [pc, #16]	@ (8001f40 <__NVIC_SetPriorityGrouping+0x44>)
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	60d3      	str	r3, [r2, #12]
}
 8001f34:	bf00      	nop
 8001f36:	3714      	adds	r7, #20
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr
 8001f40:	e000ed00 	.word	0xe000ed00

08001f44 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f48:	4b04      	ldr	r3, [pc, #16]	@ (8001f5c <__NVIC_GetPriorityGrouping+0x18>)
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	0a1b      	lsrs	r3, r3, #8
 8001f4e:	f003 0307 	and.w	r3, r3, #7
}
 8001f52:	4618      	mov	r0, r3
 8001f54:	46bd      	mov	sp, r7
 8001f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5a:	4770      	bx	lr
 8001f5c:	e000ed00 	.word	0xe000ed00

08001f60 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	db0b      	blt.n	8001f8a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f72:	79fb      	ldrb	r3, [r7, #7]
 8001f74:	f003 021f 	and.w	r2, r3, #31
 8001f78:	4907      	ldr	r1, [pc, #28]	@ (8001f98 <__NVIC_EnableIRQ+0x38>)
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	095b      	lsrs	r3, r3, #5
 8001f80:	2001      	movs	r0, #1
 8001f82:	fa00 f202 	lsl.w	r2, r0, r2
 8001f86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f8a:	bf00      	nop
 8001f8c:	370c      	adds	r7, #12
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	e000e100 	.word	0xe000e100

08001f9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b083      	sub	sp, #12
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	6039      	str	r1, [r7, #0]
 8001fa6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	db0a      	blt.n	8001fc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb0:	683b      	ldr	r3, [r7, #0]
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	490c      	ldr	r1, [pc, #48]	@ (8001fe8 <__NVIC_SetPriority+0x4c>)
 8001fb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fba:	0112      	lsls	r2, r2, #4
 8001fbc:	b2d2      	uxtb	r2, r2
 8001fbe:	440b      	add	r3, r1
 8001fc0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fc4:	e00a      	b.n	8001fdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	b2da      	uxtb	r2, r3
 8001fca:	4908      	ldr	r1, [pc, #32]	@ (8001fec <__NVIC_SetPriority+0x50>)
 8001fcc:	79fb      	ldrb	r3, [r7, #7]
 8001fce:	f003 030f 	and.w	r3, r3, #15
 8001fd2:	3b04      	subs	r3, #4
 8001fd4:	0112      	lsls	r2, r2, #4
 8001fd6:	b2d2      	uxtb	r2, r2
 8001fd8:	440b      	add	r3, r1
 8001fda:	761a      	strb	r2, [r3, #24]
}
 8001fdc:	bf00      	nop
 8001fde:	370c      	adds	r7, #12
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe6:	4770      	bx	lr
 8001fe8:	e000e100 	.word	0xe000e100
 8001fec:	e000ed00 	.word	0xe000ed00

08001ff0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	b089      	sub	sp, #36	@ 0x24
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	60f8      	str	r0, [r7, #12]
 8001ff8:	60b9      	str	r1, [r7, #8]
 8001ffa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	f003 0307 	and.w	r3, r3, #7
 8002002:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f1c3 0307 	rsb	r3, r3, #7
 800200a:	2b04      	cmp	r3, #4
 800200c:	bf28      	it	cs
 800200e:	2304      	movcs	r3, #4
 8002010:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3304      	adds	r3, #4
 8002016:	2b06      	cmp	r3, #6
 8002018:	d902      	bls.n	8002020 <NVIC_EncodePriority+0x30>
 800201a:	69fb      	ldr	r3, [r7, #28]
 800201c:	3b03      	subs	r3, #3
 800201e:	e000      	b.n	8002022 <NVIC_EncodePriority+0x32>
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002024:	f04f 32ff 	mov.w	r2, #4294967295
 8002028:	69bb      	ldr	r3, [r7, #24]
 800202a:	fa02 f303 	lsl.w	r3, r2, r3
 800202e:	43da      	mvns	r2, r3
 8002030:	68bb      	ldr	r3, [r7, #8]
 8002032:	401a      	ands	r2, r3
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002038:	f04f 31ff 	mov.w	r1, #4294967295
 800203c:	697b      	ldr	r3, [r7, #20]
 800203e:	fa01 f303 	lsl.w	r3, r1, r3
 8002042:	43d9      	mvns	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002048:	4313      	orrs	r3, r2
         );
}
 800204a:	4618      	mov	r0, r3
 800204c:	3724      	adds	r7, #36	@ 0x24
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr

08002056 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002056:	b580      	push	{r7, lr}
 8002058:	b082      	sub	sp, #8
 800205a:	af00      	add	r7, sp, #0
 800205c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f7ff ff4c 	bl	8001efc <__NVIC_SetPriorityGrouping>
}
 8002064:	bf00      	nop
 8002066:	3708      	adds	r7, #8
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b086      	sub	sp, #24
 8002070:	af00      	add	r7, sp, #0
 8002072:	4603      	mov	r3, r0
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
 8002078:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800207e:	f7ff ff61 	bl	8001f44 <__NVIC_GetPriorityGrouping>
 8002082:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002084:	687a      	ldr	r2, [r7, #4]
 8002086:	68b9      	ldr	r1, [r7, #8]
 8002088:	6978      	ldr	r0, [r7, #20]
 800208a:	f7ff ffb1 	bl	8001ff0 <NVIC_EncodePriority>
 800208e:	4602      	mov	r2, r0
 8002090:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f7ff ff80 	bl	8001f9c <__NVIC_SetPriority>
}
 800209c:	bf00      	nop
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}

080020a4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	4603      	mov	r3, r0
 80020ac:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7ff ff54 	bl	8001f60 <__NVIC_EnableIRQ>
}
 80020b8:	bf00      	nop
 80020ba:	3708      	adds	r7, #8
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}

080020c0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020c0:	b480      	push	{r7}
 80020c2:	b085      	sub	sp, #20
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d101      	bne.n	80020d2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e098      	b.n	8002204 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	461a      	mov	r2, r3
 80020d8:	4b4d      	ldr	r3, [pc, #308]	@ (8002210 <HAL_DMA_Init+0x150>)
 80020da:	429a      	cmp	r2, r3
 80020dc:	d80f      	bhi.n	80020fe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	461a      	mov	r2, r3
 80020e4:	4b4b      	ldr	r3, [pc, #300]	@ (8002214 <HAL_DMA_Init+0x154>)
 80020e6:	4413      	add	r3, r2
 80020e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002218 <HAL_DMA_Init+0x158>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	091b      	lsrs	r3, r3, #4
 80020f0:	009a      	lsls	r2, r3, #2
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	4a48      	ldr	r2, [pc, #288]	@ (800221c <HAL_DMA_Init+0x15c>)
 80020fa:	641a      	str	r2, [r3, #64]	@ 0x40
 80020fc:	e00e      	b.n	800211c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	461a      	mov	r2, r3
 8002104:	4b46      	ldr	r3, [pc, #280]	@ (8002220 <HAL_DMA_Init+0x160>)
 8002106:	4413      	add	r3, r2
 8002108:	4a43      	ldr	r2, [pc, #268]	@ (8002218 <HAL_DMA_Init+0x158>)
 800210a:	fba2 2303 	umull	r2, r3, r2, r3
 800210e:	091b      	lsrs	r3, r3, #4
 8002110:	009a      	lsls	r2, r3, #2
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	4a42      	ldr	r2, [pc, #264]	@ (8002224 <HAL_DMA_Init+0x164>)
 800211a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2202      	movs	r2, #2
 8002120:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002136:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002140:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800214c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002158:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6a1b      	ldr	r3, [r3, #32]
 800215e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002160:	68fa      	ldr	r2, [r7, #12]
 8002162:	4313      	orrs	r3, r2
 8002164:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	68fa      	ldr	r2, [r7, #12]
 800216c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002176:	d039      	beq.n	80021ec <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800217c:	4a27      	ldr	r2, [pc, #156]	@ (800221c <HAL_DMA_Init+0x15c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d11a      	bne.n	80021b8 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8002182:	4b29      	ldr	r3, [pc, #164]	@ (8002228 <HAL_DMA_Init+0x168>)
 8002184:	681a      	ldr	r2, [r3, #0]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218a:	f003 031c 	and.w	r3, r3, #28
 800218e:	210f      	movs	r1, #15
 8002190:	fa01 f303 	lsl.w	r3, r1, r3
 8002194:	43db      	mvns	r3, r3
 8002196:	4924      	ldr	r1, [pc, #144]	@ (8002228 <HAL_DMA_Init+0x168>)
 8002198:	4013      	ands	r3, r2
 800219a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800219c:	4b22      	ldr	r3, [pc, #136]	@ (8002228 <HAL_DMA_Init+0x168>)
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6859      	ldr	r1, [r3, #4]
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021a8:	f003 031c 	and.w	r3, r3, #28
 80021ac:	fa01 f303 	lsl.w	r3, r1, r3
 80021b0:	491d      	ldr	r1, [pc, #116]	@ (8002228 <HAL_DMA_Init+0x168>)
 80021b2:	4313      	orrs	r3, r2
 80021b4:	600b      	str	r3, [r1, #0]
 80021b6:	e019      	b.n	80021ec <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80021b8:	4b1c      	ldr	r3, [pc, #112]	@ (800222c <HAL_DMA_Init+0x16c>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c0:	f003 031c 	and.w	r3, r3, #28
 80021c4:	210f      	movs	r1, #15
 80021c6:	fa01 f303 	lsl.w	r3, r1, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	4917      	ldr	r1, [pc, #92]	@ (800222c <HAL_DMA_Init+0x16c>)
 80021ce:	4013      	ands	r3, r2
 80021d0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80021d2:	4b16      	ldr	r3, [pc, #88]	@ (800222c <HAL_DMA_Init+0x16c>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	6859      	ldr	r1, [r3, #4]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021de:	f003 031c 	and.w	r3, r3, #28
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	4911      	ldr	r1, [pc, #68]	@ (800222c <HAL_DMA_Init+0x16c>)
 80021e8:	4313      	orrs	r3, r2
 80021ea:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2200      	movs	r2, #0
 80021f0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2201      	movs	r2, #1
 80021f6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	2200      	movs	r2, #0
 80021fe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002202:	2300      	movs	r3, #0
}
 8002204:	4618      	mov	r0, r3
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	40020407 	.word	0x40020407
 8002214:	bffdfff8 	.word	0xbffdfff8
 8002218:	cccccccd 	.word	0xcccccccd
 800221c:	40020000 	.word	0x40020000
 8002220:	bffdfbf8 	.word	0xbffdfbf8
 8002224:	40020400 	.word	0x40020400
 8002228:	400200a8 	.word	0x400200a8
 800222c:	400204a8 	.word	0x400204a8

08002230 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b086      	sub	sp, #24
 8002234:	af00      	add	r7, sp, #0
 8002236:	60f8      	str	r0, [r7, #12]
 8002238:	60b9      	str	r1, [r7, #8]
 800223a:	607a      	str	r2, [r7, #4]
 800223c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002248:	2b01      	cmp	r3, #1
 800224a:	d101      	bne.n	8002250 <HAL_DMA_Start_IT+0x20>
 800224c:	2302      	movs	r3, #2
 800224e:	e04b      	b.n	80022e8 <HAL_DMA_Start_IT+0xb8>
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800225e:	b2db      	uxtb	r3, r3
 8002260:	2b01      	cmp	r3, #1
 8002262:	d13a      	bne.n	80022da <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2202      	movs	r2, #2
 8002268:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	2200      	movs	r2, #0
 8002270:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f022 0201 	bic.w	r2, r2, #1
 8002280:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	687a      	ldr	r2, [r7, #4]
 8002286:	68b9      	ldr	r1, [r7, #8]
 8002288:	68f8      	ldr	r0, [r7, #12]
 800228a:	f000 f95f 	bl	800254c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002292:	2b00      	cmp	r3, #0
 8002294:	d008      	beq.n	80022a8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	681a      	ldr	r2, [r3, #0]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f042 020e 	orr.w	r2, r2, #14
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	e00f      	b.n	80022c8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f022 0204 	bic.w	r2, r2, #4
 80022b6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	f042 020a 	orr.w	r2, r2, #10
 80022c6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f042 0201 	orr.w	r2, r2, #1
 80022d6:	601a      	str	r2, [r3, #0]
 80022d8:	e005      	b.n	80022e6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80022e2:	2302      	movs	r3, #2
 80022e4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80022e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80022e8:	4618      	mov	r0, r3
 80022ea:	3718      	adds	r7, #24
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}

080022f0 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b085      	sub	sp, #20
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80022f8:	2300      	movs	r3, #0
 80022fa:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002302:	b2db      	uxtb	r3, r3
 8002304:	2b02      	cmp	r3, #2
 8002306:	d008      	beq.n	800231a <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2204      	movs	r2, #4
 800230c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e022      	b.n	8002360 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	681a      	ldr	r2, [r3, #0]
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f022 020e 	bic.w	r2, r2, #14
 8002328:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f022 0201 	bic.w	r2, r2, #1
 8002338:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800233e:	f003 021c 	and.w	r2, r3, #28
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002346:	2101      	movs	r1, #1
 8002348:	fa01 f202 	lsl.w	r2, r1, r2
 800234c:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2201      	movs	r2, #1
 8002352:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 800235e:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002360:	4618      	mov	r0, r3
 8002362:	3714      	adds	r7, #20
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b084      	sub	sp, #16
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002374:	2300      	movs	r3, #0
 8002376:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b02      	cmp	r3, #2
 8002382:	d005      	beq.n	8002390 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2204      	movs	r2, #4
 8002388:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800238a:	2301      	movs	r3, #1
 800238c:	73fb      	strb	r3, [r7, #15]
 800238e:	e029      	b.n	80023e4 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 020e 	bic.w	r2, r2, #14
 800239e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f022 0201 	bic.w	r2, r2, #1
 80023ae:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b4:	f003 021c 	and.w	r2, r3, #28
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023bc:	2101      	movs	r1, #1
 80023be:	fa01 f202 	lsl.w	r2, r1, r2
 80023c2:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023e0:	6878      	ldr	r0, [r7, #4]
 80023e2:	4798      	blx	r3
    }
  }
  return status;
 80023e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3710      	adds	r7, #16
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800240a:	f003 031c 	and.w	r3, r3, #28
 800240e:	2204      	movs	r2, #4
 8002410:	409a      	lsls	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	4013      	ands	r3, r2
 8002416:	2b00      	cmp	r3, #0
 8002418:	d026      	beq.n	8002468 <HAL_DMA_IRQHandler+0x7a>
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	f003 0304 	and.w	r3, r3, #4
 8002420:	2b00      	cmp	r3, #0
 8002422:	d021      	beq.n	8002468 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f003 0320 	and.w	r3, r3, #32
 800242e:	2b00      	cmp	r3, #0
 8002430:	d107      	bne.n	8002442 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	681a      	ldr	r2, [r3, #0]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	f022 0204 	bic.w	r2, r2, #4
 8002440:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002446:	f003 021c 	and.w	r2, r3, #28
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800244e:	2104      	movs	r1, #4
 8002450:	fa01 f202 	lsl.w	r2, r1, r2
 8002454:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800245a:	2b00      	cmp	r3, #0
 800245c:	d071      	beq.n	8002542 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	6878      	ldr	r0, [r7, #4]
 8002464:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002466:	e06c      	b.n	8002542 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246c:	f003 031c 	and.w	r3, r3, #28
 8002470:	2202      	movs	r2, #2
 8002472:	409a      	lsls	r2, r3
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	4013      	ands	r3, r2
 8002478:	2b00      	cmp	r3, #0
 800247a:	d02e      	beq.n	80024da <HAL_DMA_IRQHandler+0xec>
 800247c:	68bb      	ldr	r3, [r7, #8]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d029      	beq.n	80024da <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0320 	and.w	r3, r3, #32
 8002490:	2b00      	cmp	r3, #0
 8002492:	d10b      	bne.n	80024ac <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	681a      	ldr	r2, [r3, #0]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 020a 	bic.w	r2, r2, #10
 80024a2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b0:	f003 021c 	and.w	r2, r3, #28
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b8:	2102      	movs	r1, #2
 80024ba:	fa01 f202 	lsl.w	r2, r1, r2
 80024be:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	2200      	movs	r2, #0
 80024c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d038      	beq.n	8002542 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024d4:	6878      	ldr	r0, [r7, #4]
 80024d6:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80024d8:	e033      	b.n	8002542 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024de:	f003 031c 	and.w	r3, r3, #28
 80024e2:	2208      	movs	r2, #8
 80024e4:	409a      	lsls	r2, r3
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	4013      	ands	r3, r2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d02a      	beq.n	8002544 <HAL_DMA_IRQHandler+0x156>
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	f003 0308 	and.w	r3, r3, #8
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d025      	beq.n	8002544 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f022 020e 	bic.w	r2, r2, #14
 8002506:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250c:	f003 021c 	and.w	r2, r3, #28
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002514:	2101      	movs	r1, #1
 8002516:	fa01 f202 	lsl.w	r2, r1, r2
 800251a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2201      	movs	r2, #1
 8002526:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2200      	movs	r2, #0
 800252e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002536:	2b00      	cmp	r3, #0
 8002538:	d004      	beq.n	8002544 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800253e:	6878      	ldr	r0, [r7, #4]
 8002540:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002542:	bf00      	nop
 8002544:	bf00      	nop
}
 8002546:	3710      	adds	r7, #16
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800254c:	b480      	push	{r7}
 800254e:	b085      	sub	sp, #20
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
 8002558:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255e:	f003 021c 	and.w	r2, r3, #28
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	2101      	movs	r1, #1
 8002568:	fa01 f202 	lsl.w	r2, r1, r2
 800256c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	2b10      	cmp	r3, #16
 800257c:	d108      	bne.n	8002590 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68ba      	ldr	r2, [r7, #8]
 800258c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800258e:	e007      	b.n	80025a0 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	68ba      	ldr	r2, [r7, #8]
 8002596:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	60da      	str	r2, [r3, #12]
}
 80025a0:	bf00      	nop
 80025a2:	3714      	adds	r7, #20
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b087      	sub	sp, #28
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025b6:	2300      	movs	r3, #0
 80025b8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025ba:	e17f      	b.n	80028bc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	681a      	ldr	r2, [r3, #0]
 80025c0:	2101      	movs	r1, #1
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	fa01 f303 	lsl.w	r3, r1, r3
 80025c8:	4013      	ands	r3, r2
 80025ca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 8171 	beq.w	80028b6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 0303 	and.w	r3, r3, #3
 80025dc:	2b01      	cmp	r3, #1
 80025de:	d005      	beq.n	80025ec <HAL_GPIO_Init+0x40>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	f003 0303 	and.w	r3, r3, #3
 80025e8:	2b02      	cmp	r3, #2
 80025ea:	d130      	bne.n	800264e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	005b      	lsls	r3, r3, #1
 80025f6:	2203      	movs	r2, #3
 80025f8:	fa02 f303 	lsl.w	r3, r2, r3
 80025fc:	43db      	mvns	r3, r3
 80025fe:	693a      	ldr	r2, [r7, #16]
 8002600:	4013      	ands	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	68da      	ldr	r2, [r3, #12]
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	005b      	lsls	r3, r3, #1
 800260c:	fa02 f303 	lsl.w	r3, r2, r3
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	4313      	orrs	r3, r2
 8002614:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	693a      	ldr	r2, [r7, #16]
 800261a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002622:	2201      	movs	r2, #1
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	fa02 f303 	lsl.w	r3, r2, r3
 800262a:	43db      	mvns	r3, r3
 800262c:	693a      	ldr	r2, [r7, #16]
 800262e:	4013      	ands	r3, r2
 8002630:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	091b      	lsrs	r3, r3, #4
 8002638:	f003 0201 	and.w	r2, r3, #1
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	693a      	ldr	r2, [r7, #16]
 800264c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 0303 	and.w	r3, r3, #3
 8002656:	2b03      	cmp	r3, #3
 8002658:	d118      	bne.n	800268c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800265e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002660:	2201      	movs	r2, #1
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	693a      	ldr	r2, [r7, #16]
 800266c:	4013      	ands	r3, r2
 800266e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	08db      	lsrs	r3, r3, #3
 8002676:	f003 0201 	and.w	r2, r3, #1
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f003 0303 	and.w	r3, r3, #3
 8002694:	2b03      	cmp	r3, #3
 8002696:	d017      	beq.n	80026c8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800269e:	697b      	ldr	r3, [r7, #20]
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	2203      	movs	r2, #3
 80026a4:	fa02 f303 	lsl.w	r3, r2, r3
 80026a8:	43db      	mvns	r3, r3
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4013      	ands	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	689a      	ldr	r2, [r3, #8]
 80026b4:	697b      	ldr	r3, [r7, #20]
 80026b6:	005b      	lsls	r3, r3, #1
 80026b8:	fa02 f303 	lsl.w	r3, r2, r3
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	4313      	orrs	r3, r2
 80026c0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	693a      	ldr	r2, [r7, #16]
 80026c6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	f003 0303 	and.w	r3, r3, #3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d123      	bne.n	800271c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	08da      	lsrs	r2, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3208      	adds	r2, #8
 80026dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	220f      	movs	r2, #15
 80026ec:	fa02 f303 	lsl.w	r3, r2, r3
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	691a      	ldr	r2, [r3, #16]
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f003 0307 	and.w	r3, r3, #7
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	fa02 f303 	lsl.w	r3, r2, r3
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	4313      	orrs	r3, r2
 800270c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	08da      	lsrs	r2, r3, #3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	3208      	adds	r2, #8
 8002716:	6939      	ldr	r1, [r7, #16]
 8002718:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	2203      	movs	r2, #3
 8002728:	fa02 f303 	lsl.w	r3, r2, r3
 800272c:	43db      	mvns	r3, r3
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	4013      	ands	r3, r2
 8002732:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685b      	ldr	r3, [r3, #4]
 8002738:	f003 0203 	and.w	r2, r3, #3
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	005b      	lsls	r3, r3, #1
 8002740:	fa02 f303 	lsl.w	r3, r2, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4313      	orrs	r3, r2
 8002748:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	693a      	ldr	r2, [r7, #16]
 800274e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002758:	2b00      	cmp	r3, #0
 800275a:	f000 80ac 	beq.w	80028b6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800275e:	4b5f      	ldr	r3, [pc, #380]	@ (80028dc <HAL_GPIO_Init+0x330>)
 8002760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002762:	4a5e      	ldr	r2, [pc, #376]	@ (80028dc <HAL_GPIO_Init+0x330>)
 8002764:	f043 0301 	orr.w	r3, r3, #1
 8002768:	6613      	str	r3, [r2, #96]	@ 0x60
 800276a:	4b5c      	ldr	r3, [pc, #368]	@ (80028dc <HAL_GPIO_Init+0x330>)
 800276c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800276e:	f003 0301 	and.w	r3, r3, #1
 8002772:	60bb      	str	r3, [r7, #8]
 8002774:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002776:	4a5a      	ldr	r2, [pc, #360]	@ (80028e0 <HAL_GPIO_Init+0x334>)
 8002778:	697b      	ldr	r3, [r7, #20]
 800277a:	089b      	lsrs	r3, r3, #2
 800277c:	3302      	adds	r3, #2
 800277e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002782:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	009b      	lsls	r3, r3, #2
 800278c:	220f      	movs	r2, #15
 800278e:	fa02 f303 	lsl.w	r3, r2, r3
 8002792:	43db      	mvns	r3, r3
 8002794:	693a      	ldr	r2, [r7, #16]
 8002796:	4013      	ands	r3, r2
 8002798:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80027a0:	d025      	beq.n	80027ee <HAL_GPIO_Init+0x242>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a4f      	ldr	r2, [pc, #316]	@ (80028e4 <HAL_GPIO_Init+0x338>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d01f      	beq.n	80027ea <HAL_GPIO_Init+0x23e>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a4e      	ldr	r2, [pc, #312]	@ (80028e8 <HAL_GPIO_Init+0x33c>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d019      	beq.n	80027e6 <HAL_GPIO_Init+0x23a>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a4d      	ldr	r2, [pc, #308]	@ (80028ec <HAL_GPIO_Init+0x340>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d013      	beq.n	80027e2 <HAL_GPIO_Init+0x236>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4c      	ldr	r2, [pc, #304]	@ (80028f0 <HAL_GPIO_Init+0x344>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d00d      	beq.n	80027de <HAL_GPIO_Init+0x232>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4b      	ldr	r2, [pc, #300]	@ (80028f4 <HAL_GPIO_Init+0x348>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d007      	beq.n	80027da <HAL_GPIO_Init+0x22e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4a      	ldr	r2, [pc, #296]	@ (80028f8 <HAL_GPIO_Init+0x34c>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d101      	bne.n	80027d6 <HAL_GPIO_Init+0x22a>
 80027d2:	2306      	movs	r3, #6
 80027d4:	e00c      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027d6:	2307      	movs	r3, #7
 80027d8:	e00a      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027da:	2305      	movs	r3, #5
 80027dc:	e008      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027de:	2304      	movs	r3, #4
 80027e0:	e006      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027e2:	2303      	movs	r3, #3
 80027e4:	e004      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027e6:	2302      	movs	r3, #2
 80027e8:	e002      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027ea:	2301      	movs	r3, #1
 80027ec:	e000      	b.n	80027f0 <HAL_GPIO_Init+0x244>
 80027ee:	2300      	movs	r3, #0
 80027f0:	697a      	ldr	r2, [r7, #20]
 80027f2:	f002 0203 	and.w	r2, r2, #3
 80027f6:	0092      	lsls	r2, r2, #2
 80027f8:	4093      	lsls	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002800:	4937      	ldr	r1, [pc, #220]	@ (80028e0 <HAL_GPIO_Init+0x334>)
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800280e:	4b3b      	ldr	r3, [pc, #236]	@ (80028fc <HAL_GPIO_Init+0x350>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	43db      	mvns	r3, r3
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	4013      	ands	r3, r2
 800281c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d003      	beq.n	8002832 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800282a:	693a      	ldr	r2, [r7, #16]
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	4313      	orrs	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002832:	4a32      	ldr	r2, [pc, #200]	@ (80028fc <HAL_GPIO_Init+0x350>)
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002838:	4b30      	ldr	r3, [pc, #192]	@ (80028fc <HAL_GPIO_Init+0x350>)
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	43db      	mvns	r3, r3
 8002842:	693a      	ldr	r2, [r7, #16]
 8002844:	4013      	ands	r3, r2
 8002846:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002850:	2b00      	cmp	r3, #0
 8002852:	d003      	beq.n	800285c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002854:	693a      	ldr	r2, [r7, #16]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800285c:	4a27      	ldr	r2, [pc, #156]	@ (80028fc <HAL_GPIO_Init+0x350>)
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002862:	4b26      	ldr	r3, [pc, #152]	@ (80028fc <HAL_GPIO_Init+0x350>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	43db      	mvns	r3, r3
 800286c:	693a      	ldr	r2, [r7, #16]
 800286e:	4013      	ands	r3, r2
 8002870:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002886:	4a1d      	ldr	r2, [pc, #116]	@ (80028fc <HAL_GPIO_Init+0x350>)
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800288c:	4b1b      	ldr	r3, [pc, #108]	@ (80028fc <HAL_GPIO_Init+0x350>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	43db      	mvns	r3, r3
 8002896:	693a      	ldr	r2, [r7, #16]
 8002898:	4013      	ands	r3, r2
 800289a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d003      	beq.n	80028b0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80028a8:	693a      	ldr	r2, [r7, #16]
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	4313      	orrs	r3, r2
 80028ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80028b0:	4a12      	ldr	r2, [pc, #72]	@ (80028fc <HAL_GPIO_Init+0x350>)
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80028b6:	697b      	ldr	r3, [r7, #20]
 80028b8:	3301      	adds	r3, #1
 80028ba:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681a      	ldr	r2, [r3, #0]
 80028c0:	697b      	ldr	r3, [r7, #20]
 80028c2:	fa22 f303 	lsr.w	r3, r2, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	f47f ae78 	bne.w	80025bc <HAL_GPIO_Init+0x10>
  }
}
 80028cc:	bf00      	nop
 80028ce:	bf00      	nop
 80028d0:	371c      	adds	r7, #28
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	40021000 	.word	0x40021000
 80028e0:	40010000 	.word	0x40010000
 80028e4:	48000400 	.word	0x48000400
 80028e8:	48000800 	.word	0x48000800
 80028ec:	48000c00 	.word	0x48000c00
 80028f0:	48001000 	.word	0x48001000
 80028f4:	48001400 	.word	0x48001400
 80028f8:	48001800 	.word	0x48001800
 80028fc:	40010400 	.word	0x40010400

08002900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
 8002908:	460b      	mov	r3, r1
 800290a:	807b      	strh	r3, [r7, #2]
 800290c:	4613      	mov	r3, r2
 800290e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002910:	787b      	ldrb	r3, [r7, #1]
 8002912:	2b00      	cmp	r3, #0
 8002914:	d003      	beq.n	800291e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002916:	887a      	ldrh	r2, [r7, #2]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800291c:	e002      	b.n	8002924 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800291e:	887a      	ldrh	r2, [r7, #2]
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002930:	b480      	push	{r7}
 8002932:	b085      	sub	sp, #20
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
 8002938:	460b      	mov	r3, r1
 800293a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	695b      	ldr	r3, [r3, #20]
 8002940:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002942:	887a      	ldrh	r2, [r7, #2]
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	4013      	ands	r3, r2
 8002948:	041a      	lsls	r2, r3, #16
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	43d9      	mvns	r1, r3
 800294e:	887b      	ldrh	r3, [r7, #2]
 8002950:	400b      	ands	r3, r1
 8002952:	431a      	orrs	r2, r3
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	619a      	str	r2, [r3, #24]
}
 8002958:	bf00      	nop
 800295a:	3714      	adds	r7, #20
 800295c:	46bd      	mov	sp, r7
 800295e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002962:	4770      	bx	lr

08002964 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e08d      	b.n	8002a92 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d106      	bne.n	8002990 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fe f93a 	bl	8000c04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2224      	movs	r2, #36	@ 0x24
 8002994:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681a      	ldr	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f022 0201 	bic.w	r2, r2, #1
 80029a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80029b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80029c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	68db      	ldr	r3, [r3, #12]
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d107      	bne.n	80029de <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	689a      	ldr	r2, [r3, #8]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	e006      	b.n	80029ec <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80029ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d108      	bne.n	8002a06 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	685a      	ldr	r2, [r3, #4]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a02:	605a      	str	r2, [r3, #4]
 8002a04:	e007      	b.n	8002a16 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a14:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	687a      	ldr	r2, [r7, #4]
 8002a1e:	6812      	ldr	r2, [r2, #0]
 8002a20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002a24:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002a28:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	68da      	ldr	r2, [r3, #12]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a38:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	691a      	ldr	r2, [r3, #16]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	699b      	ldr	r3, [r3, #24]
 8002a4a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	69d9      	ldr	r1, [r3, #28]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6a1a      	ldr	r2, [r3, #32]
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	430a      	orrs	r2, r1
 8002a62:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f042 0201 	orr.w	r2, r2, #1
 8002a72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002a90:	2300      	movs	r3, #0
}
 8002a92:	4618      	mov	r0, r3
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b088      	sub	sp, #32
 8002aa0:	af02      	add	r7, sp, #8
 8002aa2:	60f8      	str	r0, [r7, #12]
 8002aa4:	4608      	mov	r0, r1
 8002aa6:	4611      	mov	r1, r2
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	4603      	mov	r3, r0
 8002aac:	817b      	strh	r3, [r7, #10]
 8002aae:	460b      	mov	r3, r1
 8002ab0:	813b      	strh	r3, [r7, #8]
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b20      	cmp	r3, #32
 8002ac0:	f040 80f9 	bne.w	8002cb6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ac4:	6a3b      	ldr	r3, [r7, #32]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_I2C_Mem_Write+0x34>
 8002aca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d105      	bne.n	8002adc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ad6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0ed      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <HAL_I2C_Mem_Write+0x4e>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e0e6      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002af2:	f7ff f9d3 	bl	8001e9c <HAL_GetTick>
 8002af6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	9300      	str	r3, [sp, #0]
 8002afc:	2319      	movs	r3, #25
 8002afe:	2201      	movs	r2, #1
 8002b00:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f000 fac3 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0d1      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	2221      	movs	r2, #33	@ 0x21
 8002b18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2240      	movs	r2, #64	@ 0x40
 8002b20:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	6a3a      	ldr	r2, [r7, #32]
 8002b2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002b34:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b3c:	88f8      	ldrh	r0, [r7, #6]
 8002b3e:	893a      	ldrh	r2, [r7, #8]
 8002b40:	8979      	ldrh	r1, [r7, #10]
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	9301      	str	r3, [sp, #4]
 8002b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	68f8      	ldr	r0, [r7, #12]
 8002b4e:	f000 f9d3 	bl	8002ef8 <I2C_RequestMemoryWrite>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d005      	beq.n	8002b64 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2200      	movs	r2, #0
 8002b5c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e0a9      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b68:	b29b      	uxth	r3, r3
 8002b6a:	2bff      	cmp	r3, #255	@ 0xff
 8002b6c:	d90e      	bls.n	8002b8c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	22ff      	movs	r2, #255	@ 0xff
 8002b72:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b78:	b2da      	uxtb	r2, r3
 8002b7a:	8979      	ldrh	r1, [r7, #10]
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	9300      	str	r3, [sp, #0]
 8002b80:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002b84:	68f8      	ldr	r0, [r7, #12]
 8002b86:	f000 fc47 	bl	8003418 <I2C_TransferConfig>
 8002b8a:	e00f      	b.n	8002bac <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b90:	b29a      	uxth	r2, r3
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b9a:	b2da      	uxtb	r2, r3
 8002b9c:	8979      	ldrh	r1, [r7, #10]
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	9300      	str	r3, [sp, #0]
 8002ba2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ba6:	68f8      	ldr	r0, [r7, #12]
 8002ba8:	f000 fc36 	bl	8003418 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002bac:	697a      	ldr	r2, [r7, #20]
 8002bae:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002bb0:	68f8      	ldr	r0, [r7, #12]
 8002bb2:	f000 fac6 	bl	8003142 <I2C_WaitOnTXISFlagUntilTimeout>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e07b      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc4:	781a      	ldrb	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd0:	1c5a      	adds	r2, r3, #1
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	3b01      	subs	r3, #1
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be8:	3b01      	subs	r3, #1
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d034      	beq.n	8002c64 <HAL_I2C_Mem_Write+0x1c8>
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d130      	bne.n	8002c64 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c08:	2200      	movs	r2, #0
 8002c0a:	2180      	movs	r1, #128	@ 0x80
 8002c0c:	68f8      	ldr	r0, [r7, #12]
 8002c0e:	f000 fa3f 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d001      	beq.n	8002c1c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002c18:	2301      	movs	r3, #1
 8002c1a:	e04d      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	2bff      	cmp	r3, #255	@ 0xff
 8002c24:	d90e      	bls.n	8002c44 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	22ff      	movs	r2, #255	@ 0xff
 8002c2a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c30:	b2da      	uxtb	r2, r3
 8002c32:	8979      	ldrh	r1, [r7, #10]
 8002c34:	2300      	movs	r3, #0
 8002c36:	9300      	str	r3, [sp, #0]
 8002c38:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c3c:	68f8      	ldr	r0, [r7, #12]
 8002c3e:	f000 fbeb 	bl	8003418 <I2C_TransferConfig>
 8002c42:	e00f      	b.n	8002c64 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c48:	b29a      	uxth	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c52:	b2da      	uxtb	r2, r3
 8002c54:	8979      	ldrh	r1, [r7, #10]
 8002c56:	2300      	movs	r3, #0
 8002c58:	9300      	str	r3, [sp, #0]
 8002c5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c5e:	68f8      	ldr	r0, [r7, #12]
 8002c60:	f000 fbda 	bl	8003418 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c68:	b29b      	uxth	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d19e      	bne.n	8002bac <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c6e:	697a      	ldr	r2, [r7, #20]
 8002c70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f000 faac 	bl	80031d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e01a      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	2220      	movs	r2, #32
 8002c88:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	6859      	ldr	r1, [r3, #4]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681a      	ldr	r2, [r3, #0]
 8002c94:	4b0a      	ldr	r3, [pc, #40]	@ (8002cc0 <HAL_I2C_Mem_Write+0x224>)
 8002c96:	400b      	ands	r3, r1
 8002c98:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2220      	movs	r2, #32
 8002c9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	2200      	movs	r2, #0
 8002cae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	e000      	b.n	8002cb8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002cb6:	2302      	movs	r3, #2
  }
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3718      	adds	r7, #24
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	fe00e800 	.word	0xfe00e800

08002cc4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b088      	sub	sp, #32
 8002cc8:	af02      	add	r7, sp, #8
 8002cca:	60f8      	str	r0, [r7, #12]
 8002ccc:	4608      	mov	r0, r1
 8002cce:	4611      	mov	r1, r2
 8002cd0:	461a      	mov	r2, r3
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	817b      	strh	r3, [r7, #10]
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	813b      	strh	r3, [r7, #8]
 8002cda:	4613      	mov	r3, r2
 8002cdc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b20      	cmp	r3, #32
 8002ce8:	f040 80fd 	bne.w	8002ee6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d002      	beq.n	8002cf8 <HAL_I2C_Mem_Read+0x34>
 8002cf2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d105      	bne.n	8002d04 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cfe:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e0f1      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d0a:	2b01      	cmp	r3, #1
 8002d0c:	d101      	bne.n	8002d12 <HAL_I2C_Mem_Read+0x4e>
 8002d0e:	2302      	movs	r3, #2
 8002d10:	e0ea      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	2201      	movs	r2, #1
 8002d16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002d1a:	f7ff f8bf 	bl	8001e9c <HAL_GetTick>
 8002d1e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	9300      	str	r3, [sp, #0]
 8002d24:	2319      	movs	r3, #25
 8002d26:	2201      	movs	r2, #1
 8002d28:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 f9af 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e0d5      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	2222      	movs	r2, #34	@ 0x22
 8002d40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2240      	movs	r2, #64	@ 0x40
 8002d48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2200      	movs	r2, #0
 8002d50:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6a3a      	ldr	r2, [r7, #32]
 8002d56:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002d5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	2200      	movs	r2, #0
 8002d62:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002d64:	88f8      	ldrh	r0, [r7, #6]
 8002d66:	893a      	ldrh	r2, [r7, #8]
 8002d68:	8979      	ldrh	r1, [r7, #10]
 8002d6a:	697b      	ldr	r3, [r7, #20]
 8002d6c:	9301      	str	r3, [sp, #4]
 8002d6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d70:	9300      	str	r3, [sp, #0]
 8002d72:	4603      	mov	r3, r0
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 f913 	bl	8002fa0 <I2C_RequestMemoryRead>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d005      	beq.n	8002d8c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2200      	movs	r2, #0
 8002d84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	e0ad      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d90:	b29b      	uxth	r3, r3
 8002d92:	2bff      	cmp	r3, #255	@ 0xff
 8002d94:	d90e      	bls.n	8002db4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da0:	b2da      	uxtb	r2, r3
 8002da2:	8979      	ldrh	r1, [r7, #10]
 8002da4:	4b52      	ldr	r3, [pc, #328]	@ (8002ef0 <HAL_I2C_Mem_Read+0x22c>)
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002dac:	68f8      	ldr	r0, [r7, #12]
 8002dae:	f000 fb33 	bl	8003418 <I2C_TransferConfig>
 8002db2:	e00f      	b.n	8002dd4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dc2:	b2da      	uxtb	r2, r3
 8002dc4:	8979      	ldrh	r1, [r7, #10]
 8002dc6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ef0 <HAL_I2C_Mem_Read+0x22c>)
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dce:	68f8      	ldr	r0, [r7, #12]
 8002dd0:	f000 fb22 	bl	8003418 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dda:	2200      	movs	r2, #0
 8002ddc:	2104      	movs	r1, #4
 8002dde:	68f8      	ldr	r0, [r7, #12]
 8002de0:	f000 f956 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002dea:	2301      	movs	r3, #1
 8002dec:	e07c      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df8:	b2d2      	uxtb	r2, r2
 8002dfa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	b29a      	uxth	r2, r3
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d034      	beq.n	8002e94 <HAL_I2C_Mem_Read+0x1d0>
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d130      	bne.n	8002e94 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e38:	2200      	movs	r2, #0
 8002e3a:	2180      	movs	r1, #128	@ 0x80
 8002e3c:	68f8      	ldr	r0, [r7, #12]
 8002e3e:	f000 f927 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002e42:	4603      	mov	r3, r0
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d001      	beq.n	8002e4c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e04d      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e50:	b29b      	uxth	r3, r3
 8002e52:	2bff      	cmp	r3, #255	@ 0xff
 8002e54:	d90e      	bls.n	8002e74 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e60:	b2da      	uxtb	r2, r3
 8002e62:	8979      	ldrh	r1, [r7, #10]
 8002e64:	2300      	movs	r3, #0
 8002e66:	9300      	str	r3, [sp, #0]
 8002e68:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002e6c:	68f8      	ldr	r0, [r7, #12]
 8002e6e:	f000 fad3 	bl	8003418 <I2C_TransferConfig>
 8002e72:	e00f      	b.n	8002e94 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e78:	b29a      	uxth	r2, r3
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e82:	b2da      	uxtb	r2, r3
 8002e84:	8979      	ldrh	r1, [r7, #10]
 8002e86:	2300      	movs	r3, #0
 8002e88:	9300      	str	r3, [sp, #0]
 8002e8a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e8e:	68f8      	ldr	r0, [r7, #12]
 8002e90:	f000 fac2 	bl	8003418 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e98:	b29b      	uxth	r3, r3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d19a      	bne.n	8002dd4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e9e:	697a      	ldr	r2, [r7, #20]
 8002ea0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002ea2:	68f8      	ldr	r0, [r7, #12]
 8002ea4:	f000 f994 	bl	80031d0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d001      	beq.n	8002eb2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e01a      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	2220      	movs	r2, #32
 8002eb8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	6859      	ldr	r1, [r3, #4]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ef4 <HAL_I2C_Mem_Read+0x230>)
 8002ec6:	400b      	ands	r3, r1
 8002ec8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2220      	movs	r2, #32
 8002ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	e000      	b.n	8002ee8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002ee6:	2302      	movs	r3, #2
  }
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	3718      	adds	r7, #24
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd80      	pop	{r7, pc}
 8002ef0:	80002400 	.word	0x80002400
 8002ef4:	fe00e800 	.word	0xfe00e800

08002ef8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af02      	add	r7, sp, #8
 8002efe:	60f8      	str	r0, [r7, #12]
 8002f00:	4608      	mov	r0, r1
 8002f02:	4611      	mov	r1, r2
 8002f04:	461a      	mov	r2, r3
 8002f06:	4603      	mov	r3, r0
 8002f08:	817b      	strh	r3, [r7, #10]
 8002f0a:	460b      	mov	r3, r1
 8002f0c:	813b      	strh	r3, [r7, #8]
 8002f0e:	4613      	mov	r3, r2
 8002f10:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002f12:	88fb      	ldrh	r3, [r7, #6]
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	8979      	ldrh	r1, [r7, #10]
 8002f18:	4b20      	ldr	r3, [pc, #128]	@ (8002f9c <I2C_RequestMemoryWrite+0xa4>)
 8002f1a:	9300      	str	r3, [sp, #0]
 8002f1c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fa79 	bl	8003418 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f26:	69fa      	ldr	r2, [r7, #28]
 8002f28:	69b9      	ldr	r1, [r7, #24]
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f909 	bl	8003142 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	e02c      	b.n	8002f94 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f3a:	88fb      	ldrh	r3, [r7, #6]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d105      	bne.n	8002f4c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f40:	893b      	ldrh	r3, [r7, #8]
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f4a:	e015      	b.n	8002f78 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f4c:	893b      	ldrh	r3, [r7, #8]
 8002f4e:	0a1b      	lsrs	r3, r3, #8
 8002f50:	b29b      	uxth	r3, r3
 8002f52:	b2da      	uxtb	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f5a:	69fa      	ldr	r2, [r7, #28]
 8002f5c:	69b9      	ldr	r1, [r7, #24]
 8002f5e:	68f8      	ldr	r0, [r7, #12]
 8002f60:	f000 f8ef 	bl	8003142 <I2C_WaitOnTXISFlagUntilTimeout>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d001      	beq.n	8002f6e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002f6a:	2301      	movs	r3, #1
 8002f6c:	e012      	b.n	8002f94 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f6e:	893b      	ldrh	r3, [r7, #8]
 8002f70:	b2da      	uxtb	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002f78:	69fb      	ldr	r3, [r7, #28]
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	2180      	movs	r1, #128	@ 0x80
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 f884 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d001      	beq.n	8002f92 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	e000      	b.n	8002f94 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002f92:	2300      	movs	r3, #0
}
 8002f94:	4618      	mov	r0, r3
 8002f96:	3710      	adds	r7, #16
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	80002000 	.word	0x80002000

08002fa0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b086      	sub	sp, #24
 8002fa4:	af02      	add	r7, sp, #8
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	4608      	mov	r0, r1
 8002faa:	4611      	mov	r1, r2
 8002fac:	461a      	mov	r2, r3
 8002fae:	4603      	mov	r3, r0
 8002fb0:	817b      	strh	r3, [r7, #10]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	813b      	strh	r3, [r7, #8]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	8979      	ldrh	r1, [r7, #10]
 8002fc0:	4b20      	ldr	r3, [pc, #128]	@ (8003044 <I2C_RequestMemoryRead+0xa4>)
 8002fc2:	9300      	str	r3, [sp, #0]
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fa26 	bl	8003418 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002fcc:	69fa      	ldr	r2, [r7, #28]
 8002fce:	69b9      	ldr	r1, [r7, #24]
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f000 f8b6 	bl	8003142 <I2C_WaitOnTXISFlagUntilTimeout>
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d001      	beq.n	8002fe0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002fdc:	2301      	movs	r3, #1
 8002fde:	e02c      	b.n	800303a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002fe0:	88fb      	ldrh	r3, [r7, #6]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d105      	bne.n	8002ff2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002fe6:	893b      	ldrh	r3, [r7, #8]
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ff0:	e015      	b.n	800301e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002ff2:	893b      	ldrh	r3, [r7, #8]
 8002ff4:	0a1b      	lsrs	r3, r3, #8
 8002ff6:	b29b      	uxth	r3, r3
 8002ff8:	b2da      	uxtb	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003000:	69fa      	ldr	r2, [r7, #28]
 8003002:	69b9      	ldr	r1, [r7, #24]
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f000 f89c 	bl	8003142 <I2C_WaitOnTXISFlagUntilTimeout>
 800300a:	4603      	mov	r3, r0
 800300c:	2b00      	cmp	r3, #0
 800300e:	d001      	beq.n	8003014 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e012      	b.n	800303a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003014:	893b      	ldrh	r3, [r7, #8]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800301e:	69fb      	ldr	r3, [r7, #28]
 8003020:	9300      	str	r3, [sp, #0]
 8003022:	69bb      	ldr	r3, [r7, #24]
 8003024:	2200      	movs	r2, #0
 8003026:	2140      	movs	r1, #64	@ 0x40
 8003028:	68f8      	ldr	r0, [r7, #12]
 800302a:	f000 f831 	bl	8003090 <I2C_WaitOnFlagUntilTimeout>
 800302e:	4603      	mov	r3, r0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d001      	beq.n	8003038 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e000      	b.n	800303a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003038:	2300      	movs	r3, #0
}
 800303a:	4618      	mov	r0, r3
 800303c:	3710      	adds	r7, #16
 800303e:	46bd      	mov	sp, r7
 8003040:	bd80      	pop	{r7, pc}
 8003042:	bf00      	nop
 8003044:	80002000 	.word	0x80002000

08003048 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003048:	b480      	push	{r7}
 800304a:	b083      	sub	sp, #12
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b02      	cmp	r3, #2
 800305c:	d103      	bne.n	8003066 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	2200      	movs	r2, #0
 8003064:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	699b      	ldr	r3, [r3, #24]
 800306c:	f003 0301 	and.w	r3, r3, #1
 8003070:	2b01      	cmp	r3, #1
 8003072:	d007      	beq.n	8003084 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	699a      	ldr	r2, [r3, #24]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f042 0201 	orr.w	r2, r2, #1
 8003082:	619a      	str	r2, [r3, #24]
  }
}
 8003084:	bf00      	nop
 8003086:	370c      	adds	r7, #12
 8003088:	46bd      	mov	sp, r7
 800308a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308e:	4770      	bx	lr

08003090 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b084      	sub	sp, #16
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	603b      	str	r3, [r7, #0]
 800309c:	4613      	mov	r3, r2
 800309e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030a0:	e03b      	b.n	800311a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80030a2:	69ba      	ldr	r2, [r7, #24]
 80030a4:	6839      	ldr	r1, [r7, #0]
 80030a6:	68f8      	ldr	r0, [r7, #12]
 80030a8:	f000 f8d6 	bl	8003258 <I2C_IsErrorOccurred>
 80030ac:	4603      	mov	r3, r0
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d001      	beq.n	80030b6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80030b2:	2301      	movs	r3, #1
 80030b4:	e041      	b.n	800313a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030bc:	d02d      	beq.n	800311a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030be:	f7fe feed 	bl	8001e9c <HAL_GetTick>
 80030c2:	4602      	mov	r2, r0
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	1ad3      	subs	r3, r2, r3
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	429a      	cmp	r2, r3
 80030cc:	d302      	bcc.n	80030d4 <I2C_WaitOnFlagUntilTimeout+0x44>
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d122      	bne.n	800311a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	699a      	ldr	r2, [r3, #24]
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4013      	ands	r3, r2
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d113      	bne.n	800311a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030f6:	f043 0220 	orr.w	r2, r3, #32
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	2220      	movs	r2, #32
 8003102:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	2200      	movs	r2, #0
 8003112:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e00f      	b.n	800313a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	699a      	ldr	r2, [r3, #24]
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	4013      	ands	r3, r2
 8003124:	68ba      	ldr	r2, [r7, #8]
 8003126:	429a      	cmp	r2, r3
 8003128:	bf0c      	ite	eq
 800312a:	2301      	moveq	r3, #1
 800312c:	2300      	movne	r3, #0
 800312e:	b2db      	uxtb	r3, r3
 8003130:	461a      	mov	r2, r3
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	429a      	cmp	r2, r3
 8003136:	d0b4      	beq.n	80030a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}

08003142 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003142:	b580      	push	{r7, lr}
 8003144:	b084      	sub	sp, #16
 8003146:	af00      	add	r7, sp, #0
 8003148:	60f8      	str	r0, [r7, #12]
 800314a:	60b9      	str	r1, [r7, #8]
 800314c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800314e:	e033      	b.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	68b9      	ldr	r1, [r7, #8]
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 f87f 	bl	8003258 <I2C_IsErrorOccurred>
 800315a:	4603      	mov	r3, r0
 800315c:	2b00      	cmp	r3, #0
 800315e:	d001      	beq.n	8003164 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e031      	b.n	80031c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003164:	68bb      	ldr	r3, [r7, #8]
 8003166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316a:	d025      	beq.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316c:	f7fe fe96 	bl	8001e9c <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	68ba      	ldr	r2, [r7, #8]
 8003178:	429a      	cmp	r2, r3
 800317a:	d302      	bcc.n	8003182 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d11a      	bne.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	699b      	ldr	r3, [r3, #24]
 8003188:	f003 0302 	and.w	r3, r3, #2
 800318c:	2b02      	cmp	r3, #2
 800318e:	d013      	beq.n	80031b8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003194:	f043 0220 	orr.w	r2, r3, #32
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2220      	movs	r2, #32
 80031a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	2200      	movs	r2, #0
 80031a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e007      	b.n	80031c8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b02      	cmp	r3, #2
 80031c4:	d1c4      	bne.n	8003150 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80031dc:	e02f      	b.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	68b9      	ldr	r1, [r7, #8]
 80031e2:	68f8      	ldr	r0, [r7, #12]
 80031e4:	f000 f838 	bl	8003258 <I2C_IsErrorOccurred>
 80031e8:	4603      	mov	r3, r0
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d001      	beq.n	80031f2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80031ee:	2301      	movs	r3, #1
 80031f0:	e02d      	b.n	800324e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80031f2:	f7fe fe53 	bl	8001e9c <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	68ba      	ldr	r2, [r7, #8]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d302      	bcc.n	8003208 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d11a      	bne.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	699b      	ldr	r3, [r3, #24]
 800320e:	f003 0320 	and.w	r3, r3, #32
 8003212:	2b20      	cmp	r3, #32
 8003214:	d013      	beq.n	800323e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800321a:	f043 0220 	orr.w	r2, r3, #32
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	2220      	movs	r2, #32
 8003226:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2200      	movs	r2, #0
 800322e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800323a:	2301      	movs	r3, #1
 800323c:	e007      	b.n	800324e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	699b      	ldr	r3, [r3, #24]
 8003244:	f003 0320 	and.w	r3, r3, #32
 8003248:	2b20      	cmp	r3, #32
 800324a:	d1c8      	bne.n	80031de <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3710      	adds	r7, #16
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}
	...

08003258 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b08a      	sub	sp, #40	@ 0x28
 800325c:	af00      	add	r7, sp, #0
 800325e:	60f8      	str	r0, [r7, #12]
 8003260:	60b9      	str	r1, [r7, #8]
 8003262:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003264:	2300      	movs	r3, #0
 8003266:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	699b      	ldr	r3, [r3, #24]
 8003270:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003272:	2300      	movs	r3, #0
 8003274:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800327a:	69bb      	ldr	r3, [r7, #24]
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b00      	cmp	r3, #0
 8003282:	d068      	beq.n	8003356 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	2210      	movs	r2, #16
 800328a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800328c:	e049      	b.n	8003322 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003294:	d045      	beq.n	8003322 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003296:	f7fe fe01 	bl	8001e9c <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	69fb      	ldr	r3, [r7, #28]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	429a      	cmp	r2, r3
 80032a4:	d302      	bcc.n	80032ac <I2C_IsErrorOccurred+0x54>
 80032a6:	68bb      	ldr	r3, [r7, #8]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d13a      	bne.n	8003322 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80032be:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	699b      	ldr	r3, [r3, #24]
 80032c6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80032ca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80032ce:	d121      	bne.n	8003314 <I2C_IsErrorOccurred+0xbc>
 80032d0:	697b      	ldr	r3, [r7, #20]
 80032d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032d6:	d01d      	beq.n	8003314 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80032d8:	7cfb      	ldrb	r3, [r7, #19]
 80032da:	2b20      	cmp	r3, #32
 80032dc:	d01a      	beq.n	8003314 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	685a      	ldr	r2, [r3, #4]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80032ec:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80032ee:	f7fe fdd5 	bl	8001e9c <HAL_GetTick>
 80032f2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80032f4:	e00e      	b.n	8003314 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80032f6:	f7fe fdd1 	bl	8001e9c <HAL_GetTick>
 80032fa:	4602      	mov	r2, r0
 80032fc:	69fb      	ldr	r3, [r7, #28]
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	2b19      	cmp	r3, #25
 8003302:	d907      	bls.n	8003314 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003304:	6a3b      	ldr	r3, [r7, #32]
 8003306:	f043 0320 	orr.w	r3, r3, #32
 800330a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800330c:	2301      	movs	r3, #1
 800330e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003312:	e006      	b.n	8003322 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	699b      	ldr	r3, [r3, #24]
 800331a:	f003 0320 	and.w	r3, r3, #32
 800331e:	2b20      	cmp	r3, #32
 8003320:	d1e9      	bne.n	80032f6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	699b      	ldr	r3, [r3, #24]
 8003328:	f003 0320 	and.w	r3, r3, #32
 800332c:	2b20      	cmp	r3, #32
 800332e:	d003      	beq.n	8003338 <I2C_IsErrorOccurred+0xe0>
 8003330:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0aa      	beq.n	800328e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003338:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800333c:	2b00      	cmp	r3, #0
 800333e:	d103      	bne.n	8003348 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	2220      	movs	r2, #32
 8003346:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003348:	6a3b      	ldr	r3, [r7, #32]
 800334a:	f043 0304 	orr.w	r3, r3, #4
 800334e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800335e:	69bb      	ldr	r3, [r7, #24]
 8003360:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00b      	beq.n	8003380 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003368:	6a3b      	ldr	r3, [r7, #32]
 800336a:	f043 0301 	orr.w	r3, r3, #1
 800336e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003378:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003380:	69bb      	ldr	r3, [r7, #24]
 8003382:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003386:	2b00      	cmp	r3, #0
 8003388:	d00b      	beq.n	80033a2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800338a:	6a3b      	ldr	r3, [r7, #32]
 800338c:	f043 0308 	orr.w	r3, r3, #8
 8003390:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800339a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800339c:	2301      	movs	r3, #1
 800339e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d00b      	beq.n	80033c4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80033ac:	6a3b      	ldr	r3, [r7, #32]
 80033ae:	f043 0302 	orr.w	r3, r3, #2
 80033b2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033bc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80033c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d01c      	beq.n	8003406 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80033cc:	68f8      	ldr	r0, [r7, #12]
 80033ce:	f7ff fe3b 	bl	8003048 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6859      	ldr	r1, [r3, #4]
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4b0d      	ldr	r3, [pc, #52]	@ (8003414 <I2C_IsErrorOccurred+0x1bc>)
 80033de:	400b      	ands	r3, r1
 80033e0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80033e6:	6a3b      	ldr	r3, [r7, #32]
 80033e8:	431a      	orrs	r2, r3
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2220      	movs	r2, #32
 80033f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2200      	movs	r2, #0
 80033fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003406:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800340a:	4618      	mov	r0, r3
 800340c:	3728      	adds	r7, #40	@ 0x28
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	fe00e800 	.word	0xfe00e800

08003418 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	607b      	str	r3, [r7, #4]
 8003422:	460b      	mov	r3, r1
 8003424:	817b      	strh	r3, [r7, #10]
 8003426:	4613      	mov	r3, r2
 8003428:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800342a:	897b      	ldrh	r3, [r7, #10]
 800342c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003430:	7a7b      	ldrb	r3, [r7, #9]
 8003432:	041b      	lsls	r3, r3, #16
 8003434:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003438:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800343e:	6a3b      	ldr	r3, [r7, #32]
 8003440:	4313      	orrs	r3, r2
 8003442:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003446:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	685a      	ldr	r2, [r3, #4]
 800344e:	6a3b      	ldr	r3, [r7, #32]
 8003450:	0d5b      	lsrs	r3, r3, #21
 8003452:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003456:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <I2C_TransferConfig+0x60>)
 8003458:	430b      	orrs	r3, r1
 800345a:	43db      	mvns	r3, r3
 800345c:	ea02 0103 	and.w	r1, r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	697a      	ldr	r2, [r7, #20]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800346a:	bf00      	nop
 800346c:	371c      	adds	r7, #28
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	03ff63ff 	.word	0x03ff63ff

0800347c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b20      	cmp	r3, #32
 8003490:	d138      	bne.n	8003504 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003498:	2b01      	cmp	r3, #1
 800349a:	d101      	bne.n	80034a0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800349c:	2302      	movs	r3, #2
 800349e:	e032      	b.n	8003506 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2201      	movs	r2, #1
 80034a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2224      	movs	r2, #36	@ 0x24
 80034ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0201 	bic.w	r2, r2, #1
 80034be:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80034ce:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6819      	ldr	r1, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	683a      	ldr	r2, [r7, #0]
 80034dc:	430a      	orrs	r2, r1
 80034de:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f042 0201 	orr.w	r2, r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2220      	movs	r2, #32
 80034f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	e000      	b.n	8003506 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003504:	2302      	movs	r3, #2
  }
}
 8003506:	4618      	mov	r0, r3
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr

08003512 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003512:	b480      	push	{r7}
 8003514:	b085      	sub	sp, #20
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
 800351a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b20      	cmp	r3, #32
 8003526:	d139      	bne.n	800359c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800352e:	2b01      	cmp	r3, #1
 8003530:	d101      	bne.n	8003536 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003532:	2302      	movs	r3, #2
 8003534:	e033      	b.n	800359e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2201      	movs	r2, #1
 800353a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2224      	movs	r2, #36	@ 0x24
 8003542:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f022 0201 	bic.w	r2, r2, #1
 8003554:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003564:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	021b      	lsls	r3, r3, #8
 800356a:	68fa      	ldr	r2, [r7, #12]
 800356c:	4313      	orrs	r3, r2
 800356e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	68fa      	ldr	r2, [r7, #12]
 8003576:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681a      	ldr	r2, [r3, #0]
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f042 0201 	orr.w	r2, r2, #1
 8003586:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003598:	2300      	movs	r3, #0
 800359a:	e000      	b.n	800359e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800359c:	2302      	movs	r3, #2
  }
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a8:	4770      	bx	lr
	...

080035ac <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80035ac:	b480      	push	{r7}
 80035ae:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80035b0:	4b04      	ldr	r3, [pc, #16]	@ (80035c4 <HAL_PWREx_GetVoltageRange+0x18>)
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	40007000 	.word	0x40007000

080035c8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035d6:	d130      	bne.n	800363a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80035d8:	4b23      	ldr	r3, [pc, #140]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80035e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035e4:	d038      	beq.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80035e6:	4b20      	ldr	r3, [pc, #128]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80035ee:	4a1e      	ldr	r2, [pc, #120]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80035f0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80035f4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80035f6:	4b1d      	ldr	r3, [pc, #116]	@ (800366c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2232      	movs	r2, #50	@ 0x32
 80035fc:	fb02 f303 	mul.w	r3, r2, r3
 8003600:	4a1b      	ldr	r2, [pc, #108]	@ (8003670 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003602:	fba2 2303 	umull	r2, r3, r2, r3
 8003606:	0c9b      	lsrs	r3, r3, #18
 8003608:	3301      	adds	r3, #1
 800360a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800360c:	e002      	b.n	8003614 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	3b01      	subs	r3, #1
 8003612:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003614:	4b14      	ldr	r3, [pc, #80]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003620:	d102      	bne.n	8003628 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1f2      	bne.n	800360e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003628:	4b0f      	ldr	r3, [pc, #60]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800362a:	695b      	ldr	r3, [r3, #20]
 800362c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003634:	d110      	bne.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003636:	2303      	movs	r3, #3
 8003638:	e00f      	b.n	800365a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800363a:	4b0b      	ldr	r3, [pc, #44]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003642:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003646:	d007      	beq.n	8003658 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003648:	4b07      	ldr	r3, [pc, #28]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003650:	4a05      	ldr	r2, [pc, #20]	@ (8003668 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003652:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003656:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3714      	adds	r7, #20
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr
 8003666:	bf00      	nop
 8003668:	40007000 	.word	0x40007000
 800366c:	20000000 	.word	0x20000000
 8003670:	431bde83 	.word	0x431bde83

08003674 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b088      	sub	sp, #32
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2b00      	cmp	r3, #0
 8003680:	d101      	bne.n	8003686 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e3ca      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003686:	4b97      	ldr	r3, [pc, #604]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f003 030c 	and.w	r3, r3, #12
 800368e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003690:	4b94      	ldr	r3, [pc, #592]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f003 0310 	and.w	r3, r3, #16
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 80e4 	beq.w	8003870 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d007      	beq.n	80036be <HAL_RCC_OscConfig+0x4a>
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	2b0c      	cmp	r3, #12
 80036b2:	f040 808b 	bne.w	80037cc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	f040 8087 	bne.w	80037cc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80036be:	4b89      	ldr	r3, [pc, #548]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d005      	beq.n	80036d6 <HAL_RCC_OscConfig+0x62>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e3a2      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a1a      	ldr	r2, [r3, #32]
 80036da:	4b82      	ldr	r3, [pc, #520]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d004      	beq.n	80036f0 <HAL_RCC_OscConfig+0x7c>
 80036e6:	4b7f      	ldr	r3, [pc, #508]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036ee:	e005      	b.n	80036fc <HAL_RCC_OscConfig+0x88>
 80036f0:	4b7c      	ldr	r3, [pc, #496]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80036f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036f6:	091b      	lsrs	r3, r3, #4
 80036f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036fc:	4293      	cmp	r3, r2
 80036fe:	d223      	bcs.n	8003748 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4618      	mov	r0, r3
 8003706:	f000 fd87 	bl	8004218 <RCC_SetFlashLatencyFromMSIRange>
 800370a:	4603      	mov	r3, r0
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e383      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003714:	4b73      	ldr	r3, [pc, #460]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a72      	ldr	r2, [pc, #456]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800371a:	f043 0308 	orr.w	r3, r3, #8
 800371e:	6013      	str	r3, [r2, #0]
 8003720:	4b70      	ldr	r3, [pc, #448]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	496d      	ldr	r1, [pc, #436]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800372e:	4313      	orrs	r3, r2
 8003730:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003732:	4b6c      	ldr	r3, [pc, #432]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	69db      	ldr	r3, [r3, #28]
 800373e:	021b      	lsls	r3, r3, #8
 8003740:	4968      	ldr	r1, [pc, #416]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003742:	4313      	orrs	r3, r2
 8003744:	604b      	str	r3, [r1, #4]
 8003746:	e025      	b.n	8003794 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003748:	4b66      	ldr	r3, [pc, #408]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a65      	ldr	r2, [pc, #404]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800374e:	f043 0308 	orr.w	r3, r3, #8
 8003752:	6013      	str	r3, [r2, #0]
 8003754:	4b63      	ldr	r3, [pc, #396]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6a1b      	ldr	r3, [r3, #32]
 8003760:	4960      	ldr	r1, [pc, #384]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003762:	4313      	orrs	r3, r2
 8003764:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003766:	4b5f      	ldr	r3, [pc, #380]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	021b      	lsls	r3, r3, #8
 8003774:	495b      	ldr	r1, [pc, #364]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003776:	4313      	orrs	r3, r2
 8003778:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800377a:	69bb      	ldr	r3, [r7, #24]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d109      	bne.n	8003794 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6a1b      	ldr	r3, [r3, #32]
 8003784:	4618      	mov	r0, r3
 8003786:	f000 fd47 	bl	8004218 <RCC_SetFlashLatencyFromMSIRange>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d001      	beq.n	8003794 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	e343      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003794:	f000 fc4a 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8003798:	4602      	mov	r2, r0
 800379a:	4b52      	ldr	r3, [pc, #328]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	091b      	lsrs	r3, r3, #4
 80037a0:	f003 030f 	and.w	r3, r3, #15
 80037a4:	4950      	ldr	r1, [pc, #320]	@ (80038e8 <HAL_RCC_OscConfig+0x274>)
 80037a6:	5ccb      	ldrb	r3, [r1, r3]
 80037a8:	f003 031f 	and.w	r3, r3, #31
 80037ac:	fa22 f303 	lsr.w	r3, r2, r3
 80037b0:	4a4e      	ldr	r2, [pc, #312]	@ (80038ec <HAL_RCC_OscConfig+0x278>)
 80037b2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80037b4:	4b4e      	ldr	r3, [pc, #312]	@ (80038f0 <HAL_RCC_OscConfig+0x27c>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fe f901 	bl	80019c0 <HAL_InitTick>
 80037be:	4603      	mov	r3, r0
 80037c0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80037c2:	7bfb      	ldrb	r3, [r7, #15]
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d052      	beq.n	800386e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80037c8:	7bfb      	ldrb	r3, [r7, #15]
 80037ca:	e327      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	699b      	ldr	r3, [r3, #24]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d032      	beq.n	800383a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80037d4:	4b43      	ldr	r3, [pc, #268]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a42      	ldr	r2, [pc, #264]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80037da:	f043 0301 	orr.w	r3, r3, #1
 80037de:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80037e0:	f7fe fb5c 	bl	8001e9c <HAL_GetTick>
 80037e4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037e6:	e008      	b.n	80037fa <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80037e8:	f7fe fb58 	bl	8001e9c <HAL_GetTick>
 80037ec:	4602      	mov	r2, r0
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	1ad3      	subs	r3, r2, r3
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d901      	bls.n	80037fa <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80037f6:	2303      	movs	r3, #3
 80037f8:	e310      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80037fa:	4b3a      	ldr	r3, [pc, #232]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f003 0302 	and.w	r3, r3, #2
 8003802:	2b00      	cmp	r3, #0
 8003804:	d0f0      	beq.n	80037e8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003806:	4b37      	ldr	r3, [pc, #220]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a36      	ldr	r2, [pc, #216]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800380c:	f043 0308 	orr.w	r3, r3, #8
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	4b34      	ldr	r3, [pc, #208]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	4931      	ldr	r1, [pc, #196]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003820:	4313      	orrs	r3, r2
 8003822:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003824:	4b2f      	ldr	r3, [pc, #188]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	69db      	ldr	r3, [r3, #28]
 8003830:	021b      	lsls	r3, r3, #8
 8003832:	492c      	ldr	r1, [pc, #176]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003834:	4313      	orrs	r3, r2
 8003836:	604b      	str	r3, [r1, #4]
 8003838:	e01a      	b.n	8003870 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800383a:	4b2a      	ldr	r3, [pc, #168]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a29      	ldr	r2, [pc, #164]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003840:	f023 0301 	bic.w	r3, r3, #1
 8003844:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003846:	f7fe fb29 	bl	8001e9c <HAL_GetTick>
 800384a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800384c:	e008      	b.n	8003860 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800384e:	f7fe fb25 	bl	8001e9c <HAL_GetTick>
 8003852:	4602      	mov	r2, r0
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	1ad3      	subs	r3, r2, r3
 8003858:	2b02      	cmp	r3, #2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e2dd      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003860:	4b20      	ldr	r3, [pc, #128]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d1f0      	bne.n	800384e <HAL_RCC_OscConfig+0x1da>
 800386c:	e000      	b.n	8003870 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800386e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	2b00      	cmp	r3, #0
 800387a:	d074      	beq.n	8003966 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b08      	cmp	r3, #8
 8003880:	d005      	beq.n	800388e <HAL_RCC_OscConfig+0x21a>
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	2b0c      	cmp	r3, #12
 8003886:	d10e      	bne.n	80038a6 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b03      	cmp	r3, #3
 800388c:	d10b      	bne.n	80038a6 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800388e:	4b15      	ldr	r3, [pc, #84]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003896:	2b00      	cmp	r3, #0
 8003898:	d064      	beq.n	8003964 <HAL_RCC_OscConfig+0x2f0>
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d160      	bne.n	8003964 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e2ba      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038ae:	d106      	bne.n	80038be <HAL_RCC_OscConfig+0x24a>
 80038b0:	4b0c      	ldr	r3, [pc, #48]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a0b      	ldr	r2, [pc, #44]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038ba:	6013      	str	r3, [r2, #0]
 80038bc:	e026      	b.n	800390c <HAL_RCC_OscConfig+0x298>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80038c6:	d115      	bne.n	80038f4 <HAL_RCC_OscConfig+0x280>
 80038c8:	4b06      	ldr	r3, [pc, #24]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a05      	ldr	r2, [pc, #20]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038ce:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80038d2:	6013      	str	r3, [r2, #0]
 80038d4:	4b03      	ldr	r3, [pc, #12]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a02      	ldr	r2, [pc, #8]	@ (80038e4 <HAL_RCC_OscConfig+0x270>)
 80038da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038de:	6013      	str	r3, [r2, #0]
 80038e0:	e014      	b.n	800390c <HAL_RCC_OscConfig+0x298>
 80038e2:	bf00      	nop
 80038e4:	40021000 	.word	0x40021000
 80038e8:	0800c150 	.word	0x0800c150
 80038ec:	20000000 	.word	0x20000000
 80038f0:	20000004 	.word	0x20000004
 80038f4:	4ba0      	ldr	r3, [pc, #640]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	4a9f      	ldr	r2, [pc, #636]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80038fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80038fe:	6013      	str	r3, [r2, #0]
 8003900:	4b9d      	ldr	r3, [pc, #628]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a9c      	ldr	r2, [pc, #624]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003906:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800390a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d013      	beq.n	800393c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003914:	f7fe fac2 	bl	8001e9c <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800391c:	f7fe fabe 	bl	8001e9c <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b64      	cmp	r3, #100	@ 0x64
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e276      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800392e:	4b92      	ldr	r3, [pc, #584]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0f0      	beq.n	800391c <HAL_RCC_OscConfig+0x2a8>
 800393a:	e014      	b.n	8003966 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800393c:	f7fe faae 	bl	8001e9c <HAL_GetTick>
 8003940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003942:	e008      	b.n	8003956 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003944:	f7fe faaa 	bl	8001e9c <HAL_GetTick>
 8003948:	4602      	mov	r2, r0
 800394a:	693b      	ldr	r3, [r7, #16]
 800394c:	1ad3      	subs	r3, r2, r3
 800394e:	2b64      	cmp	r3, #100	@ 0x64
 8003950:	d901      	bls.n	8003956 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003952:	2303      	movs	r3, #3
 8003954:	e262      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003956:	4b88      	ldr	r3, [pc, #544]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800395e:	2b00      	cmp	r3, #0
 8003960:	d1f0      	bne.n	8003944 <HAL_RCC_OscConfig+0x2d0>
 8003962:	e000      	b.n	8003966 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0302 	and.w	r3, r3, #2
 800396e:	2b00      	cmp	r3, #0
 8003970:	d060      	beq.n	8003a34 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003972:	69bb      	ldr	r3, [r7, #24]
 8003974:	2b04      	cmp	r3, #4
 8003976:	d005      	beq.n	8003984 <HAL_RCC_OscConfig+0x310>
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2b0c      	cmp	r3, #12
 800397c:	d119      	bne.n	80039b2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b02      	cmp	r3, #2
 8003982:	d116      	bne.n	80039b2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003984:	4b7c      	ldr	r3, [pc, #496]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800398c:	2b00      	cmp	r3, #0
 800398e:	d005      	beq.n	800399c <HAL_RCC_OscConfig+0x328>
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d101      	bne.n	800399c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	e23f      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800399c:	4b76      	ldr	r3, [pc, #472]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	061b      	lsls	r3, r3, #24
 80039aa:	4973      	ldr	r1, [pc, #460]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039ac:	4313      	orrs	r3, r2
 80039ae:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80039b0:	e040      	b.n	8003a34 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	68db      	ldr	r3, [r3, #12]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d023      	beq.n	8003a02 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80039ba:	4b6f      	ldr	r3, [pc, #444]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a6e      	ldr	r2, [pc, #440]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039c0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039c6:	f7fe fa69 	bl	8001e9c <HAL_GetTick>
 80039ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039cc:	e008      	b.n	80039e0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039ce:	f7fe fa65 	bl	8001e9c <HAL_GetTick>
 80039d2:	4602      	mov	r2, r0
 80039d4:	693b      	ldr	r3, [r7, #16]
 80039d6:	1ad3      	subs	r3, r2, r3
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d901      	bls.n	80039e0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e21d      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80039e0:	4b65      	ldr	r3, [pc, #404]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d0f0      	beq.n	80039ce <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ec:	4b62      	ldr	r3, [pc, #392]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	691b      	ldr	r3, [r3, #16]
 80039f8:	061b      	lsls	r3, r3, #24
 80039fa:	495f      	ldr	r1, [pc, #380]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 80039fc:	4313      	orrs	r3, r2
 80039fe:	604b      	str	r3, [r1, #4]
 8003a00:	e018      	b.n	8003a34 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a02:	4b5d      	ldr	r3, [pc, #372]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a5c      	ldr	r2, [pc, #368]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0e:	f7fe fa45 	bl	8001e9c <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a16:	f7fe fa41 	bl	8001e9c <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e1f9      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003a28:	4b53      	ldr	r3, [pc, #332]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d1f0      	bne.n	8003a16 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0308 	and.w	r3, r3, #8
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d03c      	beq.n	8003aba <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d01c      	beq.n	8003a82 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a48:	4b4b      	ldr	r3, [pc, #300]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a4a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4e:	4a4a      	ldr	r2, [pc, #296]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a50:	f043 0301 	orr.w	r3, r3, #1
 8003a54:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a58:	f7fe fa20 	bl	8001e9c <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a60:	f7fe fa1c 	bl	8001e9c <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e1d4      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003a72:	4b41      	ldr	r3, [pc, #260]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d0ef      	beq.n	8003a60 <HAL_RCC_OscConfig+0x3ec>
 8003a80:	e01b      	b.n	8003aba <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a82:	4b3d      	ldr	r3, [pc, #244]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a88:	4a3b      	ldr	r2, [pc, #236]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003a8a:	f023 0301 	bic.w	r3, r3, #1
 8003a8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a92:	f7fe fa03 	bl	8001e9c <HAL_GetTick>
 8003a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003a98:	e008      	b.n	8003aac <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a9a:	f7fe f9ff 	bl	8001e9c <HAL_GetTick>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	1ad3      	subs	r3, r2, r3
 8003aa4:	2b02      	cmp	r3, #2
 8003aa6:	d901      	bls.n	8003aac <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e1b7      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003aac:	4b32      	ldr	r3, [pc, #200]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1ef      	bne.n	8003a9a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0304 	and.w	r3, r3, #4
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f000 80a6 	beq.w	8003c14 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003acc:	4b2a      	ldr	r3, [pc, #168]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ad0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d10d      	bne.n	8003af4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ad8:	4b27      	ldr	r3, [pc, #156]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003ada:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003adc:	4a26      	ldr	r2, [pc, #152]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003ade:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003ae2:	6593      	str	r3, [r2, #88]	@ 0x58
 8003ae4:	4b24      	ldr	r3, [pc, #144]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003aec:	60bb      	str	r3, [r7, #8]
 8003aee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003af0:	2301      	movs	r3, #1
 8003af2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003af4:	4b21      	ldr	r3, [pc, #132]	@ (8003b7c <HAL_RCC_OscConfig+0x508>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d118      	bne.n	8003b32 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b00:	4b1e      	ldr	r3, [pc, #120]	@ (8003b7c <HAL_RCC_OscConfig+0x508>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a1d      	ldr	r2, [pc, #116]	@ (8003b7c <HAL_RCC_OscConfig+0x508>)
 8003b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b0a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b0c:	f7fe f9c6 	bl	8001e9c <HAL_GetTick>
 8003b10:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b12:	e008      	b.n	8003b26 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b14:	f7fe f9c2 	bl	8001e9c <HAL_GetTick>
 8003b18:	4602      	mov	r2, r0
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	1ad3      	subs	r3, r2, r3
 8003b1e:	2b02      	cmp	r3, #2
 8003b20:	d901      	bls.n	8003b26 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003b22:	2303      	movs	r3, #3
 8003b24:	e17a      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003b26:	4b15      	ldr	r3, [pc, #84]	@ (8003b7c <HAL_RCC_OscConfig+0x508>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d0f0      	beq.n	8003b14 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d108      	bne.n	8003b4c <HAL_RCC_OscConfig+0x4d8>
 8003b3a:	4b0f      	ldr	r3, [pc, #60]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b40:	4a0d      	ldr	r2, [pc, #52]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b42:	f043 0301 	orr.w	r3, r3, #1
 8003b46:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b4a:	e029      	b.n	8003ba0 <HAL_RCC_OscConfig+0x52c>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	689b      	ldr	r3, [r3, #8]
 8003b50:	2b05      	cmp	r3, #5
 8003b52:	d115      	bne.n	8003b80 <HAL_RCC_OscConfig+0x50c>
 8003b54:	4b08      	ldr	r3, [pc, #32]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	4a07      	ldr	r2, [pc, #28]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b5c:	f043 0304 	orr.w	r3, r3, #4
 8003b60:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b64:	4b04      	ldr	r3, [pc, #16]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b6a:	4a03      	ldr	r2, [pc, #12]	@ (8003b78 <HAL_RCC_OscConfig+0x504>)
 8003b6c:	f043 0301 	orr.w	r3, r3, #1
 8003b70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b74:	e014      	b.n	8003ba0 <HAL_RCC_OscConfig+0x52c>
 8003b76:	bf00      	nop
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	40007000 	.word	0x40007000
 8003b80:	4b9c      	ldr	r3, [pc, #624]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b86:	4a9b      	ldr	r2, [pc, #620]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003b88:	f023 0301 	bic.w	r3, r3, #1
 8003b8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003b90:	4b98      	ldr	r3, [pc, #608]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003b92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b96:	4a97      	ldr	r2, [pc, #604]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003b98:	f023 0304 	bic.w	r3, r3, #4
 8003b9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d016      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ba8:	f7fe f978 	bl	8001e9c <HAL_GetTick>
 8003bac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bae:	e00a      	b.n	8003bc6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bb0:	f7fe f974 	bl	8001e9c <HAL_GetTick>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	693b      	ldr	r3, [r7, #16]
 8003bb8:	1ad3      	subs	r3, r2, r3
 8003bba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e12a      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc6:	4b8b      	ldr	r3, [pc, #556]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003bc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bcc:	f003 0302 	and.w	r3, r3, #2
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d0ed      	beq.n	8003bb0 <HAL_RCC_OscConfig+0x53c>
 8003bd4:	e015      	b.n	8003c02 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bd6:	f7fe f961 	bl	8001e9c <HAL_GetTick>
 8003bda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bdc:	e00a      	b.n	8003bf4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bde:	f7fe f95d 	bl	8001e9c <HAL_GetTick>
 8003be2:	4602      	mov	r2, r0
 8003be4:	693b      	ldr	r3, [r7, #16]
 8003be6:	1ad3      	subs	r3, r2, r3
 8003be8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e113      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003bf4:	4b7f      	ldr	r3, [pc, #508]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003bf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1ed      	bne.n	8003bde <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c02:	7ffb      	ldrb	r3, [r7, #31]
 8003c04:	2b01      	cmp	r3, #1
 8003c06:	d105      	bne.n	8003c14 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c08:	4b7a      	ldr	r3, [pc, #488]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003c0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c0c:	4a79      	ldr	r2, [pc, #484]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003c0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c12:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	f000 80fe 	beq.w	8003e1a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c22:	2b02      	cmp	r3, #2
 8003c24:	f040 80d0 	bne.w	8003dc8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003c28:	4b72      	ldr	r3, [pc, #456]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003c2a:	68db      	ldr	r3, [r3, #12]
 8003c2c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	f003 0203 	and.w	r2, r3, #3
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d130      	bne.n	8003c9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c3c:	697b      	ldr	r3, [r7, #20]
 8003c3e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c46:	3b01      	subs	r3, #1
 8003c48:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c4a:	429a      	cmp	r2, r3
 8003c4c:	d127      	bne.n	8003c9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c4e:	697b      	ldr	r3, [r7, #20]
 8003c50:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c58:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d11f      	bne.n	8003c9e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c68:	2a07      	cmp	r2, #7
 8003c6a:	bf14      	ite	ne
 8003c6c:	2201      	movne	r2, #1
 8003c6e:	2200      	moveq	r2, #0
 8003c70:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d113      	bne.n	8003c9e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c80:	085b      	lsrs	r3, r3, #1
 8003c82:	3b01      	subs	r3, #1
 8003c84:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d109      	bne.n	8003c9e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c94:	085b      	lsrs	r3, r3, #1
 8003c96:	3b01      	subs	r3, #1
 8003c98:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	d06e      	beq.n	8003d7c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c9e:	69bb      	ldr	r3, [r7, #24]
 8003ca0:	2b0c      	cmp	r3, #12
 8003ca2:	d069      	beq.n	8003d78 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003ca4:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d105      	bne.n	8003cbc <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003cb0:	4b50      	ldr	r3, [pc, #320]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d001      	beq.n	8003cc0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003cbc:	2301      	movs	r3, #1
 8003cbe:	e0ad      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003cc0:	4b4c      	ldr	r3, [pc, #304]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	4a4b      	ldr	r2, [pc, #300]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003cc6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cca:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003ccc:	f7fe f8e6 	bl	8001e9c <HAL_GetTick>
 8003cd0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cd2:	e008      	b.n	8003ce6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cd4:	f7fe f8e2 	bl	8001e9c <HAL_GetTick>
 8003cd8:	4602      	mov	r2, r0
 8003cda:	693b      	ldr	r3, [r7, #16]
 8003cdc:	1ad3      	subs	r3, r2, r3
 8003cde:	2b02      	cmp	r3, #2
 8003ce0:	d901      	bls.n	8003ce6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003ce2:	2303      	movs	r3, #3
 8003ce4:	e09a      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003ce6:	4b43      	ldr	r3, [pc, #268]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d1f0      	bne.n	8003cd4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003cf2:	4b40      	ldr	r3, [pc, #256]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003cf4:	68da      	ldr	r2, [r3, #12]
 8003cf6:	4b40      	ldr	r3, [pc, #256]	@ (8003df8 <HAL_RCC_OscConfig+0x784>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	687a      	ldr	r2, [r7, #4]
 8003cfc:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003cfe:	687a      	ldr	r2, [r7, #4]
 8003d00:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d02:	3a01      	subs	r2, #1
 8003d04:	0112      	lsls	r2, r2, #4
 8003d06:	4311      	orrs	r1, r2
 8003d08:	687a      	ldr	r2, [r7, #4]
 8003d0a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003d0c:	0212      	lsls	r2, r2, #8
 8003d0e:	4311      	orrs	r1, r2
 8003d10:	687a      	ldr	r2, [r7, #4]
 8003d12:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003d14:	0852      	lsrs	r2, r2, #1
 8003d16:	3a01      	subs	r2, #1
 8003d18:	0552      	lsls	r2, r2, #21
 8003d1a:	4311      	orrs	r1, r2
 8003d1c:	687a      	ldr	r2, [r7, #4]
 8003d1e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003d20:	0852      	lsrs	r2, r2, #1
 8003d22:	3a01      	subs	r2, #1
 8003d24:	0652      	lsls	r2, r2, #25
 8003d26:	4311      	orrs	r1, r2
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003d2c:	0912      	lsrs	r2, r2, #4
 8003d2e:	0452      	lsls	r2, r2, #17
 8003d30:	430a      	orrs	r2, r1
 8003d32:	4930      	ldr	r1, [pc, #192]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d34:	4313      	orrs	r3, r2
 8003d36:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003d38:	4b2e      	ldr	r3, [pc, #184]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a2d      	ldr	r2, [pc, #180]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d42:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d44:	4b2b      	ldr	r3, [pc, #172]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	4a2a      	ldr	r2, [pc, #168]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d4e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003d50:	f7fe f8a4 	bl	8001e9c <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d58:	f7fe f8a0 	bl	8001e9c <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e058      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d6a:	4b22      	ldr	r3, [pc, #136]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0f0      	beq.n	8003d58 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003d76:	e050      	b.n	8003e1a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e04f      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d148      	bne.n	8003e1a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003d88:	4b1a      	ldr	r3, [pc, #104]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	4a19      	ldr	r2, [pc, #100]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d92:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003d94:	4b17      	ldr	r3, [pc, #92]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	4a16      	ldr	r2, [pc, #88]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003d9a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d9e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003da0:	f7fe f87c 	bl	8001e9c <HAL_GetTick>
 8003da4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003da6:	e008      	b.n	8003dba <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003da8:	f7fe f878 	bl	8001e9c <HAL_GetTick>
 8003dac:	4602      	mov	r2, r0
 8003dae:	693b      	ldr	r3, [r7, #16]
 8003db0:	1ad3      	subs	r3, r2, r3
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d901      	bls.n	8003dba <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003db6:	2303      	movs	r3, #3
 8003db8:	e030      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dba:	4b0e      	ldr	r3, [pc, #56]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d0f0      	beq.n	8003da8 <HAL_RCC_OscConfig+0x734>
 8003dc6:	e028      	b.n	8003e1a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	2b0c      	cmp	r3, #12
 8003dcc:	d023      	beq.n	8003e16 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dce:	4b09      	ldr	r3, [pc, #36]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a08      	ldr	r2, [pc, #32]	@ (8003df4 <HAL_RCC_OscConfig+0x780>)
 8003dd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003dd8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dda:	f7fe f85f 	bl	8001e9c <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003de0:	e00c      	b.n	8003dfc <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003de2:	f7fe f85b 	bl	8001e9c <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d905      	bls.n	8003dfc <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e013      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
 8003df4:	40021000 	.word	0x40021000
 8003df8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003dfc:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <HAL_RCC_OscConfig+0x7b0>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1ec      	bne.n	8003de2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003e08:	4b06      	ldr	r3, [pc, #24]	@ (8003e24 <HAL_RCC_OscConfig+0x7b0>)
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	4905      	ldr	r1, [pc, #20]	@ (8003e24 <HAL_RCC_OscConfig+0x7b0>)
 8003e0e:	4b06      	ldr	r3, [pc, #24]	@ (8003e28 <HAL_RCC_OscConfig+0x7b4>)
 8003e10:	4013      	ands	r3, r2
 8003e12:	60cb      	str	r3, [r1, #12]
 8003e14:	e001      	b.n	8003e1a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003e16:	2301      	movs	r3, #1
 8003e18:	e000      	b.n	8003e1c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	3720      	adds	r7, #32
 8003e20:	46bd      	mov	sp, r7
 8003e22:	bd80      	pop	{r7, pc}
 8003e24:	40021000 	.word	0x40021000
 8003e28:	feeefffc 	.word	0xfeeefffc

08003e2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e2c:	b580      	push	{r7, lr}
 8003e2e:	b084      	sub	sp, #16
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d101      	bne.n	8003e40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e0e7      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e40:	4b75      	ldr	r3, [pc, #468]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f003 0307 	and.w	r3, r3, #7
 8003e48:	683a      	ldr	r2, [r7, #0]
 8003e4a:	429a      	cmp	r2, r3
 8003e4c:	d910      	bls.n	8003e70 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4e:	4b72      	ldr	r3, [pc, #456]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f023 0207 	bic.w	r2, r3, #7
 8003e56:	4970      	ldr	r1, [pc, #448]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e5e:	4b6e      	ldr	r3, [pc, #440]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f003 0307 	and.w	r3, r3, #7
 8003e66:	683a      	ldr	r2, [r7, #0]
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d001      	beq.n	8003e70 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003e6c:	2301      	movs	r3, #1
 8003e6e:	e0cf      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0302 	and.w	r3, r3, #2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d010      	beq.n	8003e9e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	4b66      	ldr	r3, [pc, #408]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d908      	bls.n	8003e9e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e8c:	4b63      	ldr	r3, [pc, #396]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	4960      	ldr	r1, [pc, #384]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f003 0301 	and.w	r3, r3, #1
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d04c      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d107      	bne.n	8003ec2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003eb2:	4b5a      	ldr	r3, [pc, #360]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d121      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	e0a6      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	2b02      	cmp	r3, #2
 8003ec8:	d107      	bne.n	8003eda <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003eca:	4b54      	ldr	r3, [pc, #336]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d115      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e09a      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d107      	bne.n	8003ef2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ee2:	4b4e      	ldr	r3, [pc, #312]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e08e      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ef2:	4b4a      	ldr	r3, [pc, #296]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d101      	bne.n	8003f02 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e086      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003f02:	4b46      	ldr	r3, [pc, #280]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	f023 0203 	bic.w	r2, r3, #3
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	4943      	ldr	r1, [pc, #268]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f10:	4313      	orrs	r3, r2
 8003f12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f14:	f7fd ffc2 	bl	8001e9c <HAL_GetTick>
 8003f18:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1a:	e00a      	b.n	8003f32 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f1c:	f7fd ffbe 	bl	8001e9c <HAL_GetTick>
 8003f20:	4602      	mov	r2, r0
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d901      	bls.n	8003f32 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003f2e:	2303      	movs	r3, #3
 8003f30:	e06e      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f32:	4b3a      	ldr	r3, [pc, #232]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	f003 020c 	and.w	r2, r3, #12
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d1eb      	bne.n	8003f1c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d010      	beq.n	8003f72 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689a      	ldr	r2, [r3, #8]
 8003f54:	4b31      	ldr	r3, [pc, #196]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f56:	689b      	ldr	r3, [r3, #8]
 8003f58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d208      	bcs.n	8003f72 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f60:	4b2e      	ldr	r3, [pc, #184]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	492b      	ldr	r1, [pc, #172]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f72:	4b29      	ldr	r3, [pc, #164]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f003 0307 	and.w	r3, r3, #7
 8003f7a:	683a      	ldr	r2, [r7, #0]
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d210      	bcs.n	8003fa2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f80:	4b25      	ldr	r3, [pc, #148]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f023 0207 	bic.w	r2, r3, #7
 8003f88:	4923      	ldr	r1, [pc, #140]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f90:	4b21      	ldr	r3, [pc, #132]	@ (8004018 <HAL_RCC_ClockConfig+0x1ec>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 0307 	and.w	r3, r3, #7
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	429a      	cmp	r2, r3
 8003f9c:	d001      	beq.n	8003fa2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e036      	b.n	8004010 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f003 0304 	and.w	r3, r3, #4
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d008      	beq.n	8003fc0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fae:	4b1b      	ldr	r3, [pc, #108]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	68db      	ldr	r3, [r3, #12]
 8003fba:	4918      	ldr	r1, [pc, #96]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0308 	and.w	r3, r3, #8
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d009      	beq.n	8003fe0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fcc:	4b13      	ldr	r3, [pc, #76]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	691b      	ldr	r3, [r3, #16]
 8003fd8:	00db      	lsls	r3, r3, #3
 8003fda:	4910      	ldr	r1, [pc, #64]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003fe0:	f000 f824 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8003fe4:	4602      	mov	r2, r0
 8003fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800401c <HAL_RCC_ClockConfig+0x1f0>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	091b      	lsrs	r3, r3, #4
 8003fec:	f003 030f 	and.w	r3, r3, #15
 8003ff0:	490b      	ldr	r1, [pc, #44]	@ (8004020 <HAL_RCC_ClockConfig+0x1f4>)
 8003ff2:	5ccb      	ldrb	r3, [r1, r3]
 8003ff4:	f003 031f 	and.w	r3, r3, #31
 8003ff8:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffc:	4a09      	ldr	r2, [pc, #36]	@ (8004024 <HAL_RCC_ClockConfig+0x1f8>)
 8003ffe:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004000:	4b09      	ldr	r3, [pc, #36]	@ (8004028 <HAL_RCC_ClockConfig+0x1fc>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fd fcdb 	bl	80019c0 <HAL_InitTick>
 800400a:	4603      	mov	r3, r0
 800400c:	72fb      	strb	r3, [r7, #11]

  return status;
 800400e:	7afb      	ldrb	r3, [r7, #11]
}
 8004010:	4618      	mov	r0, r3
 8004012:	3710      	adds	r7, #16
 8004014:	46bd      	mov	sp, r7
 8004016:	bd80      	pop	{r7, pc}
 8004018:	40022000 	.word	0x40022000
 800401c:	40021000 	.word	0x40021000
 8004020:	0800c150 	.word	0x0800c150
 8004024:	20000000 	.word	0x20000000
 8004028:	20000004 	.word	0x20000004

0800402c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800402c:	b480      	push	{r7}
 800402e:	b089      	sub	sp, #36	@ 0x24
 8004030:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004032:	2300      	movs	r3, #0
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	2300      	movs	r3, #0
 8004038:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800403a:	4b3e      	ldr	r3, [pc, #248]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f003 030c 	and.w	r3, r3, #12
 8004042:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004044:	4b3b      	ldr	r3, [pc, #236]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 8004046:	68db      	ldr	r3, [r3, #12]
 8004048:	f003 0303 	and.w	r3, r3, #3
 800404c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d005      	beq.n	8004060 <HAL_RCC_GetSysClockFreq+0x34>
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	2b0c      	cmp	r3, #12
 8004058:	d121      	bne.n	800409e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	2b01      	cmp	r3, #1
 800405e:	d11e      	bne.n	800409e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004060:	4b34      	ldr	r3, [pc, #208]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b00      	cmp	r3, #0
 800406a:	d107      	bne.n	800407c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800406c:	4b31      	ldr	r3, [pc, #196]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 800406e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004072:	0a1b      	lsrs	r3, r3, #8
 8004074:	f003 030f 	and.w	r3, r3, #15
 8004078:	61fb      	str	r3, [r7, #28]
 800407a:	e005      	b.n	8004088 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800407c:	4b2d      	ldr	r3, [pc, #180]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	091b      	lsrs	r3, r3, #4
 8004082:	f003 030f 	and.w	r3, r3, #15
 8004086:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004088:	4a2b      	ldr	r2, [pc, #172]	@ (8004138 <HAL_RCC_GetSysClockFreq+0x10c>)
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004090:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	2b00      	cmp	r3, #0
 8004096:	d10d      	bne.n	80040b4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004098:	69fb      	ldr	r3, [r7, #28]
 800409a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800409c:	e00a      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	2b04      	cmp	r3, #4
 80040a2:	d102      	bne.n	80040aa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80040a4:	4b25      	ldr	r3, [pc, #148]	@ (800413c <HAL_RCC_GetSysClockFreq+0x110>)
 80040a6:	61bb      	str	r3, [r7, #24]
 80040a8:	e004      	b.n	80040b4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d101      	bne.n	80040b4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80040b0:	4b23      	ldr	r3, [pc, #140]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x114>)
 80040b2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80040b4:	693b      	ldr	r3, [r7, #16]
 80040b6:	2b0c      	cmp	r3, #12
 80040b8:	d134      	bne.n	8004124 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80040ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d003      	beq.n	80040d2 <HAL_RCC_GetSysClockFreq+0xa6>
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	2b03      	cmp	r3, #3
 80040ce:	d003      	beq.n	80040d8 <HAL_RCC_GetSysClockFreq+0xac>
 80040d0:	e005      	b.n	80040de <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80040d2:	4b1a      	ldr	r3, [pc, #104]	@ (800413c <HAL_RCC_GetSysClockFreq+0x110>)
 80040d4:	617b      	str	r3, [r7, #20]
      break;
 80040d6:	e005      	b.n	80040e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80040d8:	4b19      	ldr	r3, [pc, #100]	@ (8004140 <HAL_RCC_GetSysClockFreq+0x114>)
 80040da:	617b      	str	r3, [r7, #20]
      break;
 80040dc:	e002      	b.n	80040e4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	617b      	str	r3, [r7, #20]
      break;
 80040e2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80040e4:	4b13      	ldr	r3, [pc, #76]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	091b      	lsrs	r3, r3, #4
 80040ea:	f003 0307 	and.w	r3, r3, #7
 80040ee:	3301      	adds	r3, #1
 80040f0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80040f2:	4b10      	ldr	r3, [pc, #64]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 80040f4:	68db      	ldr	r3, [r3, #12]
 80040f6:	0a1b      	lsrs	r3, r3, #8
 80040f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80040fc:	697a      	ldr	r2, [r7, #20]
 80040fe:	fb03 f202 	mul.w	r2, r3, r2
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	fbb2 f3f3 	udiv	r3, r2, r3
 8004108:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800410a:	4b0a      	ldr	r3, [pc, #40]	@ (8004134 <HAL_RCC_GetSysClockFreq+0x108>)
 800410c:	68db      	ldr	r3, [r3, #12]
 800410e:	0e5b      	lsrs	r3, r3, #25
 8004110:	f003 0303 	and.w	r3, r3, #3
 8004114:	3301      	adds	r3, #1
 8004116:	005b      	lsls	r3, r3, #1
 8004118:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800411a:	697a      	ldr	r2, [r7, #20]
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004122:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004124:	69bb      	ldr	r3, [r7, #24]
}
 8004126:	4618      	mov	r0, r3
 8004128:	3724      	adds	r7, #36	@ 0x24
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40021000 	.word	0x40021000
 8004138:	0800c168 	.word	0x0800c168
 800413c:	00f42400 	.word	0x00f42400
 8004140:	007a1200 	.word	0x007a1200

08004144 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004148:	4b03      	ldr	r3, [pc, #12]	@ (8004158 <HAL_RCC_GetHCLKFreq+0x14>)
 800414a:	681b      	ldr	r3, [r3, #0]
}
 800414c:	4618      	mov	r0, r3
 800414e:	46bd      	mov	sp, r7
 8004150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004154:	4770      	bx	lr
 8004156:	bf00      	nop
 8004158:	20000000 	.word	0x20000000

0800415c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800415c:	b580      	push	{r7, lr}
 800415e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004160:	f7ff fff0 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 8004164:	4602      	mov	r2, r0
 8004166:	4b06      	ldr	r3, [pc, #24]	@ (8004180 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	0a1b      	lsrs	r3, r3, #8
 800416c:	f003 0307 	and.w	r3, r3, #7
 8004170:	4904      	ldr	r1, [pc, #16]	@ (8004184 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004172:	5ccb      	ldrb	r3, [r1, r3]
 8004174:	f003 031f 	and.w	r3, r3, #31
 8004178:	fa22 f303 	lsr.w	r3, r2, r3
}
 800417c:	4618      	mov	r0, r3
 800417e:	bd80      	pop	{r7, pc}
 8004180:	40021000 	.word	0x40021000
 8004184:	0800c160 	.word	0x0800c160

08004188 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800418c:	f7ff ffda 	bl	8004144 <HAL_RCC_GetHCLKFreq>
 8004190:	4602      	mov	r2, r0
 8004192:	4b06      	ldr	r3, [pc, #24]	@ (80041ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8004194:	689b      	ldr	r3, [r3, #8]
 8004196:	0adb      	lsrs	r3, r3, #11
 8004198:	f003 0307 	and.w	r3, r3, #7
 800419c:	4904      	ldr	r1, [pc, #16]	@ (80041b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800419e:	5ccb      	ldrb	r3, [r1, r3]
 80041a0:	f003 031f 	and.w	r3, r3, #31
 80041a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041a8:	4618      	mov	r0, r3
 80041aa:	bd80      	pop	{r7, pc}
 80041ac:	40021000 	.word	0x40021000
 80041b0:	0800c160 	.word	0x0800c160

080041b4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
 80041bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	220f      	movs	r2, #15
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80041c4:	4b12      	ldr	r3, [pc, #72]	@ (8004210 <HAL_RCC_GetClockConfig+0x5c>)
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f003 0203 	and.w	r2, r3, #3
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 80041d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004210 <HAL_RCC_GetClockConfig+0x5c>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 80041dc:	4b0c      	ldr	r3, [pc, #48]	@ (8004210 <HAL_RCC_GetClockConfig+0x5c>)
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 80041e8:	4b09      	ldr	r3, [pc, #36]	@ (8004210 <HAL_RCC_GetClockConfig+0x5c>)
 80041ea:	689b      	ldr	r3, [r3, #8]
 80041ec:	08db      	lsrs	r3, r3, #3
 80041ee:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80041f6:	4b07      	ldr	r3, [pc, #28]	@ (8004214 <HAL_RCC_GetClockConfig+0x60>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f003 0207 	and.w	r2, r3, #7
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	601a      	str	r2, [r3, #0]
}
 8004202:	bf00      	nop
 8004204:	370c      	adds	r7, #12
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40021000 	.word	0x40021000
 8004214:	40022000 	.word	0x40022000

08004218 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b086      	sub	sp, #24
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004220:	2300      	movs	r3, #0
 8004222:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004224:	4b2a      	ldr	r3, [pc, #168]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004226:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004228:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422c:	2b00      	cmp	r3, #0
 800422e:	d003      	beq.n	8004238 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004230:	f7ff f9bc 	bl	80035ac <HAL_PWREx_GetVoltageRange>
 8004234:	6178      	str	r0, [r7, #20]
 8004236:	e014      	b.n	8004262 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004238:	4b25      	ldr	r3, [pc, #148]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800423c:	4a24      	ldr	r2, [pc, #144]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800423e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004242:	6593      	str	r3, [r2, #88]	@ 0x58
 8004244:	4b22      	ldr	r3, [pc, #136]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004248:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800424c:	60fb      	str	r3, [r7, #12]
 800424e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004250:	f7ff f9ac 	bl	80035ac <HAL_PWREx_GetVoltageRange>
 8004254:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004256:	4b1e      	ldr	r3, [pc, #120]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004258:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800425a:	4a1d      	ldr	r2, [pc, #116]	@ (80042d0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800425c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004260:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004268:	d10b      	bne.n	8004282 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2b80      	cmp	r3, #128	@ 0x80
 800426e:	d919      	bls.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2ba0      	cmp	r3, #160	@ 0xa0
 8004274:	d902      	bls.n	800427c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004276:	2302      	movs	r3, #2
 8004278:	613b      	str	r3, [r7, #16]
 800427a:	e013      	b.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800427c:	2301      	movs	r3, #1
 800427e:	613b      	str	r3, [r7, #16]
 8004280:	e010      	b.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b80      	cmp	r3, #128	@ 0x80
 8004286:	d902      	bls.n	800428e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004288:	2303      	movs	r3, #3
 800428a:	613b      	str	r3, [r7, #16]
 800428c:	e00a      	b.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2b80      	cmp	r3, #128	@ 0x80
 8004292:	d102      	bne.n	800429a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004294:	2302      	movs	r3, #2
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	e004      	b.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2b70      	cmp	r3, #112	@ 0x70
 800429e:	d101      	bne.n	80042a4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80042a0:	2301      	movs	r3, #1
 80042a2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80042a4:	4b0b      	ldr	r3, [pc, #44]	@ (80042d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f023 0207 	bic.w	r2, r3, #7
 80042ac:	4909      	ldr	r1, [pc, #36]	@ (80042d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	4313      	orrs	r3, r2
 80042b2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80042b4:	4b07      	ldr	r3, [pc, #28]	@ (80042d4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	693a      	ldr	r2, [r7, #16]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d001      	beq.n	80042c6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e000      	b.n	80042c8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80042c6:	2300      	movs	r3, #0
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3718      	adds	r7, #24
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bd80      	pop	{r7, pc}
 80042d0:	40021000 	.word	0x40021000
 80042d4:	40022000 	.word	0x40022000

080042d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b086      	sub	sp, #24
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80042e0:	2300      	movs	r3, #0
 80042e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042e4:	2300      	movs	r3, #0
 80042e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d041      	beq.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80042f8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80042fc:	d02a      	beq.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80042fe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004302:	d824      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004304:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004308:	d008      	beq.n	800431c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800430a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800430e:	d81e      	bhi.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004310:	2b00      	cmp	r3, #0
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004314:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004318:	d010      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800431a:	e018      	b.n	800434e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800431c:	4b86      	ldr	r3, [pc, #536]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	4a85      	ldr	r2, [pc, #532]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004326:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004328:	e015      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	3304      	adds	r3, #4
 800432e:	2100      	movs	r1, #0
 8004330:	4618      	mov	r0, r3
 8004332:	f001 f829 	bl	8005388 <RCCEx_PLLSAI1_Config>
 8004336:	4603      	mov	r3, r0
 8004338:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800433a:	e00c      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	3320      	adds	r3, #32
 8004340:	2100      	movs	r1, #0
 8004342:	4618      	mov	r0, r3
 8004344:	f001 f914 	bl	8005570 <RCCEx_PLLSAI2_Config>
 8004348:	4603      	mov	r3, r0
 800434a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800434c:	e003      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800434e:	2301      	movs	r3, #1
 8004350:	74fb      	strb	r3, [r7, #19]
      break;
 8004352:	e000      	b.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004354:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004356:	7cfb      	ldrb	r3, [r7, #19]
 8004358:	2b00      	cmp	r3, #0
 800435a:	d10b      	bne.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800435c:	4b76      	ldr	r3, [pc, #472]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800435e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004362:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800436a:	4973      	ldr	r1, [pc, #460]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800436c:	4313      	orrs	r3, r2
 800436e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004372:	e001      	b.n	8004378 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004374:	7cfb      	ldrb	r3, [r7, #19]
 8004376:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004380:	2b00      	cmp	r3, #0
 8004382:	d041      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004388:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800438c:	d02a      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800438e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004392:	d824      	bhi.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004394:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004398:	d008      	beq.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800439a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800439e:	d81e      	bhi.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d00a      	beq.n	80043ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80043a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043a8:	d010      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80043aa:	e018      	b.n	80043de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80043ac:	4b62      	ldr	r3, [pc, #392]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ae:	68db      	ldr	r3, [r3, #12]
 80043b0:	4a61      	ldr	r2, [pc, #388]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043b8:	e015      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	3304      	adds	r3, #4
 80043be:	2100      	movs	r1, #0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f000 ffe1 	bl	8005388 <RCCEx_PLLSAI1_Config>
 80043c6:	4603      	mov	r3, r0
 80043c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043ca:	e00c      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3320      	adds	r3, #32
 80043d0:	2100      	movs	r1, #0
 80043d2:	4618      	mov	r0, r3
 80043d4:	f001 f8cc 	bl	8005570 <RCCEx_PLLSAI2_Config>
 80043d8:	4603      	mov	r3, r0
 80043da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80043dc:	e003      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	74fb      	strb	r3, [r7, #19]
      break;
 80043e2:	e000      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80043e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80043e6:	7cfb      	ldrb	r3, [r7, #19]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d10b      	bne.n	8004404 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80043ec:	4b52      	ldr	r3, [pc, #328]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80043fa:	494f      	ldr	r1, [pc, #316]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80043fc:	4313      	orrs	r3, r2
 80043fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004402:	e001      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004404:	7cfb      	ldrb	r3, [r7, #19]
 8004406:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004410:	2b00      	cmp	r3, #0
 8004412:	f000 80a0 	beq.w	8004556 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004416:	2300      	movs	r3, #0
 8004418:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800441a:	4b47      	ldr	r3, [pc, #284]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800441c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800441e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004426:	2301      	movs	r3, #1
 8004428:	e000      	b.n	800442c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800442a:	2300      	movs	r3, #0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00d      	beq.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004430:	4b41      	ldr	r3, [pc, #260]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004434:	4a40      	ldr	r2, [pc, #256]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004436:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800443a:	6593      	str	r3, [r2, #88]	@ 0x58
 800443c:	4b3e      	ldr	r3, [pc, #248]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800443e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004440:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004444:	60bb      	str	r3, [r7, #8]
 8004446:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004448:	2301      	movs	r3, #1
 800444a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800444c:	4b3b      	ldr	r3, [pc, #236]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a3a      	ldr	r2, [pc, #232]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004452:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004456:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004458:	f7fd fd20 	bl	8001e9c <HAL_GetTick>
 800445c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800445e:	e009      	b.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004460:	f7fd fd1c 	bl	8001e9c <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d902      	bls.n	8004474 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	74fb      	strb	r3, [r7, #19]
        break;
 8004472:	e005      	b.n	8004480 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004474:	4b31      	ldr	r3, [pc, #196]	@ (800453c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800447c:	2b00      	cmp	r3, #0
 800447e:	d0ef      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004480:	7cfb      	ldrb	r3, [r7, #19]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d15c      	bne.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004486:	4b2c      	ldr	r3, [pc, #176]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004488:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800448c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004490:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004492:	697b      	ldr	r3, [r7, #20]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d01f      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800449e:	697a      	ldr	r2, [r7, #20]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d019      	beq.n	80044d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044a4:	4b24      	ldr	r3, [pc, #144]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044b0:	4b21      	ldr	r3, [pc, #132]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044b6:	4a20      	ldr	r2, [pc, #128]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044d0:	4a19      	ldr	r2, [pc, #100]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80044d8:	697b      	ldr	r3, [r7, #20]
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d016      	beq.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044e2:	f7fd fcdb 	bl	8001e9c <HAL_GetTick>
 80044e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80044e8:	e00b      	b.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80044ea:	f7fd fcd7 	bl	8001e9c <HAL_GetTick>
 80044ee:	4602      	mov	r2, r0
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	1ad3      	subs	r3, r2, r3
 80044f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80044f8:	4293      	cmp	r3, r2
 80044fa:	d902      	bls.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004500:	e006      	b.n	8004510 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004502:	4b0d      	ldr	r3, [pc, #52]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004504:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d0ec      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004510:	7cfb      	ldrb	r3, [r7, #19]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d10c      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004516:	4b08      	ldr	r3, [pc, #32]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004518:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800451c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004526:	4904      	ldr	r1, [pc, #16]	@ (8004538 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004528:	4313      	orrs	r3, r2
 800452a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800452e:	e009      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	74bb      	strb	r3, [r7, #18]
 8004534:	e006      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004540:	7cfb      	ldrb	r3, [r7, #19]
 8004542:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004544:	7c7b      	ldrb	r3, [r7, #17]
 8004546:	2b01      	cmp	r3, #1
 8004548:	d105      	bne.n	8004556 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800454a:	4b9e      	ldr	r3, [pc, #632]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800454c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454e:	4a9d      	ldr	r2, [pc, #628]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004550:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004554:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004562:	4b98      	ldr	r3, [pc, #608]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004564:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004568:	f023 0203 	bic.w	r2, r3, #3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004570:	4994      	ldr	r1, [pc, #592]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004572:	4313      	orrs	r3, r2
 8004574:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f003 0302 	and.w	r3, r3, #2
 8004580:	2b00      	cmp	r3, #0
 8004582:	d00a      	beq.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004584:	4b8f      	ldr	r3, [pc, #572]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458a:	f023 020c 	bic.w	r2, r3, #12
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004592:	498c      	ldr	r1, [pc, #560]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004594:	4313      	orrs	r3, r2
 8004596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0304 	and.w	r3, r3, #4
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d00a      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045a6:	4b87      	ldr	r3, [pc, #540]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045b4:	4983      	ldr	r1, [pc, #524]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0308 	and.w	r3, r3, #8
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d00a      	beq.n	80045de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045c8:	4b7e      	ldr	r3, [pc, #504]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d6:	497b      	ldr	r1, [pc, #492]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0310 	and.w	r3, r3, #16
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d00a      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045ea:	4b76      	ldr	r3, [pc, #472]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f8:	4972      	ldr	r1, [pc, #456]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80045fa:	4313      	orrs	r3, r2
 80045fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0320 	and.w	r3, r3, #32
 8004608:	2b00      	cmp	r3, #0
 800460a:	d00a      	beq.n	8004622 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800460c:	4b6d      	ldr	r3, [pc, #436]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800460e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004612:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800461a:	496a      	ldr	r1, [pc, #424]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800461c:	4313      	orrs	r3, r2
 800461e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00a      	beq.n	8004644 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800462e:	4b65      	ldr	r3, [pc, #404]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004630:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004634:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463c:	4961      	ldr	r1, [pc, #388]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800463e:	4313      	orrs	r3, r2
 8004640:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800464c:	2b00      	cmp	r3, #0
 800464e:	d00a      	beq.n	8004666 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004650:	4b5c      	ldr	r3, [pc, #368]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004652:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004656:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800465e:	4959      	ldr	r1, [pc, #356]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004660:	4313      	orrs	r3, r2
 8004662:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00a      	beq.n	8004688 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004672:	4b54      	ldr	r3, [pc, #336]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004674:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004678:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004680:	4950      	ldr	r1, [pc, #320]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004682:	4313      	orrs	r3, r2
 8004684:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00a      	beq.n	80046aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004694:	4b4b      	ldr	r3, [pc, #300]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004696:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800469a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a2:	4948      	ldr	r1, [pc, #288]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d00a      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80046b6:	4b43      	ldr	r3, [pc, #268]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c4:	493f      	ldr	r1, [pc, #252]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046c6:	4313      	orrs	r3, r2
 80046c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d028      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80046d8:	4b3a      	ldr	r3, [pc, #232]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e6:	4937      	ldr	r1, [pc, #220]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046f6:	d106      	bne.n	8004706 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f8:	4b32      	ldr	r3, [pc, #200]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	4a31      	ldr	r2, [pc, #196]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80046fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004702:	60d3      	str	r3, [r2, #12]
 8004704:	e011      	b.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800470a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800470e:	d10c      	bne.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	3304      	adds	r3, #4
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f000 fe36 	bl	8005388 <RCCEx_PLLSAI1_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004720:	7cfb      	ldrb	r3, [r7, #19]
 8004722:	2b00      	cmp	r3, #0
 8004724:	d001      	beq.n	800472a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004726:	7cfb      	ldrb	r3, [r7, #19]
 8004728:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d028      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004736:	4b23      	ldr	r3, [pc, #140]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800473c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004744:	491f      	ldr	r1, [pc, #124]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004746:	4313      	orrs	r3, r2
 8004748:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004750:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004754:	d106      	bne.n	8004764 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004756:	4b1b      	ldr	r3, [pc, #108]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004758:	68db      	ldr	r3, [r3, #12]
 800475a:	4a1a      	ldr	r2, [pc, #104]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800475c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004760:	60d3      	str	r3, [r2, #12]
 8004762:	e011      	b.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004768:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800476c:	d10c      	bne.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	3304      	adds	r3, #4
 8004772:	2101      	movs	r1, #1
 8004774:	4618      	mov	r0, r3
 8004776:	f000 fe07 	bl	8005388 <RCCEx_PLLSAI1_Config>
 800477a:	4603      	mov	r3, r0
 800477c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800477e:	7cfb      	ldrb	r3, [r7, #19]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004784:	7cfb      	ldrb	r3, [r7, #19]
 8004786:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004790:	2b00      	cmp	r3, #0
 8004792:	d02b      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004794:	4b0b      	ldr	r3, [pc, #44]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004796:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800479a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047a2:	4908      	ldr	r1, [pc, #32]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047a4:	4313      	orrs	r3, r2
 80047a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80047b2:	d109      	bne.n	80047c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80047b4:	4b03      	ldr	r3, [pc, #12]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047b6:	68db      	ldr	r3, [r3, #12]
 80047b8:	4a02      	ldr	r2, [pc, #8]	@ (80047c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80047ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80047be:	60d3      	str	r3, [r2, #12]
 80047c0:	e014      	b.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80047c2:	bf00      	nop
 80047c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80047cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80047d0:	d10c      	bne.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	3304      	adds	r3, #4
 80047d6:	2101      	movs	r1, #1
 80047d8:	4618      	mov	r0, r3
 80047da:	f000 fdd5 	bl	8005388 <RCCEx_PLLSAI1_Config>
 80047de:	4603      	mov	r3, r0
 80047e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80047e2:	7cfb      	ldrb	r3, [r7, #19]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d001      	beq.n	80047ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80047e8:	7cfb      	ldrb	r3, [r7, #19]
 80047ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d02f      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80047f8:	4b2b      	ldr	r3, [pc, #172]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80047fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004806:	4928      	ldr	r1, [pc, #160]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004808:	4313      	orrs	r3, r2
 800480a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004812:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004816:	d10d      	bne.n	8004834 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	3304      	adds	r3, #4
 800481c:	2102      	movs	r1, #2
 800481e:	4618      	mov	r0, r3
 8004820:	f000 fdb2 	bl	8005388 <RCCEx_PLLSAI1_Config>
 8004824:	4603      	mov	r3, r0
 8004826:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004828:	7cfb      	ldrb	r3, [r7, #19]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d014      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800482e:	7cfb      	ldrb	r3, [r7, #19]
 8004830:	74bb      	strb	r3, [r7, #18]
 8004832:	e011      	b.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004838:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800483c:	d10c      	bne.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	3320      	adds	r3, #32
 8004842:	2102      	movs	r1, #2
 8004844:	4618      	mov	r0, r3
 8004846:	f000 fe93 	bl	8005570 <RCCEx_PLLSAI2_Config>
 800484a:	4603      	mov	r3, r0
 800484c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800484e:	7cfb      	ldrb	r3, [r7, #19]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d001      	beq.n	8004858 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004854:	7cfb      	ldrb	r3, [r7, #19]
 8004856:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004860:	2b00      	cmp	r3, #0
 8004862:	d00a      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004864:	4b10      	ldr	r3, [pc, #64]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004866:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800486a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004872:	490d      	ldr	r1, [pc, #52]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004874:	4313      	orrs	r3, r2
 8004876:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004886:	4b08      	ldr	r3, [pc, #32]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004888:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800488c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004896:	4904      	ldr	r1, [pc, #16]	@ (80048a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004898:	4313      	orrs	r3, r2
 800489a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800489e:	7cbb      	ldrb	r3, [r7, #18]
}
 80048a0:	4618      	mov	r0, r3
 80048a2:	3718      	adds	r7, #24
 80048a4:	46bd      	mov	sp, r7
 80048a6:	bd80      	pop	{r7, pc}
 80048a8:	40021000 	.word	0x40021000

080048ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b088      	sub	sp, #32
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 80048b4:	2300      	movs	r3, #0
 80048b6:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048be:	d13e      	bne.n	800493e <HAL_RCCEx_GetPeriphCLKFreq+0x92>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 80048c0:	4bb2      	ldr	r3, [pc, #712]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80048ca:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048d2:	d028      	beq.n	8004926 <HAL_RCCEx_GetPeriphCLKFreq+0x7a>
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048da:	f200 8542 	bhi.w	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
 80048de:	693b      	ldr	r3, [r7, #16]
 80048e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80048e4:	d005      	beq.n	80048f2 <HAL_RCCEx_GetPeriphCLKFreq+0x46>
 80048e6:	693b      	ldr	r3, [r7, #16]
 80048e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048ec:	d00e      	beq.n	800490c <HAL_RCCEx_GetPeriphCLKFreq+0x60>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 80048ee:	f000 bd38 	b.w	8005362 <HAL_RCCEx_GetPeriphCLKFreq+0xab6>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80048f2:	4ba6      	ldr	r3, [pc, #664]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80048f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	f040 8532 	bne.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        frequency = LSE_VALUE;
 8004902:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004906:	61fb      	str	r3, [r7, #28]
      break;
 8004908:	f000 bd2d 	b.w	8005366 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800490c:	4b9f      	ldr	r3, [pc, #636]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800490e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004912:	f003 0302 	and.w	r3, r3, #2
 8004916:	2b02      	cmp	r3, #2
 8004918:	f040 8527 	bne.w	800536a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
          frequency = LSI_VALUE;
 800491c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004920:	61fb      	str	r3, [r7, #28]
      break;
 8004922:	f000 bd22 	b.w	800536a <HAL_RCCEx_GetPeriphCLKFreq+0xabe>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004926:	4b99      	ldr	r3, [pc, #612]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800492e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004932:	f040 851c 	bne.w	800536e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
        frequency = HSE_VALUE / 32U;
 8004936:	4b96      	ldr	r3, [pc, #600]	@ (8004b90 <HAL_RCCEx_GetPeriphCLKFreq+0x2e4>)
 8004938:	61fb      	str	r3, [r7, #28]
      break;
 800493a:	f000 bd18 	b.w	800536e <HAL_RCCEx_GetPeriphCLKFreq+0xac2>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800493e:	4b93      	ldr	r3, [pc, #588]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004940:	68db      	ldr	r3, [r3, #12]
 8004942:	f003 0303 	and.w	r3, r3, #3
 8004946:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	2b03      	cmp	r3, #3
 800494c:	d036      	beq.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	2b03      	cmp	r3, #3
 8004952:	d840      	bhi.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	2b01      	cmp	r3, #1
 8004958:	d003      	beq.n	8004962 <HAL_RCCEx_GetPeriphCLKFreq+0xb6>
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	2b02      	cmp	r3, #2
 800495e:	d020      	beq.n	80049a2 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 8004960:	e039      	b.n	80049d6 <HAL_RCCEx_GetPeriphCLKFreq+0x12a>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004962:	4b8a      	ldr	r3, [pc, #552]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f003 0302 	and.w	r3, r3, #2
 800496a:	2b02      	cmp	r3, #2
 800496c:	d116      	bne.n	800499c <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 800496e:	4b87      	ldr	r3, [pc, #540]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b00      	cmp	r3, #0
 8004978:	d005      	beq.n	8004986 <HAL_RCCEx_GetPeriphCLKFreq+0xda>
 800497a:	4b84      	ldr	r3, [pc, #528]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	091b      	lsrs	r3, r3, #4
 8004980:	f003 030f 	and.w	r3, r3, #15
 8004984:	e005      	b.n	8004992 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
 8004986:	4b81      	ldr	r3, [pc, #516]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 8004988:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800498c:	0a1b      	lsrs	r3, r3, #8
 800498e:	f003 030f 	and.w	r3, r3, #15
 8004992:	4a80      	ldr	r2, [pc, #512]	@ (8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>)
 8004994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004998:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800499a:	e01f      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	61bb      	str	r3, [r7, #24]
      break;
 80049a0:	e01c      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80049a2:	4b7a      	ldr	r3, [pc, #488]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80049aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80049ae:	d102      	bne.n	80049b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSI_VALUE;
 80049b0:	4b79      	ldr	r3, [pc, #484]	@ (8004b98 <HAL_RCCEx_GetPeriphCLKFreq+0x2ec>)
 80049b2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80049b4:	e012      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80049b6:	2300      	movs	r3, #0
 80049b8:	61bb      	str	r3, [r7, #24]
      break;
 80049ba:	e00f      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80049bc:	4b73      	ldr	r3, [pc, #460]	@ (8004b8c <HAL_RCCEx_GetPeriphCLKFreq+0x2e0>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049c8:	d102      	bne.n	80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
      {
        pllvco = HSE_VALUE;
 80049ca:	4b74      	ldr	r3, [pc, #464]	@ (8004b9c <HAL_RCCEx_GetPeriphCLKFreq+0x2f0>)
 80049cc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80049ce:	e005      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
        pllvco = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	61bb      	str	r3, [r7, #24]
      break;
 80049d4:	e002      	b.n	80049dc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
    default:
      /* No source */
      pllvco = 0U;
 80049d6:	2300      	movs	r3, #0
 80049d8:	61bb      	str	r3, [r7, #24]
      break;
 80049da:	bf00      	nop
    }

    switch(PeriphClk)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049e2:	f000 80dd 	beq.w	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80049ec:	f200 84c1 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049f6:	f000 80d3 	beq.w	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004a00:	f200 84b7 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a0a:	f000 835f 	beq.w	80050cc <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a14:	f200 84ad 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a1e:	f000 847e 	beq.w	800531e <HAL_RCCEx_GetPeriphCLKFreq+0xa72>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a28:	f200 84a3 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a32:	f000 82cd 	beq.w	8004fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a3c:	f200 8499 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a46:	f000 80ab 	beq.w	8004ba0 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a50:	f200 848f 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a5a:	f000 8090 	beq.w	8004b7e <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a64:	f200 8485 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a6e:	d07f      	beq.n	8004b70 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a76:	f200 847c 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a80:	f000 8403 	beq.w	800528a <HAL_RCCEx_GetPeriphCLKFreq+0x9de>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a8a:	f200 8472 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a94:	f000 83af 	beq.w	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0x94a>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004a9e:	f200 8468 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004aa8:	f000 8379 	beq.w	800519e <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ab2:	f200 845e 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	2b80      	cmp	r3, #128	@ 0x80
 8004aba:	f000 8344 	beq.w	8005146 <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	2b80      	cmp	r3, #128	@ 0x80
 8004ac2:	f200 8456 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b20      	cmp	r3, #32
 8004aca:	d84b      	bhi.n	8004b64 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	f000 844f 	beq.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	2b1f      	cmp	r3, #31
 8004ada:	f200 844a 	bhi.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
 8004ade:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae4 <HAL_RCCEx_GetPeriphCLKFreq+0x238>)
 8004ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae4:	08004ccd 	.word	0x08004ccd
 8004ae8:	08004d3b 	.word	0x08004d3b
 8004aec:	08005373 	.word	0x08005373
 8004af0:	08004dcf 	.word	0x08004dcf
 8004af4:	08005373 	.word	0x08005373
 8004af8:	08005373 	.word	0x08005373
 8004afc:	08005373 	.word	0x08005373
 8004b00:	08004e55 	.word	0x08004e55
 8004b04:	08005373 	.word	0x08005373
 8004b08:	08005373 	.word	0x08005373
 8004b0c:	08005373 	.word	0x08005373
 8004b10:	08005373 	.word	0x08005373
 8004b14:	08005373 	.word	0x08005373
 8004b18:	08005373 	.word	0x08005373
 8004b1c:	08005373 	.word	0x08005373
 8004b20:	08004ecd 	.word	0x08004ecd
 8004b24:	08005373 	.word	0x08005373
 8004b28:	08005373 	.word	0x08005373
 8004b2c:	08005373 	.word	0x08005373
 8004b30:	08005373 	.word	0x08005373
 8004b34:	08005373 	.word	0x08005373
 8004b38:	08005373 	.word	0x08005373
 8004b3c:	08005373 	.word	0x08005373
 8004b40:	08005373 	.word	0x08005373
 8004b44:	08005373 	.word	0x08005373
 8004b48:	08005373 	.word	0x08005373
 8004b4c:	08005373 	.word	0x08005373
 8004b50:	08005373 	.word	0x08005373
 8004b54:	08005373 	.word	0x08005373
 8004b58:	08005373 	.word	0x08005373
 8004b5c:	08005373 	.word	0x08005373
 8004b60:	08004f4f 	.word	0x08004f4f
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2b40      	cmp	r3, #64	@ 0x40
 8004b68:	f000 82c1 	beq.w	80050ee <HAL_RCCEx_GetPeriphCLKFreq+0x842>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8004b6c:	f000 bc01 	b.w	8005372 <HAL_RCCEx_GetPeriphCLKFreq+0xac6>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 8004b70:	69b9      	ldr	r1, [r7, #24]
 8004b72:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8004b76:	f000 fdd9 	bl	800572c <RCCEx_GetSAIxPeriphCLKFreq>
 8004b7a:	61f8      	str	r0, [r7, #28]
      break;
 8004b7c:	e3fa      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 8004b7e:	69b9      	ldr	r1, [r7, #24]
 8004b80:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8004b84:	f000 fdd2 	bl	800572c <RCCEx_GetSAIxPeriphCLKFreq>
 8004b88:	61f8      	str	r0, [r7, #28]
      break;
 8004b8a:	e3f3      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004b8c:	40021000 	.word	0x40021000
 8004b90:	0003d090 	.word	0x0003d090
 8004b94:	0800c168 	.word	0x0800c168
 8004b98:	00f42400 	.word	0x00f42400
 8004b9c:	007a1200 	.word	0x007a1200
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8004ba0:	4ba9      	ldr	r3, [pc, #676]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba6:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004baa:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004bb2:	d00c      	beq.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x322>
 8004bb4:	693b      	ldr	r3, [r7, #16]
 8004bb6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004bba:	d87f      	bhi.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bc2:	d04e      	beq.n	8004c62 <HAL_RCCEx_GetPeriphCLKFreq+0x3b6>
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bca:	d01d      	beq.n	8004c08 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          break;
 8004bcc:	e076      	b.n	8004cbc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8004bce:	4b9e      	ldr	r3, [pc, #632]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d172      	bne.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8004bda:	4b9b      	ldr	r3, [pc, #620]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0308 	and.w	r3, r3, #8
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d005      	beq.n	8004bf2 <HAL_RCCEx_GetPeriphCLKFreq+0x346>
 8004be6:	4b98      	ldr	r3, [pc, #608]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	091b      	lsrs	r3, r3, #4
 8004bec:	f003 030f 	and.w	r3, r3, #15
 8004bf0:	e005      	b.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0x352>
 8004bf2:	4b95      	ldr	r3, [pc, #596]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004bf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bf8:	0a1b      	lsrs	r3, r3, #8
 8004bfa:	f003 030f 	and.w	r3, r3, #15
 8004bfe:	4a93      	ldr	r2, [pc, #588]	@ (8004e4c <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>)
 8004c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c04:	61fb      	str	r3, [r7, #28]
          break;
 8004c06:	e05b      	b.n	8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8004c08:	4b8f      	ldr	r3, [pc, #572]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c10:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004c14:	d156      	bne.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8004c16:	4b8c      	ldr	r3, [pc, #560]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c22:	d14f      	bne.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8004c24:	4b88      	ldr	r3, [pc, #544]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	0a1b      	lsrs	r3, r3, #8
 8004c2a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c2e:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c30:	69bb      	ldr	r3, [r7, #24]
 8004c32:	68fa      	ldr	r2, [r7, #12]
 8004c34:	fb03 f202 	mul.w	r2, r3, r2
 8004c38:	4b83      	ldr	r3, [pc, #524]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c3a:	68db      	ldr	r3, [r3, #12]
 8004c3c:	091b      	lsrs	r3, r3, #4
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	3301      	adds	r3, #1
 8004c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c48:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 8004c4a:	4b7f      	ldr	r3, [pc, #508]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c4c:	68db      	ldr	r3, [r3, #12]
 8004c4e:	0d5b      	lsrs	r3, r3, #21
 8004c50:	f003 0303 	and.w	r3, r3, #3
 8004c54:	3301      	adds	r3, #1
 8004c56:	005b      	lsls	r3, r3, #1
 8004c58:	69ba      	ldr	r2, [r7, #24]
 8004c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c5e:	61fb      	str	r3, [r7, #28]
          break;
 8004c60:	e030      	b.n	8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 8004c62:	4b79      	ldr	r3, [pc, #484]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c6a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c6e:	d12b      	bne.n	8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 8004c70:	4b75      	ldr	r3, [pc, #468]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c72:	691b      	ldr	r3, [r3, #16]
 8004c74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c7c:	d124      	bne.n	8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8004c7e:	4b72      	ldr	r3, [pc, #456]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c80:	691b      	ldr	r3, [r3, #16]
 8004c82:	0a1b      	lsrs	r3, r3, #8
 8004c84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c88:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8004c8a:	69bb      	ldr	r3, [r7, #24]
 8004c8c:	68fa      	ldr	r2, [r7, #12]
 8004c8e:	fb03 f202 	mul.w	r2, r3, r2
 8004c92:	4b6d      	ldr	r3, [pc, #436]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	091b      	lsrs	r3, r3, #4
 8004c98:	f003 0307 	and.w	r3, r3, #7
 8004c9c:	3301      	adds	r3, #1
 8004c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ca2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 8004ca4:	4b68      	ldr	r3, [pc, #416]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	0d5b      	lsrs	r3, r3, #21
 8004caa:	f003 0303 	and.w	r3, r3, #3
 8004cae:	3301      	adds	r3, #1
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cb8:	61fb      	str	r3, [r7, #28]
          break;
 8004cba:	e005      	b.n	8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x41c>
          break;
 8004cbc:	bf00      	nop
 8004cbe:	e359      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cc0:	bf00      	nop
 8004cc2:	e357      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cc4:	bf00      	nop
 8004cc6:	e355      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004cc8:	bf00      	nop
        break;
 8004cca:	e353      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004ccc:	4b5e      	ldr	r3, [pc, #376]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd2:	f003 0303 	and.w	r3, r3, #3
 8004cd6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004cd8:	693b      	ldr	r3, [r7, #16]
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d827      	bhi.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x482>
 8004cde:	a201      	add	r2, pc, #4	@ (adr r2, 8004ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x438>)
 8004ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ce4:	08004cf5 	.word	0x08004cf5
 8004ce8:	08004cfd 	.word	0x08004cfd
 8004cec:	08004d05 	.word	0x08004d05
 8004cf0:	08004d19 	.word	0x08004d19
          frequency = HAL_RCC_GetPCLK2Freq();
 8004cf4:	f7ff fa48 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 8004cf8:	61f8      	str	r0, [r7, #28]
          break;
 8004cfa:	e01d      	b.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          frequency = HAL_RCC_GetSysClockFreq();
 8004cfc:	f7ff f996 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004d00:	61f8      	str	r0, [r7, #28]
          break;
 8004d02:	e019      	b.n	8004d38 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d04:	4b50      	ldr	r3, [pc, #320]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d10:	d10f      	bne.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
            frequency = HSI_VALUE;
 8004d12:	4b4f      	ldr	r3, [pc, #316]	@ (8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004d14:	61fb      	str	r3, [r7, #28]
          break;
 8004d16:	e00c      	b.n	8004d32 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004d18:	4b4b      	ldr	r3, [pc, #300]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d1e:	f003 0302 	and.w	r3, r3, #2
 8004d22:	2b02      	cmp	r3, #2
 8004d24:	d107      	bne.n	8004d36 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
            frequency = LSE_VALUE;
 8004d26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d2a:	61fb      	str	r3, [r7, #28]
          break;
 8004d2c:	e003      	b.n	8004d36 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          break;
 8004d2e:	bf00      	nop
 8004d30:	e320      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d32:	bf00      	nop
 8004d34:	e31e      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004d36:	bf00      	nop
        break;
 8004d38:	e31c      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004d3a:	4b43      	ldr	r3, [pc, #268]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d40:	f003 030c 	and.w	r3, r3, #12
 8004d44:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004d46:	693b      	ldr	r3, [r7, #16]
 8004d48:	2b0c      	cmp	r3, #12
 8004d4a:	d83a      	bhi.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
 8004d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>)
 8004d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d52:	bf00      	nop
 8004d54:	08004d89 	.word	0x08004d89
 8004d58:	08004dc3 	.word	0x08004dc3
 8004d5c:	08004dc3 	.word	0x08004dc3
 8004d60:	08004dc3 	.word	0x08004dc3
 8004d64:	08004d91 	.word	0x08004d91
 8004d68:	08004dc3 	.word	0x08004dc3
 8004d6c:	08004dc3 	.word	0x08004dc3
 8004d70:	08004dc3 	.word	0x08004dc3
 8004d74:	08004d99 	.word	0x08004d99
 8004d78:	08004dc3 	.word	0x08004dc3
 8004d7c:	08004dc3 	.word	0x08004dc3
 8004d80:	08004dc3 	.word	0x08004dc3
 8004d84:	08004dad 	.word	0x08004dad
          frequency = HAL_RCC_GetPCLK1Freq();
 8004d88:	f7ff f9e8 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8004d8c:	61f8      	str	r0, [r7, #28]
          break;
 8004d8e:	e01d      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          frequency = HAL_RCC_GetSysClockFreq();
 8004d90:	f7ff f94c 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004d94:	61f8      	str	r0, [r7, #28]
          break;
 8004d96:	e019      	b.n	8004dcc <HAL_RCCEx_GetPeriphCLKFreq+0x520>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004d98:	4b2b      	ldr	r3, [pc, #172]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004da0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004da4:	d10f      	bne.n	8004dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
            frequency = HSI_VALUE;
 8004da6:	4b2a      	ldr	r3, [pc, #168]	@ (8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004da8:	61fb      	str	r3, [r7, #28]
          break;
 8004daa:	e00c      	b.n	8004dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x51a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004dac:	4b26      	ldr	r3, [pc, #152]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004db2:	f003 0302 	and.w	r3, r3, #2
 8004db6:	2b02      	cmp	r3, #2
 8004db8:	d107      	bne.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
            frequency = LSE_VALUE;
 8004dba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dbe:	61fb      	str	r3, [r7, #28]
          break;
 8004dc0:	e003      	b.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x51e>
          break;
 8004dc2:	bf00      	nop
 8004dc4:	e2d6      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004dc6:	bf00      	nop
 8004dc8:	e2d4      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004dca:	bf00      	nop
        break;
 8004dcc:	e2d2      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 8004dce:	4b1e      	ldr	r3, [pc, #120]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dd4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004dd8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b30      	cmp	r3, #48	@ 0x30
 8004dde:	d021      	beq.n	8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0x578>
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	2b30      	cmp	r3, #48	@ 0x30
 8004de4:	d829      	bhi.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004de6:	693b      	ldr	r3, [r7, #16]
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d011      	beq.n	8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x564>
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	2b20      	cmp	r3, #32
 8004df0:	d823      	bhi.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d003      	beq.n	8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0x554>
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	2b10      	cmp	r3, #16
 8004dfc:	d004      	beq.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
          break;
 8004dfe:	e01c      	b.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e00:	f7ff f9ac 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8004e04:	61f8      	str	r0, [r7, #28]
          break;
 8004e06:	e01d      	b.n	8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e08:	f7ff f910 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004e0c:	61f8      	str	r0, [r7, #28]
          break;
 8004e0e:	e019      	b.n	8004e44 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e10:	4b0d      	ldr	r3, [pc, #52]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e1c:	d10f      	bne.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HSI_VALUE;
 8004e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <HAL_RCCEx_GetPeriphCLKFreq+0x5a4>)
 8004e20:	61fb      	str	r3, [r7, #28]
          break;
 8004e22:	e00c      	b.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004e24:	4b08      	ldr	r3, [pc, #32]	@ (8004e48 <HAL_RCCEx_GetPeriphCLKFreq+0x59c>)
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	f003 0302 	and.w	r3, r3, #2
 8004e2e:	2b02      	cmp	r3, #2
 8004e30:	d107      	bne.n	8004e42 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
            frequency = LSE_VALUE;
 8004e32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e36:	61fb      	str	r3, [r7, #28]
          break;
 8004e38:	e003      	b.n	8004e42 <HAL_RCCEx_GetPeriphCLKFreq+0x596>
          break;
 8004e3a:	bf00      	nop
 8004e3c:	e29a      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e3e:	bf00      	nop
 8004e40:	e298      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004e42:	bf00      	nop
        break;
 8004e44:	e296      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 8004e46:	bf00      	nop
 8004e48:	40021000 	.word	0x40021000
 8004e4c:	0800c168 	.word	0x0800c168
 8004e50:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 8004e54:	4b9b      	ldr	r3, [pc, #620]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004e5e:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004e60:	693b      	ldr	r3, [r7, #16]
 8004e62:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e64:	d021      	beq.n	8004eaa <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
 8004e66:	693b      	ldr	r3, [r7, #16]
 8004e68:	2bc0      	cmp	r3, #192	@ 0xc0
 8004e6a:	d829      	bhi.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e6c:	693b      	ldr	r3, [r7, #16]
 8004e6e:	2b80      	cmp	r3, #128	@ 0x80
 8004e70:	d011      	beq.n	8004e96 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	2b80      	cmp	r3, #128	@ 0x80
 8004e76:	d823      	bhi.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
 8004e7e:	693b      	ldr	r3, [r7, #16]
 8004e80:	2b40      	cmp	r3, #64	@ 0x40
 8004e82:	d004      	beq.n	8004e8e <HAL_RCCEx_GetPeriphCLKFreq+0x5e2>
          break;
 8004e84:	e01c      	b.n	8004ec0 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004e86:	f7ff f969 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8004e8a:	61f8      	str	r0, [r7, #28]
          break;
 8004e8c:	e01d      	b.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          frequency = HAL_RCC_GetSysClockFreq();
 8004e8e:	f7ff f8cd 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004e92:	61f8      	str	r0, [r7, #28]
          break;
 8004e94:	e019      	b.n	8004eca <HAL_RCCEx_GetPeriphCLKFreq+0x61e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004e96:	4b8b      	ldr	r3, [pc, #556]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ea2:	d10f      	bne.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
            frequency = HSI_VALUE;
 8004ea4:	4b88      	ldr	r3, [pc, #544]	@ (80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004ea6:	61fb      	str	r3, [r7, #28]
          break;
 8004ea8:	e00c      	b.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0x618>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004eaa:	4b86      	ldr	r3, [pc, #536]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004eac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eb0:	f003 0302 	and.w	r3, r3, #2
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d107      	bne.n	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
            frequency = LSE_VALUE;
 8004eb8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ebc:	61fb      	str	r3, [r7, #28]
          break;
 8004ebe:	e003      	b.n	8004ec8 <HAL_RCCEx_GetPeriphCLKFreq+0x61c>
          break;
 8004ec0:	bf00      	nop
 8004ec2:	e257      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ec4:	bf00      	nop
 8004ec6:	e255      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004ec8:	bf00      	nop
        break;
 8004eca:	e253      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 8004ecc:	4b7d      	ldr	r3, [pc, #500]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ed2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ed6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ede:	d025      	beq.n	8004f2c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ee6:	d82c      	bhi.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004eee:	d013      	beq.n	8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 8004ef0:	693b      	ldr	r3, [r7, #16]
 8004ef2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ef6:	d824      	bhi.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
 8004ef8:	693b      	ldr	r3, [r7, #16]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d004      	beq.n	8004f08 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f04:	d004      	beq.n	8004f10 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          break;
 8004f06:	e01c      	b.n	8004f42 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f08:	f7ff f928 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8004f0c:	61f8      	str	r0, [r7, #28]
          break;
 8004f0e:	e01d      	b.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f10:	f7ff f88c 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004f14:	61f8      	str	r0, [r7, #28]
          break;
 8004f16:	e019      	b.n	8004f4c <HAL_RCCEx_GetPeriphCLKFreq+0x6a0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f18:	4b6a      	ldr	r3, [pc, #424]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f24:	d10f      	bne.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
            frequency = HSI_VALUE;
 8004f26:	4b68      	ldr	r3, [pc, #416]	@ (80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004f28:	61fb      	str	r3, [r7, #28]
          break;
 8004f2a:	e00c      	b.n	8004f46 <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004f2c:	4b65      	ldr	r3, [pc, #404]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b02      	cmp	r3, #2
 8004f38:	d107      	bne.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
            frequency = LSE_VALUE;
 8004f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004f3e:	61fb      	str	r3, [r7, #28]
          break;
 8004f40:	e003      	b.n	8004f4a <HAL_RCCEx_GetPeriphCLKFreq+0x69e>
          break;
 8004f42:	bf00      	nop
 8004f44:	e216      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f46:	bf00      	nop
 8004f48:	e214      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004f4a:	bf00      	nop
        break;
 8004f4c:	e212      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004f4e:	4b5d      	ldr	r3, [pc, #372]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f54:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f58:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004f5a:	693b      	ldr	r3, [r7, #16]
 8004f5c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f60:	d025      	beq.n	8004fae <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8004f62:	693b      	ldr	r3, [r7, #16]
 8004f64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f68:	d82c      	bhi.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f6a:	693b      	ldr	r3, [r7, #16]
 8004f6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f70:	d013      	beq.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004f72:	693b      	ldr	r3, [r7, #16]
 8004f74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f78:	d824      	bhi.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
 8004f7a:	693b      	ldr	r3, [r7, #16]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d004      	beq.n	8004f8a <HAL_RCCEx_GetPeriphCLKFreq+0x6de>
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f86:	d004      	beq.n	8004f92 <HAL_RCCEx_GetPeriphCLKFreq+0x6e6>
          break;
 8004f88:	e01c      	b.n	8004fc4 <HAL_RCCEx_GetPeriphCLKFreq+0x718>
          frequency = HAL_RCC_GetPCLK1Freq();
 8004f8a:	f7ff f8e7 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8004f8e:	61f8      	str	r0, [r7, #28]
          break;
 8004f90:	e01d      	b.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          frequency = HAL_RCC_GetSysClockFreq();
 8004f92:	f7ff f84b 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8004f96:	61f8      	str	r0, [r7, #28]
          break;
 8004f98:	e019      	b.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004f9a:	4b4a      	ldr	r3, [pc, #296]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fa6:	d10f      	bne.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
            frequency = HSI_VALUE;
 8004fa8:	4b47      	ldr	r3, [pc, #284]	@ (80050c8 <HAL_RCCEx_GetPeriphCLKFreq+0x81c>)
 8004faa:	61fb      	str	r3, [r7, #28]
          break;
 8004fac:	e00c      	b.n	8004fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x71c>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004fae:	4b45      	ldr	r3, [pc, #276]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	f003 0302 	and.w	r3, r3, #2
 8004fb8:	2b02      	cmp	r3, #2
 8004fba:	d107      	bne.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
            frequency = LSE_VALUE;
 8004fbc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fc0:	61fb      	str	r3, [r7, #28]
          break;
 8004fc2:	e003      	b.n	8004fcc <HAL_RCCEx_GetPeriphCLKFreq+0x720>
          break;
 8004fc4:	bf00      	nop
 8004fc6:	e1d5      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fc8:	bf00      	nop
 8004fca:	e1d3      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8004fcc:	bf00      	nop
        break;
 8004fce:	e1d1      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8004fd0:	4b3c      	ldr	r3, [pc, #240]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8004fd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004fda:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fe2:	d00c      	beq.n	8004ffe <HAL_RCCEx_GetPeriphCLKFreq+0x752>
 8004fe4:	693b      	ldr	r3, [r7, #16]
 8004fe6:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004fea:	d864      	bhi.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
 8004fec:	693b      	ldr	r3, [r7, #16]
 8004fee:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004ff2:	d008      	beq.n	8005006 <HAL_RCCEx_GetPeriphCLKFreq+0x75a>
 8004ff4:	693b      	ldr	r3, [r7, #16]
 8004ff6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ffa:	d030      	beq.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0x7b2>
          break;
 8004ffc:	e05b      	b.n	80050b6 <HAL_RCCEx_GetPeriphCLKFreq+0x80a>
          frequency = HAL_RCC_GetSysClockFreq();
 8004ffe:	f7ff f815 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8005002:	61f8      	str	r0, [r7, #28]
          break;
 8005004:	e05c      	b.n	80050c0 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U))
 8005006:	4b2f      	ldr	r3, [pc, #188]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800500e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005012:	d152      	bne.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
 8005014:	4b2b      	ldr	r3, [pc, #172]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800501c:	2b00      	cmp	r3, #0
 800501e:	d04c      	beq.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005020:	4b28      	ldr	r3, [pc, #160]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	0a1b      	lsrs	r3, r3, #8
 8005026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800502a:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	68fa      	ldr	r2, [r7, #12]
 8005030:	fb03 f202 	mul.w	r2, r3, r2
 8005034:	4b23      	ldr	r3, [pc, #140]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005036:	68db      	ldr	r3, [r3, #12]
 8005038:	091b      	lsrs	r3, r3, #4
 800503a:	f003 0307 	and.w	r3, r3, #7
 800503e:	3301      	adds	r3, #1
 8005040:	fbb2 f3f3 	udiv	r3, r2, r3
 8005044:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8005046:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005048:	691b      	ldr	r3, [r3, #16]
 800504a:	0e5b      	lsrs	r3, r3, #25
 800504c:	f003 0303 	and.w	r3, r3, #3
 8005050:	3301      	adds	r3, #1
 8005052:	005b      	lsls	r3, r3, #1
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	fbb2 f3f3 	udiv	r3, r2, r3
 800505a:	61fb      	str	r3, [r7, #28]
          break;
 800505c:	e02d      	b.n	80050ba <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U))
 800505e:	4b19      	ldr	r3, [pc, #100]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005066:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800506a:	d128      	bne.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800506c:	4b15      	ldr	r3, [pc, #84]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800506e:	695b      	ldr	r3, [r3, #20]
 8005070:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005074:	2b00      	cmp	r3, #0
 8005076:	d022      	beq.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8005078:	4b12      	ldr	r3, [pc, #72]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	0a1b      	lsrs	r3, r3, #8
 800507e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005082:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005084:	69bb      	ldr	r3, [r7, #24]
 8005086:	68fa      	ldr	r2, [r7, #12]
 8005088:	fb03 f202 	mul.w	r2, r3, r2
 800508c:	4b0d      	ldr	r3, [pc, #52]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	091b      	lsrs	r3, r3, #4
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	3301      	adds	r3, #1
 8005098:	fbb2 f3f3 	udiv	r3, r2, r3
 800509c:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 800509e:	4b09      	ldr	r3, [pc, #36]	@ (80050c4 <HAL_RCCEx_GetPeriphCLKFreq+0x818>)
 80050a0:	695b      	ldr	r3, [r3, #20]
 80050a2:	0e5b      	lsrs	r3, r3, #25
 80050a4:	f003 0303 	and.w	r3, r3, #3
 80050a8:	3301      	adds	r3, #1
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	69ba      	ldr	r2, [r7, #24]
 80050ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b2:	61fb      	str	r3, [r7, #28]
          break;
 80050b4:	e003      	b.n	80050be <HAL_RCCEx_GetPeriphCLKFreq+0x812>
          break;
 80050b6:	bf00      	nop
 80050b8:	e15c      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050ba:	bf00      	nop
 80050bc:	e15a      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80050be:	bf00      	nop
        break;
 80050c0:	e158      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
 80050c2:	bf00      	nop
 80050c4:	40021000 	.word	0x40021000
 80050c8:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 80050cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80050d6:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 80050d8:	693b      	ldr	r3, [r7, #16]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d103      	bne.n	80050e6 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
          frequency = HAL_RCC_GetPCLK2Freq();
 80050de:	f7ff f853 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80050e2:	61f8      	str	r0, [r7, #28]
        break;
 80050e4:	e146      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          frequency = HAL_RCC_GetSysClockFreq();
 80050e6:	f7fe ffa1 	bl	800402c <HAL_RCC_GetSysClockFreq>
 80050ea:	61f8      	str	r0, [r7, #28]
        break;
 80050ec:	e142      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80050ee:	4b95      	ldr	r3, [pc, #596]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80050f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80050f4:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80050f8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005100:	d013      	beq.n	800512a <HAL_RCCEx_GetPeriphCLKFreq+0x87e>
 8005102:	693b      	ldr	r3, [r7, #16]
 8005104:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005108:	d819      	bhi.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d004      	beq.n	800511a <HAL_RCCEx_GetPeriphCLKFreq+0x86e>
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005116:	d004      	beq.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0x876>
          break;
 8005118:	e011      	b.n	800513e <HAL_RCCEx_GetPeriphCLKFreq+0x892>
          frequency = HAL_RCC_GetPCLK1Freq();
 800511a:	f7ff f81f 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 800511e:	61f8      	str	r0, [r7, #28]
          break;
 8005120:	e010      	b.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          frequency = HAL_RCC_GetSysClockFreq();
 8005122:	f7fe ff83 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8005126:	61f8      	str	r0, [r7, #28]
          break;
 8005128:	e00c      	b.n	8005144 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800512a:	4b86      	ldr	r3, [pc, #536]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005136:	d104      	bne.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
            frequency = HSI_VALUE;
 8005138:	4b83      	ldr	r3, [pc, #524]	@ (8005348 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 800513a:	61fb      	str	r3, [r7, #28]
          break;
 800513c:	e001      	b.n	8005142 <HAL_RCCEx_GetPeriphCLKFreq+0x896>
          break;
 800513e:	bf00      	nop
 8005140:	e118      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005142:	bf00      	nop
        break;
 8005144:	e116      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005146:	4b7f      	ldr	r3, [pc, #508]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800514c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005150:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005152:	693b      	ldr	r3, [r7, #16]
 8005154:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005158:	d013      	beq.n	8005182 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 800515a:	693b      	ldr	r3, [r7, #16]
 800515c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005160:	d819      	bhi.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d004      	beq.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8005168:	693b      	ldr	r3, [r7, #16]
 800516a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800516e:	d004      	beq.n	800517a <HAL_RCCEx_GetPeriphCLKFreq+0x8ce>
          break;
 8005170:	e011      	b.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x8ea>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005172:	f7fe fff3 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8005176:	61f8      	str	r0, [r7, #28]
          break;
 8005178:	e010      	b.n	800519c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          frequency = HAL_RCC_GetSysClockFreq();
 800517a:	f7fe ff57 	bl	800402c <HAL_RCC_GetSysClockFreq>
 800517e:	61f8      	str	r0, [r7, #28]
          break;
 8005180:	e00c      	b.n	800519c <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005182:	4b70      	ldr	r3, [pc, #448]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800518a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800518e:	d104      	bne.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
            frequency = HSI_VALUE;
 8005190:	4b6d      	ldr	r3, [pc, #436]	@ (8005348 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005192:	61fb      	str	r3, [r7, #28]
          break;
 8005194:	e001      	b.n	800519a <HAL_RCCEx_GetPeriphCLKFreq+0x8ee>
          break;
 8005196:	bf00      	nop
 8005198:	e0ec      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800519a:	bf00      	nop
        break;
 800519c:	e0ea      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 800519e:	4b69      	ldr	r3, [pc, #420]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051a4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80051a8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051b0:	d013      	beq.n	80051da <HAL_RCCEx_GetPeriphCLKFreq+0x92e>
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051b8:	d819      	bhi.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
 80051ba:	693b      	ldr	r3, [r7, #16]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d004      	beq.n	80051ca <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051c6:	d004      	beq.n	80051d2 <HAL_RCCEx_GetPeriphCLKFreq+0x926>
          break;
 80051c8:	e011      	b.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0x942>
          frequency = HAL_RCC_GetPCLK1Freq();
 80051ca:	f7fe ffc7 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 80051ce:	61f8      	str	r0, [r7, #28]
          break;
 80051d0:	e010      	b.n	80051f4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          frequency = HAL_RCC_GetSysClockFreq();
 80051d2:	f7fe ff2b 	bl	800402c <HAL_RCC_GetSysClockFreq>
 80051d6:	61f8      	str	r0, [r7, #28]
          break;
 80051d8:	e00c      	b.n	80051f4 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051da:	4b5a      	ldr	r3, [pc, #360]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051e6:	d104      	bne.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
            frequency = HSI_VALUE;
 80051e8:	4b57      	ldr	r3, [pc, #348]	@ (8005348 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80051ea:	61fb      	str	r3, [r7, #28]
          break;
 80051ec:	e001      	b.n	80051f2 <HAL_RCCEx_GetPeriphCLKFreq+0x946>
          break;
 80051ee:	bf00      	nop
 80051f0:	e0c0      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 80051f2:	bf00      	nop
        break;
 80051f4:	e0be      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80051f6:	4b53      	ldr	r3, [pc, #332]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80051f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051fc:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005200:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005208:	d02c      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005210:	d833      	bhi.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005218:	d01a      	beq.n	8005250 <HAL_RCCEx_GetPeriphCLKFreq+0x9a4>
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005220:	d82b      	bhi.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
 8005222:	693b      	ldr	r3, [r7, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d004      	beq.n	8005232 <HAL_RCCEx_GetPeriphCLKFreq+0x986>
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800522e:	d004      	beq.n	800523a <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
          break;
 8005230:	e023      	b.n	800527a <HAL_RCCEx_GetPeriphCLKFreq+0x9ce>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005232:	f7fe ff93 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8005236:	61f8      	str	r0, [r7, #28]
          break;
 8005238:	e026      	b.n	8005288 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 800523a:	4b42      	ldr	r3, [pc, #264]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800523c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005240:	f003 0302 	and.w	r3, r3, #2
 8005244:	2b02      	cmp	r3, #2
 8005246:	d11a      	bne.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
              frequency = LSI_VALUE;
 8005248:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800524c:	61fb      	str	r3, [r7, #28]
          break;
 800524e:	e016      	b.n	800527e <HAL_RCCEx_GetPeriphCLKFreq+0x9d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005250:	4b3c      	ldr	r3, [pc, #240]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005258:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800525c:	d111      	bne.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
            frequency = HSI_VALUE;
 800525e:	4b3a      	ldr	r3, [pc, #232]	@ (8005348 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 8005260:	61fb      	str	r3, [r7, #28]
          break;
 8005262:	e00e      	b.n	8005282 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8005264:	4b37      	ldr	r3, [pc, #220]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005266:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800526a:	f003 0302 	and.w	r3, r3, #2
 800526e:	2b02      	cmp	r3, #2
 8005270:	d109      	bne.n	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            frequency = LSE_VALUE;
 8005272:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005276:	61fb      	str	r3, [r7, #28]
          break;
 8005278:	e005      	b.n	8005286 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
          break;
 800527a:	bf00      	nop
 800527c:	e07a      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800527e:	bf00      	nop
 8005280:	e078      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005282:	bf00      	nop
 8005284:	e076      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005286:	bf00      	nop
        break;
 8005288:	e074      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 800528a:	4b2e      	ldr	r3, [pc, #184]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 800528c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005290:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005294:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800529c:	d02c      	beq.n	80052f8 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80052a4:	d833      	bhi.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052ac:	d01a      	beq.n	80052e4 <HAL_RCCEx_GetPeriphCLKFreq+0xa38>
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80052b4:	d82b      	bhi.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d004      	beq.n	80052c6 <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80052c2:	d004      	beq.n	80052ce <HAL_RCCEx_GetPeriphCLKFreq+0xa22>
          break;
 80052c4:	e023      	b.n	800530e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
          frequency = HAL_RCC_GetPCLK1Freq();
 80052c6:	f7fe ff49 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 80052ca:	61f8      	str	r0, [r7, #28]
          break;
 80052cc:	e026      	b.n	800531c <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 80052ce:	4b1d      	ldr	r3, [pc, #116]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052d4:	f003 0302 	and.w	r3, r3, #2
 80052d8:	2b02      	cmp	r3, #2
 80052da:	d11a      	bne.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
              frequency = LSI_VALUE;
 80052dc:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80052e0:	61fb      	str	r3, [r7, #28]
          break;
 80052e2:	e016      	b.n	8005312 <HAL_RCCEx_GetPeriphCLKFreq+0xa66>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052e4:	4b17      	ldr	r3, [pc, #92]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f0:	d111      	bne.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
            frequency = HSI_VALUE;
 80052f2:	4b15      	ldr	r3, [pc, #84]	@ (8005348 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>)
 80052f4:	61fb      	str	r3, [r7, #28]
          break;
 80052f6:	e00e      	b.n	8005316 <HAL_RCCEx_GetPeriphCLKFreq+0xa6a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80052f8:	4b12      	ldr	r3, [pc, #72]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 80052fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b02      	cmp	r3, #2
 8005304:	d109      	bne.n	800531a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            frequency = LSE_VALUE;
 8005306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800530a:	61fb      	str	r3, [r7, #28]
          break;
 800530c:	e005      	b.n	800531a <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
          break;
 800530e:	bf00      	nop
 8005310:	e030      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005312:	bf00      	nop
 8005314:	e02e      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 8005316:	bf00      	nop
 8005318:	e02c      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          break;
 800531a:	bf00      	nop
        break;
 800531c:	e02a      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 800531e:	4b09      	ldr	r3, [pc, #36]	@ (8005344 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>)
 8005320:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005324:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005328:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d004      	beq.n	800533a <HAL_RCCEx_GetPeriphCLKFreq+0xa8e>
 8005330:	693b      	ldr	r3, [r7, #16]
 8005332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005336:	d009      	beq.n	800534c <HAL_RCCEx_GetPeriphCLKFreq+0xaa0>
          break;
 8005338:	e012      	b.n	8005360 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
          frequency = HAL_RCC_GetPCLK1Freq();
 800533a:	f7fe ff0f 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 800533e:	61f8      	str	r0, [r7, #28]
          break;
 8005340:	e00e      	b.n	8005360 <HAL_RCCEx_GetPeriphCLKFreq+0xab4>
 8005342:	bf00      	nop
 8005344:	40021000 	.word	0x40021000
 8005348:	00f42400 	.word	0x00f42400
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800534c:	4b0c      	ldr	r3, [pc, #48]	@ (8005380 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005354:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005358:	d101      	bne.n	800535e <HAL_RCCEx_GetPeriphCLKFreq+0xab2>
            frequency = HSI_VALUE;
 800535a:	4b0a      	ldr	r3, [pc, #40]	@ (8005384 <HAL_RCCEx_GetPeriphCLKFreq+0xad8>)
 800535c:	61fb      	str	r3, [r7, #28]
          break;
 800535e:	bf00      	nop
        break;
 8005360:	e008      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005362:	bf00      	nop
 8005364:	e006      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005366:	bf00      	nop
 8005368:	e004      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800536a:	bf00      	nop
 800536c:	e002      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 800536e:	bf00      	nop
 8005370:	e000      	b.n	8005374 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
      break;
 8005372:	bf00      	nop
    }
  }

  return(frequency);
 8005374:	69fb      	ldr	r3, [r7, #28]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3720      	adds	r7, #32
 800537a:	46bd      	mov	sp, r7
 800537c:	bd80      	pop	{r7, pc}
 800537e:	bf00      	nop
 8005380:	40021000 	.word	0x40021000
 8005384:	00f42400 	.word	0x00f42400

08005388 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	6078      	str	r0, [r7, #4]
 8005390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005392:	2300      	movs	r3, #0
 8005394:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005396:	4b75      	ldr	r3, [pc, #468]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005398:	68db      	ldr	r3, [r3, #12]
 800539a:	f003 0303 	and.w	r3, r3, #3
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d018      	beq.n	80053d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80053a2:	4b72      	ldr	r3, [pc, #456]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	f003 0203 	and.w	r2, r3, #3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d10d      	bne.n	80053ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
       ||
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d009      	beq.n	80053ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80053ba:	4b6c      	ldr	r3, [pc, #432]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053bc:	68db      	ldr	r3, [r3, #12]
 80053be:	091b      	lsrs	r3, r3, #4
 80053c0:	f003 0307 	and.w	r3, r3, #7
 80053c4:	1c5a      	adds	r2, r3, #1
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	685b      	ldr	r3, [r3, #4]
       ||
 80053ca:	429a      	cmp	r2, r3
 80053cc:	d047      	beq.n	800545e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	73fb      	strb	r3, [r7, #15]
 80053d2:	e044      	b.n	800545e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2b03      	cmp	r3, #3
 80053da:	d018      	beq.n	800540e <RCCEx_PLLSAI1_Config+0x86>
 80053dc:	2b03      	cmp	r3, #3
 80053de:	d825      	bhi.n	800542c <RCCEx_PLLSAI1_Config+0xa4>
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d002      	beq.n	80053ea <RCCEx_PLLSAI1_Config+0x62>
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d009      	beq.n	80053fc <RCCEx_PLLSAI1_Config+0x74>
 80053e8:	e020      	b.n	800542c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053ea:	4b60      	ldr	r3, [pc, #384]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f003 0302 	and.w	r3, r3, #2
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d11d      	bne.n	8005432 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053fa:	e01a      	b.n	8005432 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053fc:	4b5b      	ldr	r3, [pc, #364]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005404:	2b00      	cmp	r3, #0
 8005406:	d116      	bne.n	8005436 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800540c:	e013      	b.n	8005436 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800540e:	4b57      	ldr	r3, [pc, #348]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005416:	2b00      	cmp	r3, #0
 8005418:	d10f      	bne.n	800543a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800541a:	4b54      	ldr	r3, [pc, #336]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005422:	2b00      	cmp	r3, #0
 8005424:	d109      	bne.n	800543a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800542a:	e006      	b.n	800543a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800542c:	2301      	movs	r3, #1
 800542e:	73fb      	strb	r3, [r7, #15]
      break;
 8005430:	e004      	b.n	800543c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005432:	bf00      	nop
 8005434:	e002      	b.n	800543c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005436:	bf00      	nop
 8005438:	e000      	b.n	800543c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800543a:	bf00      	nop
    }

    if(status == HAL_OK)
 800543c:	7bfb      	ldrb	r3, [r7, #15]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10d      	bne.n	800545e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005442:	4b4a      	ldr	r3, [pc, #296]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005444:	68db      	ldr	r3, [r3, #12]
 8005446:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6819      	ldr	r1, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	685b      	ldr	r3, [r3, #4]
 8005452:	3b01      	subs	r3, #1
 8005454:	011b      	lsls	r3, r3, #4
 8005456:	430b      	orrs	r3, r1
 8005458:	4944      	ldr	r1, [pc, #272]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800545a:	4313      	orrs	r3, r2
 800545c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800545e:	7bfb      	ldrb	r3, [r7, #15]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d17d      	bne.n	8005560 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005464:	4b41      	ldr	r3, [pc, #260]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a40      	ldr	r2, [pc, #256]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800546a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800546e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005470:	f7fc fd14 	bl	8001e9c <HAL_GetTick>
 8005474:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005476:	e009      	b.n	800548c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005478:	f7fc fd10 	bl	8001e9c <HAL_GetTick>
 800547c:	4602      	mov	r2, r0
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	1ad3      	subs	r3, r2, r3
 8005482:	2b02      	cmp	r3, #2
 8005484:	d902      	bls.n	800548c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005486:	2303      	movs	r3, #3
 8005488:	73fb      	strb	r3, [r7, #15]
        break;
 800548a:	e005      	b.n	8005498 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800548c:	4b37      	ldr	r3, [pc, #220]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1ef      	bne.n	8005478 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005498:	7bfb      	ldrb	r3, [r7, #15]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d160      	bne.n	8005560 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d111      	bne.n	80054c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054a4:	4b31      	ldr	r3, [pc, #196]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054a6:	691b      	ldr	r3, [r3, #16]
 80054a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80054ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	6892      	ldr	r2, [r2, #8]
 80054b4:	0211      	lsls	r1, r2, #8
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	68d2      	ldr	r2, [r2, #12]
 80054ba:	0912      	lsrs	r2, r2, #4
 80054bc:	0452      	lsls	r2, r2, #17
 80054be:	430a      	orrs	r2, r1
 80054c0:	492a      	ldr	r1, [pc, #168]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054c2:	4313      	orrs	r3, r2
 80054c4:	610b      	str	r3, [r1, #16]
 80054c6:	e027      	b.n	8005518 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	2b01      	cmp	r3, #1
 80054cc:	d112      	bne.n	80054f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054ce:	4b27      	ldr	r3, [pc, #156]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054d0:	691b      	ldr	r3, [r3, #16]
 80054d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80054d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6892      	ldr	r2, [r2, #8]
 80054de:	0211      	lsls	r1, r2, #8
 80054e0:	687a      	ldr	r2, [r7, #4]
 80054e2:	6912      	ldr	r2, [r2, #16]
 80054e4:	0852      	lsrs	r2, r2, #1
 80054e6:	3a01      	subs	r2, #1
 80054e8:	0552      	lsls	r2, r2, #21
 80054ea:	430a      	orrs	r2, r1
 80054ec:	491f      	ldr	r1, [pc, #124]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	610b      	str	r3, [r1, #16]
 80054f2:	e011      	b.n	8005518 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80054f4:	4b1d      	ldr	r3, [pc, #116]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80054fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6892      	ldr	r2, [r2, #8]
 8005504:	0211      	lsls	r1, r2, #8
 8005506:	687a      	ldr	r2, [r7, #4]
 8005508:	6952      	ldr	r2, [r2, #20]
 800550a:	0852      	lsrs	r2, r2, #1
 800550c:	3a01      	subs	r2, #1
 800550e:	0652      	lsls	r2, r2, #25
 8005510:	430a      	orrs	r2, r1
 8005512:	4916      	ldr	r1, [pc, #88]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005514:	4313      	orrs	r3, r2
 8005516:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005518:	4b14      	ldr	r3, [pc, #80]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	4a13      	ldr	r2, [pc, #76]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800551e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005522:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005524:	f7fc fcba 	bl	8001e9c <HAL_GetTick>
 8005528:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800552a:	e009      	b.n	8005540 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800552c:	f7fc fcb6 	bl	8001e9c <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	2b02      	cmp	r3, #2
 8005538:	d902      	bls.n	8005540 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800553a:	2303      	movs	r3, #3
 800553c:	73fb      	strb	r3, [r7, #15]
          break;
 800553e:	e005      	b.n	800554c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005540:	4b0a      	ldr	r3, [pc, #40]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d0ef      	beq.n	800552c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800554c:	7bfb      	ldrb	r3, [r7, #15]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d106      	bne.n	8005560 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005552:	4b06      	ldr	r3, [pc, #24]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005554:	691a      	ldr	r2, [r3, #16]
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	699b      	ldr	r3, [r3, #24]
 800555a:	4904      	ldr	r1, [pc, #16]	@ (800556c <RCCEx_PLLSAI1_Config+0x1e4>)
 800555c:	4313      	orrs	r3, r2
 800555e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005560:	7bfb      	ldrb	r3, [r7, #15]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
 800556a:	bf00      	nop
 800556c:	40021000 	.word	0x40021000

08005570 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b084      	sub	sp, #16
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
 8005578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800557a:	2300      	movs	r3, #0
 800557c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800557e:	4b6a      	ldr	r3, [pc, #424]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005580:	68db      	ldr	r3, [r3, #12]
 8005582:	f003 0303 	and.w	r3, r3, #3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d018      	beq.n	80055bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800558a:	4b67      	ldr	r3, [pc, #412]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f003 0203 	and.w	r2, r3, #3
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d10d      	bne.n	80055b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
       ||
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80055a2:	4b61      	ldr	r3, [pc, #388]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055a4:	68db      	ldr	r3, [r3, #12]
 80055a6:	091b      	lsrs	r3, r3, #4
 80055a8:	f003 0307 	and.w	r3, r3, #7
 80055ac:	1c5a      	adds	r2, r3, #1
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	685b      	ldr	r3, [r3, #4]
       ||
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d047      	beq.n	8005646 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	73fb      	strb	r3, [r7, #15]
 80055ba:	e044      	b.n	8005646 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	2b03      	cmp	r3, #3
 80055c2:	d018      	beq.n	80055f6 <RCCEx_PLLSAI2_Config+0x86>
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d825      	bhi.n	8005614 <RCCEx_PLLSAI2_Config+0xa4>
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d002      	beq.n	80055d2 <RCCEx_PLLSAI2_Config+0x62>
 80055cc:	2b02      	cmp	r3, #2
 80055ce:	d009      	beq.n	80055e4 <RCCEx_PLLSAI2_Config+0x74>
 80055d0:	e020      	b.n	8005614 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80055d2:	4b55      	ldr	r3, [pc, #340]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f003 0302 	and.w	r3, r3, #2
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d11d      	bne.n	800561a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80055de:	2301      	movs	r3, #1
 80055e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055e2:	e01a      	b.n	800561a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80055e4:	4b50      	ldr	r3, [pc, #320]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d116      	bne.n	800561e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80055f4:	e013      	b.n	800561e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80055f6:	4b4c      	ldr	r3, [pc, #304]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10f      	bne.n	8005622 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005602:	4b49      	ldr	r3, [pc, #292]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d109      	bne.n	8005622 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800560e:	2301      	movs	r3, #1
 8005610:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005612:	e006      	b.n	8005622 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005614:	2301      	movs	r3, #1
 8005616:	73fb      	strb	r3, [r7, #15]
      break;
 8005618:	e004      	b.n	8005624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800561a:	bf00      	nop
 800561c:	e002      	b.n	8005624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800561e:	bf00      	nop
 8005620:	e000      	b.n	8005624 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005622:	bf00      	nop
    }

    if(status == HAL_OK)
 8005624:	7bfb      	ldrb	r3, [r7, #15]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d10d      	bne.n	8005646 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800562a:	4b3f      	ldr	r3, [pc, #252]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6819      	ldr	r1, [r3, #0]
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	3b01      	subs	r3, #1
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	430b      	orrs	r3, r1
 8005640:	4939      	ldr	r1, [pc, #228]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005642:	4313      	orrs	r3, r2
 8005644:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005646:	7bfb      	ldrb	r3, [r7, #15]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d167      	bne.n	800571c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800564c:	4b36      	ldr	r3, [pc, #216]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a35      	ldr	r2, [pc, #212]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005652:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005658:	f7fc fc20 	bl	8001e9c <HAL_GetTick>
 800565c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800565e:	e009      	b.n	8005674 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005660:	f7fc fc1c 	bl	8001e9c <HAL_GetTick>
 8005664:	4602      	mov	r2, r0
 8005666:	68bb      	ldr	r3, [r7, #8]
 8005668:	1ad3      	subs	r3, r2, r3
 800566a:	2b02      	cmp	r3, #2
 800566c:	d902      	bls.n	8005674 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800566e:	2303      	movs	r3, #3
 8005670:	73fb      	strb	r3, [r7, #15]
        break;
 8005672:	e005      	b.n	8005680 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005674:	4b2c      	ldr	r3, [pc, #176]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800567c:	2b00      	cmp	r3, #0
 800567e:	d1ef      	bne.n	8005660 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005680:	7bfb      	ldrb	r3, [r7, #15]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d14a      	bne.n	800571c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	2b00      	cmp	r3, #0
 800568a:	d111      	bne.n	80056b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800568c:	4b26      	ldr	r3, [pc, #152]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 800568e:	695b      	ldr	r3, [r3, #20]
 8005690:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005698:	687a      	ldr	r2, [r7, #4]
 800569a:	6892      	ldr	r2, [r2, #8]
 800569c:	0211      	lsls	r1, r2, #8
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	68d2      	ldr	r2, [r2, #12]
 80056a2:	0912      	lsrs	r2, r2, #4
 80056a4:	0452      	lsls	r2, r2, #17
 80056a6:	430a      	orrs	r2, r1
 80056a8:	491f      	ldr	r1, [pc, #124]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	614b      	str	r3, [r1, #20]
 80056ae:	e011      	b.n	80056d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80056b0:	4b1d      	ldr	r3, [pc, #116]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056b2:	695b      	ldr	r3, [r3, #20]
 80056b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80056b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80056bc:	687a      	ldr	r2, [r7, #4]
 80056be:	6892      	ldr	r2, [r2, #8]
 80056c0:	0211      	lsls	r1, r2, #8
 80056c2:	687a      	ldr	r2, [r7, #4]
 80056c4:	6912      	ldr	r2, [r2, #16]
 80056c6:	0852      	lsrs	r2, r2, #1
 80056c8:	3a01      	subs	r2, #1
 80056ca:	0652      	lsls	r2, r2, #25
 80056cc:	430a      	orrs	r2, r1
 80056ce:	4916      	ldr	r1, [pc, #88]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056d0:	4313      	orrs	r3, r2
 80056d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80056d4:	4b14      	ldr	r3, [pc, #80]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	4a13      	ldr	r2, [pc, #76]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056e0:	f7fc fbdc 	bl	8001e9c <HAL_GetTick>
 80056e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056e6:	e009      	b.n	80056fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80056e8:	f7fc fbd8 	bl	8001e9c <HAL_GetTick>
 80056ec:	4602      	mov	r2, r0
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	1ad3      	subs	r3, r2, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d902      	bls.n	80056fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80056f6:	2303      	movs	r3, #3
 80056f8:	73fb      	strb	r3, [r7, #15]
          break;
 80056fa:	e005      	b.n	8005708 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80056fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005704:	2b00      	cmp	r3, #0
 8005706:	d0ef      	beq.n	80056e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005708:	7bfb      	ldrb	r3, [r7, #15]
 800570a:	2b00      	cmp	r3, #0
 800570c:	d106      	bne.n	800571c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800570e:	4b06      	ldr	r3, [pc, #24]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005710:	695a      	ldr	r2, [r3, #20]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	4904      	ldr	r1, [pc, #16]	@ (8005728 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005718:	4313      	orrs	r3, r2
 800571a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800571c:	7bfb      	ldrb	r3, [r7, #15]
}
 800571e:	4618      	mov	r0, r3
 8005720:	3710      	adds	r7, #16
 8005722:	46bd      	mov	sp, r7
 8005724:	bd80      	pop	{r7, pc}
 8005726:	bf00      	nop
 8005728:	40021000 	.word	0x40021000

0800572c <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 800572c:	b480      	push	{r7}
 800572e:	b089      	sub	sp, #36	@ 0x24
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 8005736:	2300      	movs	r3, #0
 8005738:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 800573a:	2300      	movs	r3, #0
 800573c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 800573e:	2300      	movs	r3, #0
 8005740:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005748:	d10c      	bne.n	8005764 <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 800574a:	4b6e      	ldr	r3, [pc, #440]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800574c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005750:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005754:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 8005756:	69bb      	ldr	r3, [r7, #24]
 8005758:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800575c:	d112      	bne.n	8005784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 800575e:	4b6a      	ldr	r3, [pc, #424]	@ (8005908 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005760:	61fb      	str	r3, [r7, #28]
 8005762:	e00f      	b.n	8005784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800576a:	d10b      	bne.n	8005784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 800576c:	4b65      	ldr	r3, [pc, #404]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800576e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005772:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005776:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8005778:	69bb      	ldr	r3, [r7, #24]
 800577a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800577e:	d101      	bne.n	8005784 <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8005780:	4b61      	ldr	r3, [pc, #388]	@ (8005908 <RCCEx_GetSAIxPeriphCLKFreq+0x1dc>)
 8005782:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	2b00      	cmp	r3, #0
 8005788:	f040 80b4 	bne.w	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
  {
    pllvco = InputFrequency;
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005796:	d003      	beq.n	80057a0 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800579e:	d135      	bne.n	800580c <RCCEx_GetSAIxPeriphCLKFreq+0xe0>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80057a0:	4b58      	ldr	r3, [pc, #352]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80057ac:	f040 80a1 	bne.w	80058f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
 80057b0:	4b54      	ldr	r3, [pc, #336]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 809a 	beq.w	80058f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80057be:	4b51      	ldr	r3, [pc, #324]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057c0:	68db      	ldr	r3, [r3, #12]
 80057c2:	091b      	lsrs	r3, r3, #4
 80057c4:	f003 0307 	and.w	r3, r3, #7
 80057c8:	3301      	adds	r3, #1
 80057ca:	693a      	ldr	r2, [r7, #16]
 80057cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d0:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80057d2:	4b4c      	ldr	r3, [pc, #304]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	0a1b      	lsrs	r3, r3, #8
 80057d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80057dc:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d10a      	bne.n	80057fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 80057e4:	4b47      	ldr	r3, [pc, #284]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80057e6:	68db      	ldr	r3, [r3, #12]
 80057e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d002      	beq.n	80057f6 <RCCEx_GetSAIxPeriphCLKFreq+0xca>
          {
            pllp = 17U;
 80057f0:	2311      	movs	r3, #17
 80057f2:	617b      	str	r3, [r7, #20]
 80057f4:	e001      	b.n	80057fa <RCCEx_GetSAIxPeriphCLKFreq+0xce>
          }
          else
          {
            pllp = 7U;
 80057f6:	2307      	movs	r3, #7
 80057f8:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80057fa:	693b      	ldr	r3, [r7, #16]
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	fb03 f202 	mul.w	r2, r3, r2
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	fbb2 f3f3 	udiv	r3, r2, r3
 8005808:	61fb      	str	r3, [r7, #28]
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 800580a:	e072      	b.n	80058f2 <RCCEx_GetSAIxPeriphCLKFreq+0x1c6>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 800580c:	69bb      	ldr	r3, [r7, #24]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d133      	bne.n	800587a <RCCEx_GetSAIxPeriphCLKFreq+0x14e>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY) && (__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U))
 8005812:	4b3c      	ldr	r3, [pc, #240]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800581a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800581e:	d169      	bne.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005820:	4b38      	ldr	r3, [pc, #224]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005828:	2b00      	cmp	r3, #0
 800582a:	d063      	beq.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800582c:	4b35      	ldr	r3, [pc, #212]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800582e:	68db      	ldr	r3, [r3, #12]
 8005830:	091b      	lsrs	r3, r3, #4
 8005832:	f003 0307 	and.w	r3, r3, #7
 8005836:	3301      	adds	r3, #1
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	fbb2 f3f3 	udiv	r3, r2, r3
 800583e:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8005840:	4b30      	ldr	r3, [pc, #192]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005842:	691b      	ldr	r3, [r3, #16]
 8005844:	0a1b      	lsrs	r3, r3, #8
 8005846:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800584a:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 800584c:	697b      	ldr	r3, [r7, #20]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d10a      	bne.n	8005868 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 8005852:	4b2c      	ldr	r3, [pc, #176]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <RCCEx_GetSAIxPeriphCLKFreq+0x138>
          {
            pllp = 17U;
 800585e:	2311      	movs	r3, #17
 8005860:	617b      	str	r3, [r7, #20]
 8005862:	e001      	b.n	8005868 <RCCEx_GetSAIxPeriphCLKFreq+0x13c>
          }
          else
          {
            pllp = 7U;
 8005864:	2307      	movs	r3, #7
 8005866:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	fb03 f202 	mul.w	r2, r3, r2
 8005870:	697b      	ldr	r3, [r7, #20]
 8005872:	fbb2 f3f3 	udiv	r3, r2, r3
 8005876:	61fb      	str	r3, [r7, #28]
 8005878:	e03c      	b.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 800587a:	69bb      	ldr	r3, [r7, #24]
 800587c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005880:	d003      	beq.n	800588a <RCCEx_GetSAIxPeriphCLKFreq+0x15e>
 8005882:	69bb      	ldr	r3, [r7, #24]
 8005884:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005888:	d134      	bne.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
    {
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI2RDY) && (__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U))
 800588a:	4b1e      	ldr	r3, [pc, #120]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005892:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005896:	d12d      	bne.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
 8005898:	4b1a      	ldr	r3, [pc, #104]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 800589a:	695b      	ldr	r3, [r3, #20]
 800589c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d027      	beq.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80058a4:	4b17      	ldr	r3, [pc, #92]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058a6:	68db      	ldr	r3, [r3, #12]
 80058a8:	091b      	lsrs	r3, r3, #4
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	3301      	adds	r3, #1
 80058b0:	693a      	ldr	r2, [r7, #16]
 80058b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80058b6:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 80058b8:	4b12      	ldr	r3, [pc, #72]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	0a1b      	lsrs	r3, r3, #8
 80058be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80058c2:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10a      	bne.n	80058e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 80058ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005904 <RCCEx_GetSAIxPeriphCLKFreq+0x1d8>)
 80058cc:	695b      	ldr	r3, [r3, #20]
 80058ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d002      	beq.n	80058dc <RCCEx_GetSAIxPeriphCLKFreq+0x1b0>
          {
            pllp = 17U;
 80058d6:	2311      	movs	r3, #17
 80058d8:	617b      	str	r3, [r7, #20]
 80058da:	e001      	b.n	80058e0 <RCCEx_GetSAIxPeriphCLKFreq+0x1b4>
          }
          else
          {
            pllp = 7U;
 80058dc:	2307      	movs	r3, #7
 80058de:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	fb03 f202 	mul.w	r2, r3, r2
 80058e8:	697b      	ldr	r3, [r7, #20]
 80058ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ee:	61fb      	str	r3, [r7, #28]
 80058f0:	e000      	b.n	80058f4 <RCCEx_GetSAIxPeriphCLKFreq+0x1c8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY) && (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U))
 80058f2:	bf00      	nop
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 80058f4:	69fb      	ldr	r3, [r7, #28]
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3724      	adds	r7, #36	@ 0x24
 80058fa:	46bd      	mov	sp, r7
 80058fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005900:	4770      	bx	lr
 8005902:	bf00      	nop
 8005904:	40021000 	.word	0x40021000
 8005908:	001fff68 	.word	0x001fff68

0800590c <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800590c:	b580      	push	{r7, lr}
 800590e:	b086      	sub	sp, #24
 8005910:	af00      	add	r7, sp, #0
 8005912:	60f8      	str	r0, [r7, #12]
 8005914:	60b9      	str	r1, [r7, #8]
 8005916:	607a      	str	r2, [r7, #4]
 8005918:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	2b02      	cmp	r3, #2
 800591e:	d904      	bls.n	800592a <HAL_SAI_InitProtocol+0x1e>
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	3b03      	subs	r3, #3
 8005924:	2b01      	cmp	r3, #1
 8005926:	d812      	bhi.n	800594e <HAL_SAI_InitProtocol+0x42>
 8005928:	e008      	b.n	800593c <HAL_SAI_InitProtocol+0x30>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	68b9      	ldr	r1, [r7, #8]
 8005930:	68f8      	ldr	r0, [r7, #12]
 8005932:	f000 faeb 	bl	8005f0c <SAI_InitI2S>
 8005936:	4603      	mov	r3, r0
 8005938:	75fb      	strb	r3, [r7, #23]
      break;
 800593a:	e00b      	b.n	8005954 <HAL_SAI_InitProtocol+0x48>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	68b9      	ldr	r1, [r7, #8]
 8005942:	68f8      	ldr	r0, [r7, #12]
 8005944:	f000 fb94 	bl	8006070 <SAI_InitPCM>
 8005948:	4603      	mov	r3, r0
 800594a:	75fb      	strb	r3, [r7, #23]
      break;
 800594c:	e002      	b.n	8005954 <HAL_SAI_InitProtocol+0x48>
    default :
      status = HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	75fb      	strb	r3, [r7, #23]
      break;
 8005952:	bf00      	nop
  }

  if (status == HAL_OK)
 8005954:	7dfb      	ldrb	r3, [r7, #23]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d104      	bne.n	8005964 <HAL_SAI_InitProtocol+0x58>
  {
    status = HAL_SAI_Init(hsai);
 800595a:	68f8      	ldr	r0, [r7, #12]
 800595c:	f000 f808 	bl	8005970 <HAL_SAI_Init>
 8005960:	4603      	mov	r3, r0
 8005962:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005964:	7dfb      	ldrb	r3, [r7, #23]
}
 8005966:	4618      	mov	r0, r3
 8005968:	3718      	adds	r7, #24
 800596a:	46bd      	mov	sp, r7
 800596c:	bd80      	pop	{r7, pc}
	...

08005970 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b088      	sub	sp, #32
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
#endif /* SAI2 */
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 800597e:	2301      	movs	r3, #1
 8005980:	e155      	b.n	8005c2e <HAL_SAI_Init+0x2be>
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d106      	bne.n	800599c <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f7fb fb18 	bl	8000fcc <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 fc21 	bl	80061e4 <SAI_Disable>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e140      	b.n	8005c2e <HAL_SAI_Init+0x2be>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2202      	movs	r2, #2
 80059b0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
#if defined(SAI2)
  switch (hsai->Init.SynchroExt)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	2b02      	cmp	r3, #2
 80059ba:	d00c      	beq.n	80059d6 <HAL_SAI_Init+0x66>
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d80d      	bhi.n	80059dc <HAL_SAI_Init+0x6c>
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d002      	beq.n	80059ca <HAL_SAI_Init+0x5a>
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d003      	beq.n	80059d0 <HAL_SAI_Init+0x60>
 80059c8:	e008      	b.n	80059dc <HAL_SAI_Init+0x6c>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80059ca:	2300      	movs	r3, #0
 80059cc:	61fb      	str	r3, [r7, #28]
      break;
 80059ce:	e008      	b.n	80059e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80059d0:	2310      	movs	r3, #16
 80059d2:	61fb      	str	r3, [r7, #28]
      break;
 80059d4:	e005      	b.n	80059e2 <HAL_SAI_Init+0x72>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80059d6:	2320      	movs	r3, #32
 80059d8:	61fb      	str	r3, [r7, #28]
      break;
 80059da:	e002      	b.n	80059e2 <HAL_SAI_Init+0x72>
    default :
      tmpregisterGCR = 0;
 80059dc:	2300      	movs	r3, #0
 80059de:	61fb      	str	r3, [r7, #28]
      break;
 80059e0:	bf00      	nop
  }
#endif /* SAI2 */

  switch (hsai->Init.Synchro)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	2b03      	cmp	r3, #3
 80059e8:	d81d      	bhi.n	8005a26 <HAL_SAI_Init+0xb6>
 80059ea:	a201      	add	r2, pc, #4	@ (adr r2, 80059f0 <HAL_SAI_Init+0x80>)
 80059ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059f0:	08005a01 	.word	0x08005a01
 80059f4:	08005a07 	.word	0x08005a07
 80059f8:	08005a0f 	.word	0x08005a0f
 80059fc:	08005a17 	.word	0x08005a17
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8005a00:	2300      	movs	r3, #0
 8005a02:	617b      	str	r3, [r7, #20]
      break;
 8005a04:	e012      	b.n	8005a2c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8005a06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a0a:	617b      	str	r3, [r7, #20]
      break;
 8005a0c:	e00e      	b.n	8005a2c <HAL_SAI_Init+0xbc>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005a0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a12:	617b      	str	r3, [r7, #20]
      break;
 8005a14:	e00a      	b.n	8005a2c <HAL_SAI_Init+0xbc>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8005a16:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005a1a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 8005a1c:	69fb      	ldr	r3, [r7, #28]
 8005a1e:	f043 0301 	orr.w	r3, r3, #1
 8005a22:	61fb      	str	r3, [r7, #28]
      break;
 8005a24:	e002      	b.n	8005a2c <HAL_SAI_Init+0xbc>
#endif /* SAI2 */
    default :
      syncen_bits = 0;
 8005a26:	2300      	movs	r3, #0
 8005a28:	617b      	str	r3, [r7, #20]
      break;
 8005a2a:	bf00      	nop
  }

#if defined(SAI2)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	4a81      	ldr	r2, [pc, #516]	@ (8005c38 <HAL_SAI_Init+0x2c8>)
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d004      	beq.n	8005a40 <HAL_SAI_Init+0xd0>
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a80      	ldr	r2, [pc, #512]	@ (8005c3c <HAL_SAI_Init+0x2cc>)
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d103      	bne.n	8005a48 <HAL_SAI_Init+0xd8>
  {
    SAI1->GCR = tmpregisterGCR;
 8005a40:	4a7f      	ldr	r2, [pc, #508]	@ (8005c40 <HAL_SAI_Init+0x2d0>)
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	6013      	str	r3, [r2, #0]
 8005a46:	e002      	b.n	8005a4e <HAL_SAI_Init+0xde>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8005a48:	4a7e      	ldr	r2, [pc, #504]	@ (8005c44 <HAL_SAI_Init+0x2d4>)
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	6013      	str	r3, [r2, #0]
  }
#else
  SAI1->GCR = 0;
#endif /* SAI2 */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	69db      	ldr	r3, [r3, #28]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d041      	beq.n	8005ada <HAL_SAI_Init+0x16a>
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx) || \
    defined(STM32L4P5xx) || defined(STM32L4Q5xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	4a77      	ldr	r2, [pc, #476]	@ (8005c38 <HAL_SAI_Init+0x2c8>)
 8005a5c:	4293      	cmp	r3, r2
 8005a5e:	d004      	beq.n	8005a6a <HAL_SAI_Init+0xfa>
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	4a75      	ldr	r2, [pc, #468]	@ (8005c3c <HAL_SAI_Init+0x2cc>)
 8005a66:	4293      	cmp	r3, r2
 8005a68:	d105      	bne.n	8005a76 <HAL_SAI_Init+0x106>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8005a6a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8005a6e:	f7fe ff1d 	bl	80048ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005a72:	6138      	str	r0, [r7, #16]
 8005a74:	e004      	b.n	8005a80 <HAL_SAI_Init+0x110>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8005a76:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8005a7a:	f7fe ff17 	bl	80048ac <HAL_RCCEx_GetPeriphCLKFreq>
 8005a7e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8005a80:	693a      	ldr	r2, [r7, #16]
 8005a82:	4613      	mov	r3, r2
 8005a84:	009b      	lsls	r3, r3, #2
 8005a86:	4413      	add	r3, r2
 8005a88:	005b      	lsls	r3, r3, #1
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	69db      	ldr	r3, [r3, #28]
 8005a90:	025b      	lsls	r3, r3, #9
 8005a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a96:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	4a6b      	ldr	r2, [pc, #428]	@ (8005c48 <HAL_SAI_Init+0x2d8>)
 8005a9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa0:	08da      	lsrs	r2, r3, #3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 8005aa6:	68f9      	ldr	r1, [r7, #12]
 8005aa8:	4b67      	ldr	r3, [pc, #412]	@ (8005c48 <HAL_SAI_Init+0x2d8>)
 8005aaa:	fba3 2301 	umull	r2, r3, r3, r1
 8005aae:	08da      	lsrs	r2, r3, #3
 8005ab0:	4613      	mov	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4413      	add	r3, r2
 8005ab6:	005b      	lsls	r3, r3, #1
 8005ab8:	1aca      	subs	r2, r1, r3
 8005aba:	2a08      	cmp	r2, #8
 8005abc:	d904      	bls.n	8005ac8 <HAL_SAI_Init+0x158>
    {
      hsai->Init.Mckdiv += 1U;
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6a1b      	ldr	r3, [r3, #32]
 8005ac2:	1c5a      	adds	r2, r3, #1
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	621a      	str	r2, [r3, #32]
    }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
    /* STM32L4P5xx || STM32L4Q5xx */

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005acc:	2b04      	cmp	r3, #4
 8005ace:	d104      	bne.n	8005ada <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a1b      	ldr	r3, [r3, #32]
 8005ad4:	085a      	lsrs	r2, r3, #1
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	685b      	ldr	r3, [r3, #4]
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d003      	beq.n	8005aea <HAL_SAI_Init+0x17a>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	2b02      	cmp	r3, #2
 8005ae8:	d109      	bne.n	8005afe <HAL_SAI_Init+0x18e>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d101      	bne.n	8005af6 <HAL_SAI_Init+0x186>
 8005af2:	2300      	movs	r3, #0
 8005af4:	e001      	b.n	8005afa <HAL_SAI_Init+0x18a>
 8005af6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005afa:	61bb      	str	r3, [r7, #24]
 8005afc:	e008      	b.n	8005b10 <HAL_SAI_Init+0x1a0>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b02:	2b01      	cmp	r3, #1
 8005b04:	d102      	bne.n	8005b0c <HAL_SAI_Init+0x19c>
 8005b06:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005b0a:	e000      	b.n	8005b0e <HAL_SAI_Init+0x19e>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	6819      	ldr	r1, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681a      	ldr	r2, [r3, #0]
 8005b1a:	4b4c      	ldr	r3, [pc, #304]	@ (8005c4c <HAL_SAI_Init+0x2dc>)
 8005b1c:	400b      	ands	r3, r1
 8005b1e:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	6819      	ldr	r1, [r3, #0]
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	685a      	ldr	r2, [r3, #4]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2e:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b34:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	431a      	orrs	r2, r3
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 8005b40:	697b      	ldr	r3, [r7, #20]
 8005b42:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                             \
 8005b48:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	691b      	ldr	r3, [r3, #16]
 8005b4e:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8005b54:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6a1b      	ldr	r3, [r3, #32]
 8005b5a:	051b      	lsls	r3, r3, #20
 8005b5c:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	687a      	ldr	r2, [r7, #4]
 8005b6e:	6812      	ldr	r2, [r2, #0]
 8005b70:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8005b74:	f023 030f 	bic.w	r3, r3, #15
 8005b78:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6859      	ldr	r1, [r3, #4]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	699a      	ldr	r2, [r3, #24]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8e:	431a      	orrs	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	430a      	orrs	r2, r1
 8005b96:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	6899      	ldr	r1, [r3, #8]
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	4b2b      	ldr	r3, [pc, #172]	@ (8005c50 <HAL_SAI_Init+0x2e0>)
 8005ba4:	400b      	ands	r3, r1
 8005ba6:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6899      	ldr	r1, [r3, #8]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bb2:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005bb8:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 8005bbe:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 8005bc4:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8005bce:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	430a      	orrs	r2, r1
 8005bd6:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	68d9      	ldr	r1, [r3, #12]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	f24f 0320 	movw	r3, #61472	@ 0xf020
 8005be6:	400b      	ands	r3, r1
 8005be8:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	68d9      	ldr	r1, [r3, #12]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bf8:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bfe:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005c00:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c06:	3b01      	subs	r3, #1
 8005c08:	021b      	lsls	r3, r3, #8
 8005c0a:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	430a      	orrs	r2, r1
 8005c12:	60da      	str	r2, [r3, #12]
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx || */
  /* STM32L4P5xx || STM32L4Q5xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2201      	movs	r2, #1
 8005c20:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 8005c2c:	2300      	movs	r3, #0
}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3720      	adds	r7, #32
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	40015404 	.word	0x40015404
 8005c3c:	40015424 	.word	0x40015424
 8005c40:	40015400 	.word	0x40015400
 8005c44:	40015800 	.word	0x40015800
 8005c48:	cccccccd 	.word	0xcccccccd
 8005c4c:	ff05c010 	.word	0xff05c010
 8005c50:	fff88000 	.word	0xfff88000

08005c54 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005c54:	b580      	push	{r7, lr}
 8005c56:	b086      	sub	sp, #24
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	4613      	mov	r3, r2
 8005c60:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 8005c62:	f7fc f91b 	bl	8001e9c <HAL_GetTick>
 8005c66:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d002      	beq.n	8005c74 <HAL_SAI_Transmit_DMA+0x20>
 8005c6e:	88fb      	ldrh	r3, [r7, #6]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d101      	bne.n	8005c78 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	e093      	b.n	8005da0 <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005c7e:	b2db      	uxtb	r3, r3
 8005c80:	2b01      	cmp	r3, #1
 8005c82:	f040 808c 	bne.w	8005d9e <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005c8c:	2b01      	cmp	r3, #1
 8005c8e:	d101      	bne.n	8005c94 <HAL_SAI_Transmit_DMA+0x40>
 8005c90:	2302      	movs	r3, #2
 8005c92:	e085      	b.n	8005da0 <HAL_SAI_Transmit_DMA+0x14c>
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	2201      	movs	r2, #1
 8005c98:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	68ba      	ldr	r2, [r7, #8]
 8005ca0:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	88fa      	ldrh	r2, [r7, #6]
 8005ca6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	88fa      	ldrh	r2, [r7, #6]
 8005cae:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	2200      	movs	r2, #0
 8005cb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2212      	movs	r2, #18
 8005cbe:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cc6:	4a38      	ldr	r2, [pc, #224]	@ (8005da8 <HAL_SAI_Transmit_DMA+0x154>)
 8005cc8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cce:	4a37      	ldr	r2, [pc, #220]	@ (8005dac <HAL_SAI_Transmit_DMA+0x158>)
 8005cd0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cd6:	4a36      	ldr	r2, [pc, #216]	@ (8005db0 <HAL_SAI_Transmit_DMA+0x15c>)
 8005cd8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cde:	2200      	movs	r2, #0
 8005ce0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005cea:	4619      	mov	r1, r3
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	331c      	adds	r3, #28
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005cfa:	f7fc fa99 	bl	8002230 <HAL_DMA_Start_IT>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d005      	beq.n	8005d10 <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	2200      	movs	r2, #0
 8005d08:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005d0c:	2301      	movs	r3, #1
 8005d0e:	e047      	b.n	8005da0 <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005d10:	2100      	movs	r1, #0
 8005d12:	68f8      	ldr	r0, [r7, #12]
 8005d14:	f000 fa2e 	bl	8006174 <SAI_InterruptFlag>
 8005d18:	4601      	mov	r1, r0
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	691a      	ldr	r2, [r3, #16]
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	430a      	orrs	r2, r1
 8005d26:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005d36:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005d38:	e015      	b.n	8005d66 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 8005d3a:	f7fc f8af 	bl	8001e9c <HAL_GetTick>
 8005d3e:	4602      	mov	r2, r0
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	1ad3      	subs	r3, r2, r3
 8005d44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005d48:	d90d      	bls.n	8005d66 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e01c      	b.n	8005da0 <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	695b      	ldr	r3, [r3, #20]
 8005d6c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d0e2      	beq.n	8005d3a <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d107      	bne.n	8005d92 <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005d90:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	e000      	b.n	8005da0 <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 8005d9e:	2302      	movs	r3, #2
  }
}
 8005da0:	4618      	mov	r0, r3
 8005da2:	3718      	adds	r7, #24
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bd80      	pop	{r7, pc}
 8005da8:	080062b7 	.word	0x080062b7
 8005dac:	08006259 	.word	0x08006259
 8005db0:	0800634d 	.word	0x0800634d

08005db4 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b084      	sub	sp, #16
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0U))
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d002      	beq.n	8005dce <HAL_SAI_Receive_DMA+0x1a>
 8005dc8:	88fb      	ldrh	r3, [r7, #6]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d101      	bne.n	8005dd2 <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e074      	b.n	8005ebc <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d16d      	bne.n	8005eba <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d101      	bne.n	8005dec <HAL_SAI_Receive_DMA+0x38>
 8005de8:	2302      	movs	r3, #2
 8005dea:	e067      	b.n	8005ebc <HAL_SAI_Receive_DMA+0x108>
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68ba      	ldr	r2, [r7, #8]
 8005df8:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	88fa      	ldrh	r2, [r7, #6]
 8005dfe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	88fa      	ldrh	r2, [r7, #6]
 8005e06:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	2222      	movs	r2, #34	@ 0x22
 8005e16:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e1e:	4a29      	ldr	r2, [pc, #164]	@ (8005ec4 <HAL_SAI_Receive_DMA+0x110>)
 8005e20:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e26:	4a28      	ldr	r2, [pc, #160]	@ (8005ec8 <HAL_SAI_Receive_DMA+0x114>)
 8005e28:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2e:	4a27      	ldr	r2, [pc, #156]	@ (8005ecc <HAL_SAI_Receive_DMA+0x118>)
 8005e30:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e36:	2200      	movs	r2, #0
 8005e38:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	331c      	adds	r3, #28
 8005e44:	4619      	mov	r1, r3
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005e4a:	461a      	mov	r2, r3
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005e52:	f7fc f9ed 	bl	8002230 <HAL_DMA_Start_IT>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d005      	beq.n	8005e68 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e029      	b.n	8005ebc <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8005e68:	2100      	movs	r1, #0
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 f982 	bl	8006174 <SAI_InterruptFlag>
 8005e70:	4601      	mov	r1, r0
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	691a      	ldr	r2, [r3, #16]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	430a      	orrs	r2, r1
 8005e7e:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8005e8e:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d107      	bne.n	8005eae <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005eac:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
 8005eb8:	e000      	b.n	8005ebc <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 8005eba:	2302      	movs	r3, #2
  }
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	3710      	adds	r7, #16
 8005ec0:	46bd      	mov	sp, r7
 8005ec2:	bd80      	pop	{r7, pc}
 8005ec4:	08006331 	.word	0x08006331
 8005ec8:	080062d3 	.word	0x080062d3
 8005ecc:	0800634d 	.word	0x0800634d

08005ed0 <HAL_SAI_TxCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxCpltCallback could be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_SAI_TxHalfCpltCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_TxHalfCpltCallback could be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_SAI_ErrorCallback>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
__weak void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  UNUSED(hsai);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SAI_ErrorCallback could be implemented in the user file
   */
}
 8005f00:	bf00      	nop
 8005f02:	370c      	adds	r7, #12
 8005f04:	46bd      	mov	sp, r7
 8005f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0a:	4770      	bx	lr

08005f0c <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *         the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8005f0c:	b480      	push	{r7}
 8005f0e:	b087      	sub	sp, #28
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
 8005f18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005f1a:	2300      	movs	r3, #0
 8005f1c:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2200      	movs	r2, #0
 8005f22:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2200      	movs	r2, #0
 8005f28:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d003      	beq.n	8005f3a <SAI_InitI2S+0x2e>
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	685b      	ldr	r3, [r3, #4]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	d103      	bne.n	8005f42 <SAI_InitI2S+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005f40:	e002      	b.n	8005f48 <SAI_InitI2S+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	2201      	movs	r2, #1
 8005f46:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005f4e:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005f56:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	683a      	ldr	r2, [r7, #0]
 8005f62:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1U) != 0U)
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	f003 0301 	and.w	r3, r3, #1
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d001      	beq.n	8005f72 <SAI_InitI2S+0x66>
  {
    return HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	e077      	b.n	8006062 <SAI_InitI2S+0x156>
  }

  if (protocol == SAI_I2S_STANDARD)
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d107      	bne.n	8005f88 <SAI_InitI2S+0x7c>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8005f84:	651a      	str	r2, [r3, #80]	@ 0x50
 8005f86:	e006      	b.n	8005f96 <SAI_InitI2S+0x8a>
  }
  else
  {
     /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005f8e:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2200      	movs	r2, #0
 8005f94:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b03      	cmp	r3, #3
 8005f9a:	d84f      	bhi.n	800603c <SAI_InitI2S+0x130>
 8005f9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005fa4 <SAI_InitI2S+0x98>)
 8005f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fa2:	bf00      	nop
 8005fa4:	08005fb5 	.word	0x08005fb5
 8005fa8:	08005fd7 	.word	0x08005fd7
 8005fac:	08005ff9 	.word	0x08005ff9
 8005fb0:	0800601b 	.word	0x0800601b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2280      	movs	r2, #128	@ 0x80
 8005fb8:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * (nbslot / 2U);
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	085b      	lsrs	r3, r3, #1
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16U * (nbslot / 2U);
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	085b      	lsrs	r3, r3, #1
 8005fc8:	011a      	lsls	r2, r3, #4
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	2240      	movs	r2, #64	@ 0x40
 8005fd2:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005fd4:	e035      	b.n	8006042 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	2280      	movs	r2, #128	@ 0x80
 8005fda:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	085b      	lsrs	r3, r3, #1
 8005fe0:	019a      	lsls	r2, r3, #6
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	085b      	lsrs	r3, r3, #1
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	2280      	movs	r2, #128	@ 0x80
 8005ff4:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8005ff6:	e024      	b.n	8006042 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	22c0      	movs	r2, #192	@ 0xc0
 8005ffc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8005ffe:	683b      	ldr	r3, [r7, #0]
 8006000:	085b      	lsrs	r3, r3, #1
 8006002:	019a      	lsls	r2, r3, #6
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	085b      	lsrs	r3, r3, #1
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	2280      	movs	r2, #128	@ 0x80
 8006016:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006018:	e013      	b.n	8006042 <SAI_InitI2S+0x136>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	22e0      	movs	r2, #224	@ 0xe0
 800601e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64U * (nbslot / 2U);
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	085b      	lsrs	r3, r3, #1
 8006024:	019a      	lsls	r2, r3, #6
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32U * (nbslot / 2U);
 800602a:	683b      	ldr	r3, [r7, #0]
 800602c:	085b      	lsrs	r3, r3, #1
 800602e:	015a      	lsls	r2, r3, #5
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	2280      	movs	r2, #128	@ 0x80
 8006038:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800603a:	e002      	b.n	8006042 <SAI_InitI2S+0x136>
    default :
      status = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	75fb      	strb	r3, [r7, #23]
      break;
 8006040:	bf00      	nop
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	2b02      	cmp	r3, #2
 8006046:	d10b      	bne.n	8006060 <SAI_InitI2S+0x154>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	2b01      	cmp	r3, #1
 800604c:	d102      	bne.n	8006054 <SAI_InitI2S+0x148>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2210      	movs	r2, #16
 8006052:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2b02      	cmp	r3, #2
 8006058:	d102      	bne.n	8006060 <SAI_InitI2S+0x154>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2208      	movs	r2, #8
 800605e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return status;
 8006060:	7dfb      	ldrb	r3, [r7, #23]
}
 8006062:	4618      	mov	r0, r3
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop

08006070 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 8006070:	b480      	push	{r7}
 8006072:	b087      	sub	sp, #28
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
 800607c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	75fb      	strb	r3, [r7, #23]

  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 8006082:	68fb      	ldr	r3, [r7, #12]
 8006084:	2200      	movs	r2, #0
 8006086:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	2200      	movs	r2, #0
 800608c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d003      	beq.n	800609e <SAI_InitPCM+0x2e>
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	2b02      	cmp	r3, #2
 800609c:	d103      	bne.n	80060a6 <SAI_InitPCM+0x36>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	2201      	movs	r2, #1
 80060a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80060a4:	e002      	b.n	80060ac <SAI_InitPCM+0x3c>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2200      	movs	r2, #0
 80060aa:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2200      	movs	r2, #0
 80060b0:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80060b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80060c0:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2200      	movs	r2, #0
 80060c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	683a      	ldr	r2, [r7, #0]
 80060cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80060d4:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	2b04      	cmp	r3, #4
 80060da:	d103      	bne.n	80060e4 <SAI_InitPCM+0x74>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2201      	movs	r2, #1
 80060e0:	645a      	str	r2, [r3, #68]	@ 0x44
 80060e2:	e002      	b.n	80060ea <SAI_InitPCM+0x7a>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	220d      	movs	r2, #13
 80060e8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2b03      	cmp	r3, #3
 80060ee:	d837      	bhi.n	8006160 <SAI_InitPCM+0xf0>
 80060f0:	a201      	add	r2, pc, #4	@ (adr r2, 80060f8 <SAI_InitPCM+0x88>)
 80060f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f6:	bf00      	nop
 80060f8:	08006109 	.word	0x08006109
 80060fc:	0800611f 	.word	0x0800611f
 8006100:	08006135 	.word	0x08006135
 8006104:	0800614b 	.word	0x0800614b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2280      	movs	r2, #128	@ 0x80
 800610c:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16U * nbslot;
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	011a      	lsls	r2, r3, #4
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2240      	movs	r2, #64	@ 0x40
 800611a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800611c:	e023      	b.n	8006166 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2280      	movs	r2, #128	@ 0x80
 8006122:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	015a      	lsls	r2, r3, #5
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2280      	movs	r2, #128	@ 0x80
 8006130:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006132:	e018      	b.n	8006166 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	22c0      	movs	r2, #192	@ 0xc0
 8006138:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2280      	movs	r2, #128	@ 0x80
 8006146:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 8006148:	e00d      	b.n	8006166 <SAI_InitPCM+0xf6>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	22e0      	movs	r2, #224	@ 0xe0
 800614e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32U * nbslot;
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	015a      	lsls	r2, r3, #5
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2280      	movs	r2, #128	@ 0x80
 800615c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800615e:	e002      	b.n	8006166 <SAI_InitPCM+0xf6>
    default :
      status = HAL_ERROR;
 8006160:	2301      	movs	r3, #1
 8006162:	75fb      	strb	r3, [r7, #23]
      break;
 8006164:	bf00      	nop
  }

  return status;
 8006166:	7dfb      	ldrb	r3, [r7, #23]
}
 8006168:	4618      	mov	r0, r3
 800616a:	371c      	adds	r7, #28
 800616c:	46bd      	mov	sp, r7
 800616e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006172:	4770      	bx	lr

08006174 <SAI_InterruptFlag>:
  *              the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
  */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, SAI_ModeTypedef mode)
{
 8006174:	b480      	push	{r7}
 8006176:	b085      	sub	sp, #20
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
 800617c:	460b      	mov	r3, r1
 800617e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 8006180:	2301      	movs	r3, #1
 8006182:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 8006184:	78fb      	ldrb	r3, [r7, #3]
 8006186:	2b01      	cmp	r3, #1
 8006188:	d103      	bne.n	8006192 <SAI_InterruptFlag+0x1e>
  {
    tmpIT |= SAI_IT_FREQ;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f043 0308 	orr.w	r3, r3, #8
 8006190:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006196:	2b08      	cmp	r3, #8
 8006198:	d10b      	bne.n	80061b2 <SAI_InterruptFlag+0x3e>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800619e:	2b03      	cmp	r3, #3
 80061a0:	d003      	beq.n	80061aa <SAI_InterruptFlag+0x36>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	d103      	bne.n	80061b2 <SAI_InterruptFlag+0x3e>
  {
    tmpIT |= SAI_IT_CNRDY;
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f043 0310 	orr.w	r3, r3, #16
 80061b0:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	685b      	ldr	r3, [r3, #4]
 80061b6:	2b03      	cmp	r3, #3
 80061b8:	d003      	beq.n	80061c2 <SAI_InterruptFlag+0x4e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	2b02      	cmp	r3, #2
 80061c0:	d104      	bne.n	80061cc <SAI_InterruptFlag+0x58>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80061c8:	60fb      	str	r3, [r7, #12]
 80061ca:	e003      	b.n	80061d4 <SAI_InterruptFlag+0x60>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	f043 0304 	orr.w	r3, r3, #4
 80061d2:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 80061d4:	68fb      	ldr	r3, [r7, #12]
}
 80061d6:	4618      	mov	r0, r3
 80061d8:	3714      	adds	r7, #20
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr
	...

080061e4 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 80061ec:	4b18      	ldr	r3, [pc, #96]	@ (8006250 <SAI_Disable+0x6c>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4a18      	ldr	r2, [pc, #96]	@ (8006254 <SAI_Disable+0x70>)
 80061f2:	fba2 2303 	umull	r2, r3, r2, r3
 80061f6:	0b1b      	lsrs	r3, r3, #12
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80061fc:	2300      	movs	r3, #0
 80061fe:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	681a      	ldr	r2, [r3, #0]
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800620e:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10a      	bne.n	800622c <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800621c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 8006226:	2303      	movs	r3, #3
 8006228:	72fb      	strb	r3, [r7, #11]
      break;
 800622a:	e009      	b.n	8006240 <SAI_Disable+0x5c>
    }
    count--;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	3b01      	subs	r3, #1
 8006230:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800623c:	2b00      	cmp	r3, #0
 800623e:	d1e7      	bne.n	8006210 <SAI_Disable+0x2c>

  return status;
 8006240:	7afb      	ldrb	r3, [r7, #11]
}
 8006242:	4618      	mov	r0, r3
 8006244:	3714      	adds	r7, #20
 8006246:	46bd      	mov	sp, r7
 8006248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624c:	4770      	bx	lr
 800624e:	bf00      	nop
 8006250:	20000000 	.word	0x20000000
 8006254:	95cbec1b 	.word	0x95cbec1b

08006258 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b084      	sub	sp, #16
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006264:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	69db      	ldr	r3, [r3, #28]
 800626a:	2b20      	cmp	r3, #32
 800626c:	d01c      	beq.n	80062a8 <SAI_DMATxCplt+0x50>
  {
    hsai->XferCount = 0;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	2200      	movs	r2, #0
 8006272:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	681a      	ldr	r2, [r3, #0]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006284:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006286:	2100      	movs	r1, #0
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f7ff ff73 	bl	8006174 <SAI_InterruptFlag>
 800628e:	4603      	mov	r3, r0
 8006290:	43d9      	mvns	r1, r3
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	691a      	ldr	r2, [r3, #16]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	400a      	ands	r2, r1
 800629e:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	f7ff fe11 	bl	8005ed0 <HAL_SAI_TxCpltCallback>
#endif
}
 80062ae:	bf00      	nop
 80062b0:	3710      	adds	r7, #16
 80062b2:	46bd      	mov	sp, r7
 80062b4:	bd80      	pop	{r7, pc}

080062b6 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80062b6:	b580      	push	{r7, lr}
 80062b8:	b084      	sub	sp, #16
 80062ba:	af00      	add	r7, sp, #0
 80062bc:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c2:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f7ff fe0d 	bl	8005ee4 <HAL_SAI_TxHalfCpltCallback>
#endif
}
 80062ca:	bf00      	nop
 80062cc:	3710      	adds	r7, #16
 80062ce:	46bd      	mov	sp, r7
 80062d0:	bd80      	pop	{r7, pc}

080062d2 <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 80062d2:	b580      	push	{r7, lr}
 80062d4:	b084      	sub	sp, #16
 80062d6:	af00      	add	r7, sp, #0
 80062d8:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062de:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	69db      	ldr	r3, [r3, #28]
 80062e4:	2b20      	cmp	r3, #32
 80062e6:	d01c      	beq.n	8006322 <SAI_DMARxCplt+0x50>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80062f6:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 8006300:	2100      	movs	r1, #0
 8006302:	68f8      	ldr	r0, [r7, #12]
 8006304:	f7ff ff36 	bl	8006174 <SAI_InterruptFlag>
 8006308:	4603      	mov	r3, r0
 800630a:	43d9      	mvns	r1, r3
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	691a      	ldr	r2, [r3, #16]
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	400a      	ands	r2, r1
 8006318:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	2201      	movs	r2, #1
 800631e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 8006322:	68f8      	ldr	r0, [r7, #12]
 8006324:	f7fa fcf4 	bl	8000d10 <HAL_SAI_RxCpltCallback>
#endif
}
 8006328:	bf00      	nop
 800632a:	3710      	adds	r7, #16
 800632c:	46bd      	mov	sp, r7
 800632e:	bd80      	pop	{r7, pc}

08006330 <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b084      	sub	sp, #16
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800633c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800633e:	68f8      	ldr	r0, [r7, #12]
 8006340:	f7fa fcd0 	bl	8000ce4 <HAL_SAI_RxHalfCpltCallback>
#endif
}
 8006344:	bf00      	nop
 8006346:	3710      	adds	r7, #16
 8006348:	46bd      	mov	sp, r7
 800634a:	bd80      	pop	{r7, pc}

0800634c <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006358:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006360:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Disable the SAI DMA request */
  hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	681a      	ldr	r2, [r3, #0]
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 8006378:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  /* No need to check return value because state will be updated and HAL_SAI_ErrorCallback will be called later */
  (void) SAI_Disable(hsai);
 800637a:	68f8      	ldr	r0, [r7, #12]
 800637c:	f7ff ff32 	bl	80061e4 <SAI_Disable>

  /* Set the SAI state ready to be able to start again the process */
  hsai->State = HAL_SAI_STATE_READY;
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Initialize XferCount */
  hsai->XferCount = 0U;
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	2200      	movs	r2, #0
 800638c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f7ff fdb1 	bl	8005ef8 <HAL_SAI_ErrorCallback>
#endif
}
 8006396:	bf00      	nop
 8006398:	3710      	adds	r7, #16
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}

0800639e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800639e:	b580      	push	{r7, lr}
 80063a0:	b084      	sub	sp, #16
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d101      	bne.n	80063b0 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e095      	b.n	80064dc <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d108      	bne.n	80063ca <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80063c0:	d009      	beq.n	80063d6 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2200      	movs	r2, #0
 80063c6:	61da      	str	r2, [r3, #28]
 80063c8:	e005      	b.n	80063d6 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2200      	movs	r2, #0
 80063da:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063e2:	b2db      	uxtb	r3, r3
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d106      	bne.n	80063f6 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80063f0:	6878      	ldr	r0, [r7, #4]
 80063f2:	f7fb fa5b 	bl	80018ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2202      	movs	r2, #2
 80063fa:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	681a      	ldr	r2, [r3, #0]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800640c:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006416:	d902      	bls.n	800641e <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006418:	2300      	movs	r3, #0
 800641a:	60fb      	str	r3, [r7, #12]
 800641c:	e002      	b.n	8006424 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800641e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006422:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	68db      	ldr	r3, [r3, #12]
 8006428:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800642c:	d007      	beq.n	800643e <HAL_SPI_Init+0xa0>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006436:	d002      	beq.n	800643e <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	685b      	ldr	r3, [r3, #4]
 8006442:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	689b      	ldr	r3, [r3, #8]
 800644a:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800644e:	431a      	orrs	r2, r3
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	f003 0302 	and.w	r3, r3, #2
 8006458:	431a      	orrs	r2, r3
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	431a      	orrs	r2, r3
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	699b      	ldr	r3, [r3, #24]
 8006468:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800646c:	431a      	orrs	r2, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	69db      	ldr	r3, [r3, #28]
 8006472:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006476:	431a      	orrs	r2, r3
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	6a1b      	ldr	r3, [r3, #32]
 800647c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006480:	ea42 0103 	orr.w	r1, r2, r3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006488:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	430a      	orrs	r2, r1
 8006492:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	699b      	ldr	r3, [r3, #24]
 8006498:	0c1b      	lsrs	r3, r3, #16
 800649a:	f003 0204 	and.w	r2, r3, #4
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a2:	f003 0310 	and.w	r3, r3, #16
 80064a6:	431a      	orrs	r2, r3
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064ac:	f003 0308 	and.w	r3, r3, #8
 80064b0:	431a      	orrs	r2, r3
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	68db      	ldr	r3, [r3, #12]
 80064b6:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80064ba:	ea42 0103 	orr.w	r1, r2, r3
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	430a      	orrs	r2, r1
 80064ca:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80064da:	2300      	movs	r3, #0
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b088      	sub	sp, #32
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	60f8      	str	r0, [r7, #12]
 80064ec:	60b9      	str	r1, [r7, #8]
 80064ee:	603b      	str	r3, [r7, #0]
 80064f0:	4613      	mov	r3, r2
 80064f2:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80064f4:	f7fb fcd2 	bl	8001e9c <HAL_GetTick>
 80064f8:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80064fa:	88fb      	ldrh	r3, [r7, #6]
 80064fc:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006504:	b2db      	uxtb	r3, r3
 8006506:	2b01      	cmp	r3, #1
 8006508:	d001      	beq.n	800650e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800650a:	2302      	movs	r3, #2
 800650c:	e15c      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800650e:	68bb      	ldr	r3, [r7, #8]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d002      	beq.n	800651a <HAL_SPI_Transmit+0x36>
 8006514:	88fb      	ldrh	r3, [r7, #6]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d101      	bne.n	800651e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800651a:	2301      	movs	r3, #1
 800651c:	e154      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006524:	2b01      	cmp	r3, #1
 8006526:	d101      	bne.n	800652c <HAL_SPI_Transmit+0x48>
 8006528:	2302      	movs	r3, #2
 800652a:	e14d      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2201      	movs	r2, #1
 8006530:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	2203      	movs	r2, #3
 8006538:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	2200      	movs	r2, #0
 8006540:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	88fa      	ldrh	r2, [r7, #6]
 800654c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	88fa      	ldrh	r2, [r7, #6]
 8006552:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	2200      	movs	r2, #0
 8006558:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	2200      	movs	r2, #0
 800656e:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	2200      	movs	r2, #0
 8006574:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	689b      	ldr	r3, [r3, #8]
 800657a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800657e:	d10f      	bne.n	80065a0 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	681a      	ldr	r2, [r3, #0]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800658e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	681a      	ldr	r2, [r3, #0]
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800659e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80065aa:	2b40      	cmp	r3, #64	@ 0x40
 80065ac:	d007      	beq.n	80065be <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80065bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80065c6:	d952      	bls.n	800666e <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	685b      	ldr	r3, [r3, #4]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d002      	beq.n	80065d6 <HAL_SPI_Transmit+0xf2>
 80065d0:	8b7b      	ldrh	r3, [r7, #26]
 80065d2:	2b01      	cmp	r3, #1
 80065d4:	d145      	bne.n	8006662 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065da:	881a      	ldrh	r2, [r3, #0]
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065e6:	1c9a      	adds	r2, r3, #2
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80065f0:	b29b      	uxth	r3, r3
 80065f2:	3b01      	subs	r3, #1
 80065f4:	b29a      	uxth	r2, r3
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80065fa:	e032      	b.n	8006662 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	689b      	ldr	r3, [r3, #8]
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b02      	cmp	r3, #2
 8006608:	d112      	bne.n	8006630 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800660e:	881a      	ldrh	r2, [r3, #0]
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800661a:	1c9a      	adds	r2, r3, #2
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006624:	b29b      	uxth	r3, r3
 8006626:	3b01      	subs	r3, #1
 8006628:	b29a      	uxth	r2, r3
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800662e:	e018      	b.n	8006662 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006630:	f7fb fc34 	bl	8001e9c <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	683a      	ldr	r2, [r7, #0]
 800663c:	429a      	cmp	r2, r3
 800663e:	d803      	bhi.n	8006648 <HAL_SPI_Transmit+0x164>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006646:	d102      	bne.n	800664e <HAL_SPI_Transmit+0x16a>
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d109      	bne.n	8006662 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	2201      	movs	r2, #1
 8006652:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	2200      	movs	r2, #0
 800665a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800665e:	2303      	movs	r3, #3
 8006660:	e0b2      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006666:	b29b      	uxth	r3, r3
 8006668:	2b00      	cmp	r3, #0
 800666a:	d1c7      	bne.n	80065fc <HAL_SPI_Transmit+0x118>
 800666c:	e083      	b.n	8006776 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	2b00      	cmp	r3, #0
 8006674:	d002      	beq.n	800667c <HAL_SPI_Transmit+0x198>
 8006676:	8b7b      	ldrh	r3, [r7, #26]
 8006678:	2b01      	cmp	r3, #1
 800667a:	d177      	bne.n	800676c <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006680:	b29b      	uxth	r3, r3
 8006682:	2b01      	cmp	r3, #1
 8006684:	d912      	bls.n	80066ac <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800668a:	881a      	ldrh	r2, [r3, #0]
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006696:	1c9a      	adds	r2, r3, #2
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066a0:	b29b      	uxth	r3, r3
 80066a2:	3b02      	subs	r3, #2
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066aa:	e05f      	b.n	800676c <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	330c      	adds	r3, #12
 80066b6:	7812      	ldrb	r2, [r2, #0]
 80066b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066be:	1c5a      	adds	r2, r3, #1
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80066d2:	e04b      	b.n	800676c <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689b      	ldr	r3, [r3, #8]
 80066da:	f003 0302 	and.w	r3, r3, #2
 80066de:	2b02      	cmp	r3, #2
 80066e0:	d12b      	bne.n	800673a <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	2b01      	cmp	r3, #1
 80066ea:	d912      	bls.n	8006712 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066f0:	881a      	ldrh	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066fc:	1c9a      	adds	r2, r3, #2
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006706:	b29b      	uxth	r3, r3
 8006708:	3b02      	subs	r3, #2
 800670a:	b29a      	uxth	r2, r3
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006710:	e02c      	b.n	800676c <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	330c      	adds	r3, #12
 800671c:	7812      	ldrb	r2, [r2, #0]
 800671e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006724:	1c5a      	adds	r2, r3, #1
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800672e:	b29b      	uxth	r3, r3
 8006730:	3b01      	subs	r3, #1
 8006732:	b29a      	uxth	r2, r3
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006738:	e018      	b.n	800676c <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800673a:	f7fb fbaf 	bl	8001e9c <HAL_GetTick>
 800673e:	4602      	mov	r2, r0
 8006740:	69fb      	ldr	r3, [r7, #28]
 8006742:	1ad3      	subs	r3, r2, r3
 8006744:	683a      	ldr	r2, [r7, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d803      	bhi.n	8006752 <HAL_SPI_Transmit+0x26e>
 800674a:	683b      	ldr	r3, [r7, #0]
 800674c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006750:	d102      	bne.n	8006758 <HAL_SPI_Transmit+0x274>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d109      	bne.n	800676c <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2201      	movs	r2, #1
 800675c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	2200      	movs	r2, #0
 8006764:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006768:	2303      	movs	r3, #3
 800676a:	e02d      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006770:	b29b      	uxth	r3, r3
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1ae      	bne.n	80066d4 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006776:	69fa      	ldr	r2, [r7, #28]
 8006778:	6839      	ldr	r1, [r7, #0]
 800677a:	68f8      	ldr	r0, [r7, #12]
 800677c:	f000 fb66 	bl	8006e4c <SPI_EndRxTxTransaction>
 8006780:	4603      	mov	r3, r0
 8006782:	2b00      	cmp	r3, #0
 8006784:	d002      	beq.n	800678c <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2220      	movs	r2, #32
 800678a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	689b      	ldr	r3, [r3, #8]
 8006790:	2b00      	cmp	r3, #0
 8006792:	d10a      	bne.n	80067aa <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006794:	2300      	movs	r3, #0
 8006796:	617b      	str	r3, [r7, #20]
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68db      	ldr	r3, [r3, #12]
 800679e:	617b      	str	r3, [r7, #20]
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	617b      	str	r3, [r7, #20]
 80067a8:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	2201      	movs	r2, #1
 80067ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	2200      	movs	r2, #0
 80067b6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d001      	beq.n	80067c6 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80067c2:	2301      	movs	r3, #1
 80067c4:	e000      	b.n	80067c8 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80067c6:	2300      	movs	r3, #0
  }
}
 80067c8:	4618      	mov	r0, r3
 80067ca:	3720      	adds	r7, #32
 80067cc:	46bd      	mov	sp, r7
 80067ce:	bd80      	pop	{r7, pc}

080067d0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80067d0:	b580      	push	{r7, lr}
 80067d2:	b08a      	sub	sp, #40	@ 0x28
 80067d4:	af00      	add	r7, sp, #0
 80067d6:	60f8      	str	r0, [r7, #12]
 80067d8:	60b9      	str	r1, [r7, #8]
 80067da:	607a      	str	r2, [r7, #4]
 80067dc:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80067de:	2301      	movs	r3, #1
 80067e0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80067e2:	f7fb fb5b 	bl	8001e9c <HAL_GetTick>
 80067e6:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80067ee:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80067f6:	887b      	ldrh	r3, [r7, #2]
 80067f8:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 80067fa:	887b      	ldrh	r3, [r7, #2]
 80067fc:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80067fe:	7ffb      	ldrb	r3, [r7, #31]
 8006800:	2b01      	cmp	r3, #1
 8006802:	d00c      	beq.n	800681e <HAL_SPI_TransmitReceive+0x4e>
 8006804:	69bb      	ldr	r3, [r7, #24]
 8006806:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800680a:	d106      	bne.n	800681a <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d102      	bne.n	800681a <HAL_SPI_TransmitReceive+0x4a>
 8006814:	7ffb      	ldrb	r3, [r7, #31]
 8006816:	2b04      	cmp	r3, #4
 8006818:	d001      	beq.n	800681e <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800681a:	2302      	movs	r3, #2
 800681c:	e1f3      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d005      	beq.n	8006830 <HAL_SPI_TransmitReceive+0x60>
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2b00      	cmp	r3, #0
 8006828:	d002      	beq.n	8006830 <HAL_SPI_TransmitReceive+0x60>
 800682a:	887b      	ldrh	r3, [r7, #2]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d101      	bne.n	8006834 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006830:	2301      	movs	r3, #1
 8006832:	e1e8      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800683a:	2b01      	cmp	r3, #1
 800683c:	d101      	bne.n	8006842 <HAL_SPI_TransmitReceive+0x72>
 800683e:	2302      	movs	r3, #2
 8006840:	e1e1      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006850:	b2db      	uxtb	r3, r3
 8006852:	2b04      	cmp	r3, #4
 8006854:	d003      	beq.n	800685e <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	2205      	movs	r2, #5
 800685a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	2200      	movs	r2, #0
 8006862:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	887a      	ldrh	r2, [r7, #2]
 800686e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	887a      	ldrh	r2, [r7, #2]
 8006876:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	68ba      	ldr	r2, [r7, #8]
 800687e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	887a      	ldrh	r2, [r7, #2]
 8006884:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	887a      	ldrh	r2, [r7, #2]
 800688a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	2200      	movs	r2, #0
 8006890:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2200      	movs	r2, #0
 8006896:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	68db      	ldr	r3, [r3, #12]
 800689c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068a0:	d802      	bhi.n	80068a8 <HAL_SPI_TransmitReceive+0xd8>
 80068a2:	8abb      	ldrh	r3, [r7, #20]
 80068a4:	2b01      	cmp	r3, #1
 80068a6:	d908      	bls.n	80068ba <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	685a      	ldr	r2, [r3, #4]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80068b6:	605a      	str	r2, [r3, #4]
 80068b8:	e007      	b.n	80068ca <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	685a      	ldr	r2, [r3, #4]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80068c8:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d4:	2b40      	cmp	r3, #64	@ 0x40
 80068d6:	d007      	beq.n	80068e8 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80068e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	68db      	ldr	r3, [r3, #12]
 80068ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80068f0:	f240 8083 	bls.w	80069fa <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	685b      	ldr	r3, [r3, #4]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d002      	beq.n	8006902 <HAL_SPI_TransmitReceive+0x132>
 80068fc:	8afb      	ldrh	r3, [r7, #22]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d16f      	bne.n	80069e2 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006906:	881a      	ldrh	r2, [r3, #0]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006912:	1c9a      	adds	r2, r3, #2
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800691c:	b29b      	uxth	r3, r3
 800691e:	3b01      	subs	r3, #1
 8006920:	b29a      	uxth	r2, r3
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006926:	e05c      	b.n	80069e2 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f003 0302 	and.w	r3, r3, #2
 8006932:	2b02      	cmp	r3, #2
 8006934:	d11b      	bne.n	800696e <HAL_SPI_TransmitReceive+0x19e>
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800693a:	b29b      	uxth	r3, r3
 800693c:	2b00      	cmp	r3, #0
 800693e:	d016      	beq.n	800696e <HAL_SPI_TransmitReceive+0x19e>
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	2b01      	cmp	r3, #1
 8006944:	d113      	bne.n	800696e <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006946:	68fb      	ldr	r3, [r7, #12]
 8006948:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800694a:	881a      	ldrh	r2, [r3, #0]
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006956:	1c9a      	adds	r2, r3, #2
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006960:	b29b      	uxth	r3, r3
 8006962:	3b01      	subs	r3, #1
 8006964:	b29a      	uxth	r2, r3
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800696a:	2300      	movs	r3, #0
 800696c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	f003 0301 	and.w	r3, r3, #1
 8006978:	2b01      	cmp	r3, #1
 800697a:	d11c      	bne.n	80069b6 <HAL_SPI_TransmitReceive+0x1e6>
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006982:	b29b      	uxth	r3, r3
 8006984:	2b00      	cmp	r3, #0
 8006986:	d016      	beq.n	80069b6 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	68da      	ldr	r2, [r3, #12]
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006992:	b292      	uxth	r2, r2
 8006994:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699a:	1c9a      	adds	r2, r3, #2
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29a      	uxth	r2, r3
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069b2:	2301      	movs	r3, #1
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80069b6:	f7fb fa71 	bl	8001e9c <HAL_GetTick>
 80069ba:	4602      	mov	r2, r0
 80069bc:	6a3b      	ldr	r3, [r7, #32]
 80069be:	1ad3      	subs	r3, r2, r3
 80069c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d80d      	bhi.n	80069e2 <HAL_SPI_TransmitReceive+0x212>
 80069c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80069c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069cc:	d009      	beq.n	80069e2 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	2201      	movs	r2, #1
 80069d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	2200      	movs	r2, #0
 80069da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80069de:	2303      	movs	r3, #3
 80069e0:	e111      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d19d      	bne.n	8006928 <HAL_SPI_TransmitReceive+0x158>
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d197      	bne.n	8006928 <HAL_SPI_TransmitReceive+0x158>
 80069f8:	e0e5      	b.n	8006bc6 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d003      	beq.n	8006a0a <HAL_SPI_TransmitReceive+0x23a>
 8006a02:	8afb      	ldrh	r3, [r7, #22]
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	f040 80d1 	bne.w	8006bac <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a0e:	b29b      	uxth	r3, r3
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d912      	bls.n	8006a3a <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a18:	881a      	ldrh	r2, [r3, #0]
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a24:	1c9a      	adds	r2, r3, #2
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	3b02      	subs	r3, #2
 8006a32:	b29a      	uxth	r2, r3
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006a38:	e0b8      	b.n	8006bac <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	330c      	adds	r3, #12
 8006a44:	7812      	ldrb	r2, [r2, #0]
 8006a46:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a4c:	1c5a      	adds	r2, r3, #1
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	3b01      	subs	r3, #1
 8006a5a:	b29a      	uxth	r2, r3
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a60:	e0a4      	b.n	8006bac <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	689b      	ldr	r3, [r3, #8]
 8006a68:	f003 0302 	and.w	r3, r3, #2
 8006a6c:	2b02      	cmp	r3, #2
 8006a6e:	d134      	bne.n	8006ada <HAL_SPI_TransmitReceive+0x30a>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d02f      	beq.n	8006ada <HAL_SPI_TransmitReceive+0x30a>
 8006a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7c:	2b01      	cmp	r3, #1
 8006a7e:	d12c      	bne.n	8006ada <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a84:	b29b      	uxth	r3, r3
 8006a86:	2b01      	cmp	r3, #1
 8006a88:	d912      	bls.n	8006ab0 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a8e:	881a      	ldrh	r2, [r3, #0]
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a9a:	1c9a      	adds	r2, r3, #2
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	3b02      	subs	r3, #2
 8006aa8:	b29a      	uxth	r2, r3
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006aae:	e012      	b.n	8006ad6 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	330c      	adds	r3, #12
 8006aba:	7812      	ldrb	r2, [r2, #0]
 8006abc:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac2:	1c5a      	adds	r2, r3, #1
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	b29a      	uxth	r2, r3
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f003 0301 	and.w	r3, r3, #1
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	d148      	bne.n	8006b7a <HAL_SPI_TransmitReceive+0x3aa>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d042      	beq.n	8006b7a <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	2b01      	cmp	r3, #1
 8006afe:	d923      	bls.n	8006b48 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	68da      	ldr	r2, [r3, #12]
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b0a:	b292      	uxth	r2, r2
 8006b0c:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b12:	1c9a      	adds	r2, r3, #2
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b1e:	b29b      	uxth	r3, r3
 8006b20:	3b02      	subs	r3, #2
 8006b22:	b29a      	uxth	r2, r3
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	d81f      	bhi.n	8006b76 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	685a      	ldr	r2, [r3, #4]
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006b44:	605a      	str	r2, [r3, #4]
 8006b46:	e016      	b.n	8006b76 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f103 020c 	add.w	r2, r3, #12
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b54:	7812      	ldrb	r2, [r2, #0]
 8006b56:	b2d2      	uxtb	r2, r2
 8006b58:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b5e:	1c5a      	adds	r2, r3, #1
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b76:	2301      	movs	r3, #1
 8006b78:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006b7a:	f7fb f98f 	bl	8001e9c <HAL_GetTick>
 8006b7e:	4602      	mov	r2, r0
 8006b80:	6a3b      	ldr	r3, [r7, #32]
 8006b82:	1ad3      	subs	r3, r2, r3
 8006b84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006b86:	429a      	cmp	r2, r3
 8006b88:	d803      	bhi.n	8006b92 <HAL_SPI_TransmitReceive+0x3c2>
 8006b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b90:	d102      	bne.n	8006b98 <HAL_SPI_TransmitReceive+0x3c8>
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d109      	bne.n	8006bac <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	2201      	movs	r2, #1
 8006b9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006ba8:	2303      	movs	r3, #3
 8006baa:	e02c      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	f47f af55 	bne.w	8006a62 <HAL_SPI_TransmitReceive+0x292>
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006bbe:	b29b      	uxth	r3, r3
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	f47f af4e 	bne.w	8006a62 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006bc6:	6a3a      	ldr	r2, [r7, #32]
 8006bc8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006bca:	68f8      	ldr	r0, [r7, #12]
 8006bcc:	f000 f93e 	bl	8006e4c <SPI_EndRxTxTransaction>
 8006bd0:	4603      	mov	r3, r0
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d008      	beq.n	8006be8 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2220      	movs	r2, #32
 8006bda:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e00e      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2201      	movs	r2, #1
 8006bec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	2200      	movs	r2, #0
 8006bf4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d001      	beq.n	8006c04 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e000      	b.n	8006c06 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006c04:	2300      	movs	r3, #0
  }
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3728      	adds	r7, #40	@ 0x28
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}
	...

08006c10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b088      	sub	sp, #32
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	603b      	str	r3, [r7, #0]
 8006c1c:	4613      	mov	r3, r2
 8006c1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c20:	f7fb f93c 	bl	8001e9c <HAL_GetTick>
 8006c24:	4602      	mov	r2, r0
 8006c26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c28:	1a9b      	subs	r3, r3, r2
 8006c2a:	683a      	ldr	r2, [r7, #0]
 8006c2c:	4413      	add	r3, r2
 8006c2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c30:	f7fb f934 	bl	8001e9c <HAL_GetTick>
 8006c34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c36:	4b39      	ldr	r3, [pc, #228]	@ (8006d1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	015b      	lsls	r3, r3, #5
 8006c3c:	0d1b      	lsrs	r3, r3, #20
 8006c3e:	69fa      	ldr	r2, [r7, #28]
 8006c40:	fb02 f303 	mul.w	r3, r2, r3
 8006c44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c46:	e054      	b.n	8006cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c4e:	d050      	beq.n	8006cf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c50:	f7fb f924 	bl	8001e9c <HAL_GetTick>
 8006c54:	4602      	mov	r2, r0
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	1ad3      	subs	r3, r2, r3
 8006c5a:	69fa      	ldr	r2, [r7, #28]
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d902      	bls.n	8006c66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8006c60:	69fb      	ldr	r3, [r7, #28]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d13d      	bne.n	8006ce2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	685a      	ldr	r2, [r3, #4]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c7e:	d111      	bne.n	8006ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	689b      	ldr	r3, [r3, #8]
 8006c84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c88:	d004      	beq.n	8006c94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	689b      	ldr	r3, [r3, #8]
 8006c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c92:	d107      	bne.n	8006ca4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ca2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cac:	d10f      	bne.n	8006cce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006cbc:	601a      	str	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	681a      	ldr	r2, [r3, #0]
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006ccc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2201      	movs	r2, #1
 8006cd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006cde:	2303      	movs	r3, #3
 8006ce0:	e017      	b.n	8006d12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006cec:	697b      	ldr	r3, [r7, #20]
 8006cee:	3b01      	subs	r3, #1
 8006cf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	689a      	ldr	r2, [r3, #8]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	4013      	ands	r3, r2
 8006cfc:	68ba      	ldr	r2, [r7, #8]
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	bf0c      	ite	eq
 8006d02:	2301      	moveq	r3, #1
 8006d04:	2300      	movne	r3, #0
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	461a      	mov	r2, r3
 8006d0a:	79fb      	ldrb	r3, [r7, #7]
 8006d0c:	429a      	cmp	r2, r3
 8006d0e:	d19b      	bne.n	8006c48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d10:	2300      	movs	r3, #0
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3720      	adds	r7, #32
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	20000000 	.word	0x20000000

08006d20 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006d20:	b580      	push	{r7, lr}
 8006d22:	b08a      	sub	sp, #40	@ 0x28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	60f8      	str	r0, [r7, #12]
 8006d28:	60b9      	str	r1, [r7, #8]
 8006d2a:	607a      	str	r2, [r7, #4]
 8006d2c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006d2e:	2300      	movs	r3, #0
 8006d30:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006d32:	f7fb f8b3 	bl	8001e9c <HAL_GetTick>
 8006d36:	4602      	mov	r2, r0
 8006d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d3a:	1a9b      	subs	r3, r3, r2
 8006d3c:	683a      	ldr	r2, [r7, #0]
 8006d3e:	4413      	add	r3, r2
 8006d40:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006d42:	f7fb f8ab 	bl	8001e9c <HAL_GetTick>
 8006d46:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	330c      	adds	r3, #12
 8006d4e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006d50:	4b3d      	ldr	r3, [pc, #244]	@ (8006e48 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	4613      	mov	r3, r2
 8006d56:	009b      	lsls	r3, r3, #2
 8006d58:	4413      	add	r3, r2
 8006d5a:	00da      	lsls	r2, r3, #3
 8006d5c:	1ad3      	subs	r3, r2, r3
 8006d5e:	0d1b      	lsrs	r3, r3, #20
 8006d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d62:	fb02 f303 	mul.w	r3, r2, r3
 8006d66:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006d68:	e060      	b.n	8006e2c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006d6a:	68bb      	ldr	r3, [r7, #8]
 8006d6c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006d70:	d107      	bne.n	8006d82 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d104      	bne.n	8006d82 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006d78:	69fb      	ldr	r3, [r7, #28]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006d80:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006d82:	683b      	ldr	r3, [r7, #0]
 8006d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d88:	d050      	beq.n	8006e2c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006d8a:	f7fb f887 	bl	8001e9c <HAL_GetTick>
 8006d8e:	4602      	mov	r2, r0
 8006d90:	6a3b      	ldr	r3, [r7, #32]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d96:	429a      	cmp	r2, r3
 8006d98:	d902      	bls.n	8006da0 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d13d      	bne.n	8006e1c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006dae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006db8:	d111      	bne.n	8006dde <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dc2:	d004      	beq.n	8006dce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	689b      	ldr	r3, [r3, #8]
 8006dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006dcc:	d107      	bne.n	8006dde <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681a      	ldr	r2, [r3, #0]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006ddc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006de2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006de6:	d10f      	bne.n	8006e08 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006df6:	601a      	str	r2, [r3, #0]
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	681a      	ldr	r2, [r3, #0]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006e06:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2201      	movs	r2, #1
 8006e0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006e18:	2303      	movs	r3, #3
 8006e1a:	e010      	b.n	8006e3e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006e1c:	69bb      	ldr	r3, [r7, #24]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d101      	bne.n	8006e26 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006e22:	2300      	movs	r3, #0
 8006e24:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006e26:	69bb      	ldr	r3, [r7, #24]
 8006e28:	3b01      	subs	r3, #1
 8006e2a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	689a      	ldr	r2, [r3, #8]
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	4013      	ands	r3, r2
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	429a      	cmp	r2, r3
 8006e3a:	d196      	bne.n	8006d6a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006e3c:	2300      	movs	r3, #0
}
 8006e3e:	4618      	mov	r0, r3
 8006e40:	3728      	adds	r7, #40	@ 0x28
 8006e42:	46bd      	mov	sp, r7
 8006e44:	bd80      	pop	{r7, pc}
 8006e46:	bf00      	nop
 8006e48:	20000000 	.word	0x20000000

08006e4c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b086      	sub	sp, #24
 8006e50:	af02      	add	r7, sp, #8
 8006e52:	60f8      	str	r0, [r7, #12]
 8006e54:	60b9      	str	r1, [r7, #8]
 8006e56:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	9300      	str	r3, [sp, #0]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	2200      	movs	r2, #0
 8006e60:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f7ff ff5b 	bl	8006d20 <SPI_WaitFifoStateUntilTimeout>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d007      	beq.n	8006e80 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e74:	f043 0220 	orr.w	r2, r3, #32
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	e027      	b.n	8006ed0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	2200      	movs	r2, #0
 8006e88:	2180      	movs	r1, #128	@ 0x80
 8006e8a:	68f8      	ldr	r0, [r7, #12]
 8006e8c:	f7ff fec0 	bl	8006c10 <SPI_WaitFlagStateUntilTimeout>
 8006e90:	4603      	mov	r3, r0
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d007      	beq.n	8006ea6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006e9a:	f043 0220 	orr.w	r2, r3, #32
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	e014      	b.n	8006ed0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	9300      	str	r3, [sp, #0]
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006eb2:	68f8      	ldr	r0, [r7, #12]
 8006eb4:	f7ff ff34 	bl	8006d20 <SPI_WaitFifoStateUntilTimeout>
 8006eb8:	4603      	mov	r3, r0
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d007      	beq.n	8006ece <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006ec2:	f043 0220 	orr.w	r2, r3, #32
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006eca:	2303      	movs	r3, #3
 8006ecc:	e000      	b.n	8006ed0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006ece:	2300      	movs	r3, #0
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3710      	adds	r7, #16
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	bd80      	pop	{r7, pc}

08006ed8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ed8:	b580      	push	{r7, lr}
 8006eda:	b082      	sub	sp, #8
 8006edc:	af00      	add	r7, sp, #0
 8006ede:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d101      	bne.n	8006eea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	e049      	b.n	8006f7e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d106      	bne.n	8006f04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f000 f841 	bl	8006f86 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	3304      	adds	r3, #4
 8006f14:	4619      	mov	r1, r3
 8006f16:	4610      	mov	r0, r2
 8006f18:	f000 f9e0 	bl	80072dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2201      	movs	r2, #1
 8006f20:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2201      	movs	r2, #1
 8006f40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2201      	movs	r2, #1
 8006f48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f7c:	2300      	movs	r3, #0
}
 8006f7e:	4618      	mov	r0, r3
 8006f80:	3708      	adds	r7, #8
 8006f82:	46bd      	mov	sp, r7
 8006f84:	bd80      	pop	{r7, pc}

08006f86 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006f86:	b480      	push	{r7}
 8006f88:	b083      	sub	sp, #12
 8006f8a:	af00      	add	r7, sp, #0
 8006f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006f8e:	bf00      	nop
 8006f90:	370c      	adds	r7, #12
 8006f92:	46bd      	mov	sp, r7
 8006f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f98:	4770      	bx	lr
	...

08006f9c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f9c:	b480      	push	{r7}
 8006f9e:	b085      	sub	sp, #20
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006faa:	b2db      	uxtb	r3, r3
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d001      	beq.n	8006fb4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006fb0:	2301      	movs	r3, #1
 8006fb2:	e04f      	b.n	8007054 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	2202      	movs	r2, #2
 8006fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	68da      	ldr	r2, [r3, #12]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f042 0201 	orr.w	r2, r2, #1
 8006fca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a23      	ldr	r2, [pc, #140]	@ (8007060 <HAL_TIM_Base_Start_IT+0xc4>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d01d      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fde:	d018      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	4a1f      	ldr	r2, [pc, #124]	@ (8007064 <HAL_TIM_Base_Start_IT+0xc8>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d013      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a1e      	ldr	r2, [pc, #120]	@ (8007068 <HAL_TIM_Base_Start_IT+0xcc>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00e      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800706c <HAL_TIM_Base_Start_IT+0xd0>)
 8006ffa:	4293      	cmp	r3, r2
 8006ffc:	d009      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	4a1b      	ldr	r2, [pc, #108]	@ (8007070 <HAL_TIM_Base_Start_IT+0xd4>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d004      	beq.n	8007012 <HAL_TIM_Base_Start_IT+0x76>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	4a19      	ldr	r2, [pc, #100]	@ (8007074 <HAL_TIM_Base_Start_IT+0xd8>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d115      	bne.n	800703e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	689a      	ldr	r2, [r3, #8]
 8007018:	4b17      	ldr	r3, [pc, #92]	@ (8007078 <HAL_TIM_Base_Start_IT+0xdc>)
 800701a:	4013      	ands	r3, r2
 800701c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	2b06      	cmp	r3, #6
 8007022:	d015      	beq.n	8007050 <HAL_TIM_Base_Start_IT+0xb4>
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800702a:	d011      	beq.n	8007050 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	681a      	ldr	r2, [r3, #0]
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	f042 0201 	orr.w	r2, r2, #1
 800703a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800703c:	e008      	b.n	8007050 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f042 0201 	orr.w	r2, r2, #1
 800704c:	601a      	str	r2, [r3, #0]
 800704e:	e000      	b.n	8007052 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007050:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007052:	2300      	movs	r3, #0
}
 8007054:	4618      	mov	r0, r3
 8007056:	3714      	adds	r7, #20
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr
 8007060:	40012c00 	.word	0x40012c00
 8007064:	40000400 	.word	0x40000400
 8007068:	40000800 	.word	0x40000800
 800706c:	40000c00 	.word	0x40000c00
 8007070:	40013400 	.word	0x40013400
 8007074:	40014000 	.word	0x40014000
 8007078:	00010007 	.word	0x00010007

0800707c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800707c:	b580      	push	{r7, lr}
 800707e:	b084      	sub	sp, #16
 8007080:	af00      	add	r7, sp, #0
 8007082:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	68db      	ldr	r3, [r3, #12]
 800708a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	691b      	ldr	r3, [r3, #16]
 8007092:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	f003 0302 	and.w	r3, r3, #2
 800709a:	2b00      	cmp	r3, #0
 800709c:	d020      	beq.n	80070e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	f003 0302 	and.w	r3, r3, #2
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d01b      	beq.n	80070e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0202 	mvn.w	r2, #2
 80070b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	2201      	movs	r2, #1
 80070b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	f003 0303 	and.w	r3, r3, #3
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d003      	beq.n	80070ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f8e9 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 80070cc:	e005      	b.n	80070da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070ce:	6878      	ldr	r0, [r7, #4]
 80070d0:	f000 f8db 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f000 f8ec 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	2200      	movs	r2, #0
 80070de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f003 0304 	and.w	r3, r3, #4
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d020      	beq.n	800712c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f003 0304 	and.w	r3, r3, #4
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d01b      	beq.n	800712c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f06f 0204 	mvn.w	r2, #4
 80070fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2202      	movs	r2, #2
 8007102:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800710e:	2b00      	cmp	r3, #0
 8007110:	d003      	beq.n	800711a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 f8c3 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8007118:	e005      	b.n	8007126 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f8b5 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f8c6 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f003 0308 	and.w	r3, r3, #8
 8007132:	2b00      	cmp	r3, #0
 8007134:	d020      	beq.n	8007178 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f003 0308 	and.w	r3, r3, #8
 800713c:	2b00      	cmp	r3, #0
 800713e:	d01b      	beq.n	8007178 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f06f 0208 	mvn.w	r2, #8
 8007148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2204      	movs	r2, #4
 800714e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	69db      	ldr	r3, [r3, #28]
 8007156:	f003 0303 	and.w	r3, r3, #3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 f89d 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8007164:	e005      	b.n	8007172 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 f88f 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 f8a0 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f003 0310 	and.w	r3, r3, #16
 800717e:	2b00      	cmp	r3, #0
 8007180:	d020      	beq.n	80071c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f003 0310 	and.w	r3, r3, #16
 8007188:	2b00      	cmp	r3, #0
 800718a:	d01b      	beq.n	80071c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f06f 0210 	mvn.w	r2, #16
 8007194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2208      	movs	r2, #8
 800719a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 f877 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 80071b0:	e005      	b.n	80071be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 f869 	bl	800728a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 f87a 	bl	80072b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f003 0301 	and.w	r3, r3, #1
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00c      	beq.n	80071e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d007      	beq.n	80071e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f06f 0201 	mvn.w	r2, #1
 80071e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7f9 fe7a 	bl	8000edc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d104      	bne.n	80071fc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00c      	beq.n	8007216 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007202:	2b00      	cmp	r3, #0
 8007204:	d007      	beq.n	8007216 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800720e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 f913 	bl	800743c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007216:	68bb      	ldr	r3, [r7, #8]
 8007218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800721c:	2b00      	cmp	r3, #0
 800721e:	d00c      	beq.n	800723a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007226:	2b00      	cmp	r3, #0
 8007228:	d007      	beq.n	800723a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f000 f90b 	bl	8007450 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007240:	2b00      	cmp	r3, #0
 8007242:	d00c      	beq.n	800725e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800724a:	2b00      	cmp	r3, #0
 800724c:	d007      	beq.n	800725e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f000 f834 	bl	80072c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	f003 0320 	and.w	r3, r3, #32
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00c      	beq.n	8007282 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	f003 0320 	and.w	r3, r3, #32
 800726e:	2b00      	cmp	r3, #0
 8007270:	d007      	beq.n	8007282 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f06f 0220 	mvn.w	r2, #32
 800727a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f8d3 	bl	8007428 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007282:	bf00      	nop
 8007284:	3710      	adds	r7, #16
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b083      	sub	sp, #12
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072ba:	bf00      	nop
 80072bc:	370c      	adds	r7, #12
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr

080072c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072c6:	b480      	push	{r7}
 80072c8:	b083      	sub	sp, #12
 80072ca:	af00      	add	r7, sp, #0
 80072cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ce:	bf00      	nop
 80072d0:	370c      	adds	r7, #12
 80072d2:	46bd      	mov	sp, r7
 80072d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d8:	4770      	bx	lr
	...

080072dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80072dc:	b480      	push	{r7}
 80072de:	b085      	sub	sp, #20
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	6078      	str	r0, [r7, #4]
 80072e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a46      	ldr	r2, [pc, #280]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d013      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072fa:	d00f      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a43      	ldr	r2, [pc, #268]	@ (800740c <TIM_Base_SetConfig+0x130>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d00b      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a42      	ldr	r2, [pc, #264]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d007      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a41      	ldr	r2, [pc, #260]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d003      	beq.n	800731c <TIM_Base_SetConfig+0x40>
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	4a40      	ldr	r2, [pc, #256]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d108      	bne.n	800732e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007322:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007324:	683b      	ldr	r3, [r7, #0]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	68fa      	ldr	r2, [r7, #12]
 800732a:	4313      	orrs	r3, r2
 800732c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a35      	ldr	r2, [pc, #212]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d01f      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800733c:	d01b      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	4a32      	ldr	r2, [pc, #200]	@ (800740c <TIM_Base_SetConfig+0x130>)
 8007342:	4293      	cmp	r3, r2
 8007344:	d017      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	4a31      	ldr	r2, [pc, #196]	@ (8007410 <TIM_Base_SetConfig+0x134>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d013      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	4a30      	ldr	r2, [pc, #192]	@ (8007414 <TIM_Base_SetConfig+0x138>)
 8007352:	4293      	cmp	r3, r2
 8007354:	d00f      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a2f      	ldr	r2, [pc, #188]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d00b      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a2e      	ldr	r2, [pc, #184]	@ (800741c <TIM_Base_SetConfig+0x140>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d007      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	4a2d      	ldr	r2, [pc, #180]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 800736a:	4293      	cmp	r3, r2
 800736c:	d003      	beq.n	8007376 <TIM_Base_SetConfig+0x9a>
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	4a2c      	ldr	r2, [pc, #176]	@ (8007424 <TIM_Base_SetConfig+0x148>)
 8007372:	4293      	cmp	r3, r2
 8007374:	d108      	bne.n	8007388 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800737c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800737e:	683b      	ldr	r3, [r7, #0]
 8007380:	68db      	ldr	r3, [r3, #12]
 8007382:	68fa      	ldr	r2, [r7, #12]
 8007384:	4313      	orrs	r3, r2
 8007386:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	695b      	ldr	r3, [r3, #20]
 8007392:	4313      	orrs	r3, r2
 8007394:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68fa      	ldr	r2, [r7, #12]
 800739a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	689a      	ldr	r2, [r3, #8]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	681a      	ldr	r2, [r3, #0]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	4a16      	ldr	r2, [pc, #88]	@ (8007408 <TIM_Base_SetConfig+0x12c>)
 80073b0:	4293      	cmp	r3, r2
 80073b2:	d00f      	beq.n	80073d4 <TIM_Base_SetConfig+0xf8>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	4a18      	ldr	r2, [pc, #96]	@ (8007418 <TIM_Base_SetConfig+0x13c>)
 80073b8:	4293      	cmp	r3, r2
 80073ba:	d00b      	beq.n	80073d4 <TIM_Base_SetConfig+0xf8>
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	4a17      	ldr	r2, [pc, #92]	@ (800741c <TIM_Base_SetConfig+0x140>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d007      	beq.n	80073d4 <TIM_Base_SetConfig+0xf8>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	4a16      	ldr	r2, [pc, #88]	@ (8007420 <TIM_Base_SetConfig+0x144>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d003      	beq.n	80073d4 <TIM_Base_SetConfig+0xf8>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a15      	ldr	r2, [pc, #84]	@ (8007424 <TIM_Base_SetConfig+0x148>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d103      	bne.n	80073dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	691a      	ldr	r2, [r3, #16]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2201      	movs	r2, #1
 80073e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	f003 0301 	and.w	r3, r3, #1
 80073ea:	2b01      	cmp	r3, #1
 80073ec:	d105      	bne.n	80073fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	691b      	ldr	r3, [r3, #16]
 80073f2:	f023 0201 	bic.w	r2, r3, #1
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	611a      	str	r2, [r3, #16]
  }
}
 80073fa:	bf00      	nop
 80073fc:	3714      	adds	r7, #20
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	40012c00 	.word	0x40012c00
 800740c:	40000400 	.word	0x40000400
 8007410:	40000800 	.word	0x40000800
 8007414:	40000c00 	.word	0x40000c00
 8007418:	40013400 	.word	0x40013400
 800741c:	40014000 	.word	0x40014000
 8007420:	40014400 	.word	0x40014400
 8007424:	40014800 	.word	0x40014800

08007428 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	2b00      	cmp	r3, #0
 8007470:	d101      	bne.n	8007476 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007472:	2301      	movs	r3, #1
 8007474:	e040      	b.n	80074f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800747a:	2b00      	cmp	r3, #0
 800747c:	d106      	bne.n	800748c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007486:	6878      	ldr	r0, [r7, #4]
 8007488:	f7fa fc32 	bl	8001cf0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	2224      	movs	r2, #36	@ 0x24
 8007490:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f022 0201 	bic.w	r2, r2, #1
 80074a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d002      	beq.n	80074b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80074aa:	6878      	ldr	r0, [r7, #4]
 80074ac:	f000 fedc 	bl	8008268 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fc21 	bl	8007cf8 <UART_SetConfig>
 80074b6:	4603      	mov	r3, r0
 80074b8:	2b01      	cmp	r3, #1
 80074ba:	d101      	bne.n	80074c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80074bc:	2301      	movs	r3, #1
 80074be:	e01b      	b.n	80074f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	685a      	ldr	r2, [r3, #4]
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80074ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	689a      	ldr	r2, [r3, #8]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80074de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	681a      	ldr	r2, [r3, #0]
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f042 0201 	orr.w	r2, r2, #1
 80074ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80074f0:	6878      	ldr	r0, [r7, #4]
 80074f2:	f000 ff5b 	bl	80083ac <UART_CheckIdleState>
 80074f6:	4603      	mov	r3, r0
}
 80074f8:	4618      	mov	r0, r3
 80074fa:	3708      	adds	r7, #8
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bd80      	pop	{r7, pc}

08007500 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007500:	b580      	push	{r7, lr}
 8007502:	b08a      	sub	sp, #40	@ 0x28
 8007504:	af02      	add	r7, sp, #8
 8007506:	60f8      	str	r0, [r7, #12]
 8007508:	60b9      	str	r1, [r7, #8]
 800750a:	603b      	str	r3, [r7, #0]
 800750c:	4613      	mov	r3, r2
 800750e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007514:	2b20      	cmp	r3, #32
 8007516:	d177      	bne.n	8007608 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	2b00      	cmp	r3, #0
 800751c:	d002      	beq.n	8007524 <HAL_UART_Transmit+0x24>
 800751e:	88fb      	ldrh	r3, [r7, #6]
 8007520:	2b00      	cmp	r3, #0
 8007522:	d101      	bne.n	8007528 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007524:	2301      	movs	r3, #1
 8007526:	e070      	b.n	800760a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	2200      	movs	r2, #0
 800752c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	2221      	movs	r2, #33	@ 0x21
 8007534:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007536:	f7fa fcb1 	bl	8001e9c <HAL_GetTick>
 800753a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	88fa      	ldrh	r2, [r7, #6]
 8007540:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	88fa      	ldrh	r2, [r7, #6]
 8007548:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	689b      	ldr	r3, [r3, #8]
 8007550:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007554:	d108      	bne.n	8007568 <HAL_UART_Transmit+0x68>
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d104      	bne.n	8007568 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800755e:	2300      	movs	r3, #0
 8007560:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007562:	68bb      	ldr	r3, [r7, #8]
 8007564:	61bb      	str	r3, [r7, #24]
 8007566:	e003      	b.n	8007570 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800756c:	2300      	movs	r3, #0
 800756e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007570:	e02f      	b.n	80075d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007572:	683b      	ldr	r3, [r7, #0]
 8007574:	9300      	str	r3, [sp, #0]
 8007576:	697b      	ldr	r3, [r7, #20]
 8007578:	2200      	movs	r2, #0
 800757a:	2180      	movs	r1, #128	@ 0x80
 800757c:	68f8      	ldr	r0, [r7, #12]
 800757e:	f000 ffbd 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 8007582:	4603      	mov	r3, r0
 8007584:	2b00      	cmp	r3, #0
 8007586:	d004      	beq.n	8007592 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	2220      	movs	r2, #32
 800758c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800758e:	2303      	movs	r3, #3
 8007590:	e03b      	b.n	800760a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007592:	69fb      	ldr	r3, [r7, #28]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d10b      	bne.n	80075b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007598:	69bb      	ldr	r3, [r7, #24]
 800759a:	881a      	ldrh	r2, [r3, #0]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80075a4:	b292      	uxth	r2, r2
 80075a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80075a8:	69bb      	ldr	r3, [r7, #24]
 80075aa:	3302      	adds	r3, #2
 80075ac:	61bb      	str	r3, [r7, #24]
 80075ae:	e007      	b.n	80075c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80075b0:	69fb      	ldr	r3, [r7, #28]
 80075b2:	781a      	ldrb	r2, [r3, #0]
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80075ba:	69fb      	ldr	r3, [r7, #28]
 80075bc:	3301      	adds	r3, #1
 80075be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	3b01      	subs	r3, #1
 80075ca:	b29a      	uxth	r2, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80075d2:	68fb      	ldr	r3, [r7, #12]
 80075d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80075d8:	b29b      	uxth	r3, r3
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d1c9      	bne.n	8007572 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	697b      	ldr	r3, [r7, #20]
 80075e4:	2200      	movs	r2, #0
 80075e6:	2140      	movs	r1, #64	@ 0x40
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 ff87 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d004      	beq.n	80075fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2220      	movs	r2, #32
 80075f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e005      	b.n	800760a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	2220      	movs	r2, #32
 8007602:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007604:	2300      	movs	r3, #0
 8007606:	e000      	b.n	800760a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007608:	2302      	movs	r3, #2
  }
}
 800760a:	4618      	mov	r0, r3
 800760c:	3720      	adds	r7, #32
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
	...

08007614 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b08a      	sub	sp, #40	@ 0x28
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	4613      	mov	r3, r2
 8007620:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007628:	2b20      	cmp	r3, #32
 800762a:	d137      	bne.n	800769c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	2b00      	cmp	r3, #0
 8007630:	d002      	beq.n	8007638 <HAL_UART_Receive_IT+0x24>
 8007632:	88fb      	ldrh	r3, [r7, #6]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d101      	bne.n	800763c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e030      	b.n	800769e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	4a18      	ldr	r2, [pc, #96]	@ (80076a8 <HAL_UART_Receive_IT+0x94>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d01f      	beq.n	800768c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685b      	ldr	r3, [r3, #4]
 8007652:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007656:	2b00      	cmp	r3, #0
 8007658:	d018      	beq.n	800768c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007660:	697b      	ldr	r3, [r7, #20]
 8007662:	e853 3f00 	ldrex	r3, [r3]
 8007666:	613b      	str	r3, [r7, #16]
   return(result);
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800766e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	461a      	mov	r2, r3
 8007676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007678:	623b      	str	r3, [r7, #32]
 800767a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800767c:	69f9      	ldr	r1, [r7, #28]
 800767e:	6a3a      	ldr	r2, [r7, #32]
 8007680:	e841 2300 	strex	r3, r2, [r1]
 8007684:	61bb      	str	r3, [r7, #24]
   return(result);
 8007686:	69bb      	ldr	r3, [r7, #24]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d1e6      	bne.n	800765a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800768c:	88fb      	ldrh	r3, [r7, #6]
 800768e:	461a      	mov	r2, r3
 8007690:	68b9      	ldr	r1, [r7, #8]
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 ffa0 	bl	80085d8 <UART_Start_Receive_IT>
 8007698:	4603      	mov	r3, r0
 800769a:	e000      	b.n	800769e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800769c:	2302      	movs	r3, #2
  }
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3728      	adds	r7, #40	@ 0x28
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}
 80076a6:	bf00      	nop
 80076a8:	40008000 	.word	0x40008000

080076ac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b0ba      	sub	sp, #232	@ 0xe8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	69db      	ldr	r3, [r3, #28]
 80076ba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80076d2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80076d6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80076da:	4013      	ands	r3, r2
 80076dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80076e0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d115      	bne.n	8007714 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80076e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ec:	f003 0320 	and.w	r3, r3, #32
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00f      	beq.n	8007714 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80076f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076f8:	f003 0320 	and.w	r3, r3, #32
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d009      	beq.n	8007714 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007704:	2b00      	cmp	r3, #0
 8007706:	f000 82ca 	beq.w	8007c9e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800770e:	6878      	ldr	r0, [r7, #4]
 8007710:	4798      	blx	r3
      }
      return;
 8007712:	e2c4      	b.n	8007c9e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007714:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007718:	2b00      	cmp	r3, #0
 800771a:	f000 8117 	beq.w	800794c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800771e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007722:	f003 0301 	and.w	r3, r3, #1
 8007726:	2b00      	cmp	r3, #0
 8007728:	d106      	bne.n	8007738 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800772a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800772e:	4b85      	ldr	r3, [pc, #532]	@ (8007944 <HAL_UART_IRQHandler+0x298>)
 8007730:	4013      	ands	r3, r2
 8007732:	2b00      	cmp	r3, #0
 8007734:	f000 810a 	beq.w	800794c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007738:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	2b00      	cmp	r3, #0
 8007742:	d011      	beq.n	8007768 <HAL_UART_IRQHandler+0xbc>
 8007744:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007748:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800774c:	2b00      	cmp	r3, #0
 800774e:	d00b      	beq.n	8007768 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	2201      	movs	r2, #1
 8007756:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800775e:	f043 0201 	orr.w	r2, r3, #1
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007768:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800776c:	f003 0302 	and.w	r3, r3, #2
 8007770:	2b00      	cmp	r3, #0
 8007772:	d011      	beq.n	8007798 <HAL_UART_IRQHandler+0xec>
 8007774:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007778:	f003 0301 	and.w	r3, r3, #1
 800777c:	2b00      	cmp	r3, #0
 800777e:	d00b      	beq.n	8007798 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2202      	movs	r2, #2
 8007786:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800778e:	f043 0204 	orr.w	r2, r3, #4
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007798:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800779c:	f003 0304 	and.w	r3, r3, #4
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d011      	beq.n	80077c8 <HAL_UART_IRQHandler+0x11c>
 80077a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077a8:	f003 0301 	and.w	r3, r3, #1
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d00b      	beq.n	80077c8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	2204      	movs	r2, #4
 80077b6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077be:	f043 0202 	orr.w	r2, r3, #2
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80077c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d017      	beq.n	8007804 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077d8:	f003 0320 	and.w	r3, r3, #32
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d105      	bne.n	80077ec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80077e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077e4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d00b      	beq.n	8007804 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2208      	movs	r2, #8
 80077f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80077fa:	f043 0208 	orr.w	r2, r3, #8
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007804:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007808:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800780c:	2b00      	cmp	r3, #0
 800780e:	d012      	beq.n	8007836 <HAL_UART_IRQHandler+0x18a>
 8007810:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007814:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007818:	2b00      	cmp	r3, #0
 800781a:	d00c      	beq.n	8007836 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007824:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800782c:	f043 0220 	orr.w	r2, r3, #32
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800783c:	2b00      	cmp	r3, #0
 800783e:	f000 8230 	beq.w	8007ca2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007842:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007846:	f003 0320 	and.w	r3, r3, #32
 800784a:	2b00      	cmp	r3, #0
 800784c:	d00d      	beq.n	800786a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800784e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007852:	f003 0320 	and.w	r3, r3, #32
 8007856:	2b00      	cmp	r3, #0
 8007858:	d007      	beq.n	800786a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800785e:	2b00      	cmp	r3, #0
 8007860:	d003      	beq.n	800786a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007866:	6878      	ldr	r0, [r7, #4]
 8007868:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007870:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800787e:	2b40      	cmp	r3, #64	@ 0x40
 8007880:	d005      	beq.n	800788e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007882:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007886:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800788a:	2b00      	cmp	r3, #0
 800788c:	d04f      	beq.n	800792e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800788e:	6878      	ldr	r0, [r7, #4]
 8007890:	f000 ff68 	bl	8008764 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	689b      	ldr	r3, [r3, #8]
 800789a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789e:	2b40      	cmp	r3, #64	@ 0x40
 80078a0:	d141      	bne.n	8007926 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	3308      	adds	r3, #8
 80078a8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80078b0:	e853 3f00 	ldrex	r3, [r3]
 80078b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80078b8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80078bc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	3308      	adds	r3, #8
 80078ca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80078ce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80078d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80078da:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80078de:	e841 2300 	strex	r3, r2, [r1]
 80078e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80078e6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d1d9      	bne.n	80078a2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d013      	beq.n	800791e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80078fa:	4a13      	ldr	r2, [pc, #76]	@ (8007948 <HAL_UART_IRQHandler+0x29c>)
 80078fc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007902:	4618      	mov	r0, r3
 8007904:	f7fa fd32 	bl	800236c <HAL_DMA_Abort_IT>
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d017      	beq.n	800793e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8007918:	4610      	mov	r0, r2
 800791a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800791c:	e00f      	b.n	800793e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f9d4 	bl	8007ccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007924:	e00b      	b.n	800793e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007926:	6878      	ldr	r0, [r7, #4]
 8007928:	f000 f9d0 	bl	8007ccc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800792c:	e007      	b.n	800793e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f9cc 	bl	8007ccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2200      	movs	r2, #0
 8007938:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800793c:	e1b1      	b.n	8007ca2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800793e:	bf00      	nop
    return;
 8007940:	e1af      	b.n	8007ca2 <HAL_UART_IRQHandler+0x5f6>
 8007942:	bf00      	nop
 8007944:	04000120 	.word	0x04000120
 8007948:	0800882d 	.word	0x0800882d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007950:	2b01      	cmp	r3, #1
 8007952:	f040 816a 	bne.w	8007c2a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007956:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800795a:	f003 0310 	and.w	r3, r3, #16
 800795e:	2b00      	cmp	r3, #0
 8007960:	f000 8163 	beq.w	8007c2a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007968:	f003 0310 	and.w	r3, r3, #16
 800796c:	2b00      	cmp	r3, #0
 800796e:	f000 815c 	beq.w	8007c2a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	2210      	movs	r2, #16
 8007978:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007984:	2b40      	cmp	r3, #64	@ 0x40
 8007986:	f040 80d4 	bne.w	8007b32 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007996:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800799a:	2b00      	cmp	r3, #0
 800799c:	f000 80ad 	beq.w	8007afa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80079a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079aa:	429a      	cmp	r2, r3
 80079ac:	f080 80a5 	bcs.w	8007afa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80079b6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	f003 0320 	and.w	r3, r3, #32
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	f040 8086 	bne.w	8007ad8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80079d8:	e853 3f00 	ldrex	r3, [r3]
 80079dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80079e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80079e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80079e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	461a      	mov	r2, r3
 80079f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80079f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80079fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007a02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007a06:	e841 2300 	strex	r3, r2, [r1]
 8007a0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007a0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d1da      	bne.n	80079cc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	3308      	adds	r3, #8
 8007a1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007a20:	e853 3f00 	ldrex	r3, [r3]
 8007a24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007a26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a28:	f023 0301 	bic.w	r3, r3, #1
 8007a2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	3308      	adds	r3, #8
 8007a36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007a3a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007a3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007a42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007a46:	e841 2300 	strex	r3, r2, [r1]
 8007a4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007a4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d1e1      	bne.n	8007a16 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	3308      	adds	r3, #8
 8007a58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007a5c:	e853 3f00 	ldrex	r3, [r3]
 8007a60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007a62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007a64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	3308      	adds	r3, #8
 8007a72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007a76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007a78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007a7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007a7e:	e841 2300 	strex	r3, r2, [r1]
 8007a82:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007a84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d1e3      	bne.n	8007a52 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2220      	movs	r2, #32
 8007a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aa0:	e853 3f00 	ldrex	r3, [r3]
 8007aa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007aa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007aa8:	f023 0310 	bic.w	r3, r3, #16
 8007aac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	461a      	mov	r2, r3
 8007ab6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007aba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007abc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007abe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007ac0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007ac2:	e841 2300 	strex	r3, r2, [r1]
 8007ac6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007ac8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d1e4      	bne.n	8007a98 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f7fa fc0c 	bl	80022f0 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2202      	movs	r2, #2
 8007adc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	1ad3      	subs	r3, r2, r3
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	4619      	mov	r1, r3
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f000 f8f4 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007af8:	e0d5      	b.n	8007ca6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007b04:	429a      	cmp	r2, r3
 8007b06:	f040 80ce 	bne.w	8007ca6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0320 	and.w	r3, r3, #32
 8007b16:	2b20      	cmp	r3, #32
 8007b18:	f040 80c5 	bne.w	8007ca6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2202      	movs	r2, #2
 8007b20:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8007b28:	4619      	mov	r1, r3
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 f8d8 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
      return;
 8007b30:	e0b9      	b.n	8007ca6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b3e:	b29b      	uxth	r3, r3
 8007b40:	1ad3      	subs	r3, r2, r3
 8007b42:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	f000 80ab 	beq.w	8007caa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8007b54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 80a6 	beq.w	8007caa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b66:	e853 3f00 	ldrex	r3, [r3]
 8007b6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007b6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007b80:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007b86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007b88:	e841 2300 	strex	r3, r2, [r1]
 8007b8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007b8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d1e4      	bne.n	8007b5e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	3308      	adds	r3, #8
 8007b9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9e:	e853 3f00 	ldrex	r3, [r3]
 8007ba2:	623b      	str	r3, [r7, #32]
   return(result);
 8007ba4:	6a3b      	ldr	r3, [r7, #32]
 8007ba6:	f023 0301 	bic.w	r3, r3, #1
 8007baa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	3308      	adds	r3, #8
 8007bb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007bb8:	633a      	str	r2, [r7, #48]	@ 0x30
 8007bba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007bbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc0:	e841 2300 	strex	r3, r2, [r1]
 8007bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1e3      	bne.n	8007b94 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	2220      	movs	r2, #32
 8007bd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	2200      	movs	r2, #0
 8007bd8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	e853 3f00 	ldrex	r3, [r3]
 8007bec:	60fb      	str	r3, [r7, #12]
   return(result);
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	f023 0310 	bic.w	r3, r3, #16
 8007bf4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007c02:	61fb      	str	r3, [r7, #28]
 8007c04:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c06:	69b9      	ldr	r1, [r7, #24]
 8007c08:	69fa      	ldr	r2, [r7, #28]
 8007c0a:	e841 2300 	strex	r3, r2, [r1]
 8007c0e:	617b      	str	r3, [r7, #20]
   return(result);
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d1e4      	bne.n	8007be0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	2202      	movs	r2, #2
 8007c1a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007c1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007c20:	4619      	mov	r1, r3
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f85c 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007c28:	e03f      	b.n	8007caa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c2e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00e      	beq.n	8007c54 <HAL_UART_IRQHandler+0x5a8>
 8007c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d008      	beq.n	8007c54 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007c4a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f000 ffe9 	bl	8008c24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007c52:	e02d      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007c54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00e      	beq.n	8007c7e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8007c60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d008      	beq.n	8007c7e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d01c      	beq.n	8007cae <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	4798      	blx	r3
    }
    return;
 8007c7c:	e017      	b.n	8007cae <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007c7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d012      	beq.n	8007cb0 <HAL_UART_IRQHandler+0x604>
 8007c8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d00c      	beq.n	8007cb0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8007c96:	6878      	ldr	r0, [r7, #4]
 8007c98:	f000 fdde 	bl	8008858 <UART_EndTransmit_IT>
    return;
 8007c9c:	e008      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
      return;
 8007c9e:	bf00      	nop
 8007ca0:	e006      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
    return;
 8007ca2:	bf00      	nop
 8007ca4:	e004      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
      return;
 8007ca6:	bf00      	nop
 8007ca8:	e002      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
      return;
 8007caa:	bf00      	nop
 8007cac:	e000      	b.n	8007cb0 <HAL_UART_IRQHandler+0x604>
    return;
 8007cae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8007cb0:	37e8      	adds	r7, #232	@ 0xe8
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}
 8007cb6:	bf00      	nop

08007cb8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b083      	sub	sp, #12
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007cc0:	bf00      	nop
 8007cc2:	370c      	adds	r7, #12
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007cd4:	bf00      	nop
 8007cd6:	370c      	adds	r7, #12
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr

08007ce0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b083      	sub	sp, #12
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
 8007ce8:	460b      	mov	r3, r1
 8007cea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007cec:	bf00      	nop
 8007cee:	370c      	adds	r7, #12
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007cf8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007cfc:	b08a      	sub	sp, #40	@ 0x28
 8007cfe:	af00      	add	r7, sp, #0
 8007d00:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007d02:	2300      	movs	r3, #0
 8007d04:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	689a      	ldr	r2, [r3, #8]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	691b      	ldr	r3, [r3, #16]
 8007d10:	431a      	orrs	r2, r3
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	695b      	ldr	r3, [r3, #20]
 8007d16:	431a      	orrs	r2, r3
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	69db      	ldr	r3, [r3, #28]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	681a      	ldr	r2, [r3, #0]
 8007d26:	4ba4      	ldr	r3, [pc, #656]	@ (8007fb8 <UART_SetConfig+0x2c0>)
 8007d28:	4013      	ands	r3, r2
 8007d2a:	68fa      	ldr	r2, [r7, #12]
 8007d2c:	6812      	ldr	r2, [r2, #0]
 8007d2e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007d30:	430b      	orrs	r3, r1
 8007d32:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	68da      	ldr	r2, [r3, #12]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	430a      	orrs	r2, r1
 8007d48:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	699b      	ldr	r3, [r3, #24]
 8007d4e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4a99      	ldr	r2, [pc, #612]	@ (8007fbc <UART_SetConfig+0x2c4>)
 8007d56:	4293      	cmp	r3, r2
 8007d58:	d004      	beq.n	8007d64 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	6a1b      	ldr	r3, [r3, #32]
 8007d5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d60:	4313      	orrs	r3, r2
 8007d62:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	689b      	ldr	r3, [r3, #8]
 8007d6a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d74:	430a      	orrs	r2, r1
 8007d76:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	4a90      	ldr	r2, [pc, #576]	@ (8007fc0 <UART_SetConfig+0x2c8>)
 8007d7e:	4293      	cmp	r3, r2
 8007d80:	d126      	bne.n	8007dd0 <UART_SetConfig+0xd8>
 8007d82:	4b90      	ldr	r3, [pc, #576]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007d84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d88:	f003 0303 	and.w	r3, r3, #3
 8007d8c:	2b03      	cmp	r3, #3
 8007d8e:	d81b      	bhi.n	8007dc8 <UART_SetConfig+0xd0>
 8007d90:	a201      	add	r2, pc, #4	@ (adr r2, 8007d98 <UART_SetConfig+0xa0>)
 8007d92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d96:	bf00      	nop
 8007d98:	08007da9 	.word	0x08007da9
 8007d9c:	08007db9 	.word	0x08007db9
 8007da0:	08007db1 	.word	0x08007db1
 8007da4:	08007dc1 	.word	0x08007dc1
 8007da8:	2301      	movs	r3, #1
 8007daa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dae:	e116      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007db0:	2302      	movs	r3, #2
 8007db2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007db6:	e112      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007db8:	2304      	movs	r3, #4
 8007dba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dbe:	e10e      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007dc0:	2308      	movs	r3, #8
 8007dc2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dc6:	e10a      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007dc8:	2310      	movs	r3, #16
 8007dca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007dce:	e106      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4a7c      	ldr	r2, [pc, #496]	@ (8007fc8 <UART_SetConfig+0x2d0>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d138      	bne.n	8007e4c <UART_SetConfig+0x154>
 8007dda:	4b7a      	ldr	r3, [pc, #488]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007de0:	f003 030c 	and.w	r3, r3, #12
 8007de4:	2b0c      	cmp	r3, #12
 8007de6:	d82d      	bhi.n	8007e44 <UART_SetConfig+0x14c>
 8007de8:	a201      	add	r2, pc, #4	@ (adr r2, 8007df0 <UART_SetConfig+0xf8>)
 8007dea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dee:	bf00      	nop
 8007df0:	08007e25 	.word	0x08007e25
 8007df4:	08007e45 	.word	0x08007e45
 8007df8:	08007e45 	.word	0x08007e45
 8007dfc:	08007e45 	.word	0x08007e45
 8007e00:	08007e35 	.word	0x08007e35
 8007e04:	08007e45 	.word	0x08007e45
 8007e08:	08007e45 	.word	0x08007e45
 8007e0c:	08007e45 	.word	0x08007e45
 8007e10:	08007e2d 	.word	0x08007e2d
 8007e14:	08007e45 	.word	0x08007e45
 8007e18:	08007e45 	.word	0x08007e45
 8007e1c:	08007e45 	.word	0x08007e45
 8007e20:	08007e3d 	.word	0x08007e3d
 8007e24:	2300      	movs	r3, #0
 8007e26:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e2a:	e0d8      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e2c:	2302      	movs	r3, #2
 8007e2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e32:	e0d4      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e34:	2304      	movs	r3, #4
 8007e36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e3a:	e0d0      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e3c:	2308      	movs	r3, #8
 8007e3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e42:	e0cc      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e44:	2310      	movs	r3, #16
 8007e46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e4a:	e0c8      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	4a5e      	ldr	r2, [pc, #376]	@ (8007fcc <UART_SetConfig+0x2d4>)
 8007e52:	4293      	cmp	r3, r2
 8007e54:	d125      	bne.n	8007ea2 <UART_SetConfig+0x1aa>
 8007e56:	4b5b      	ldr	r3, [pc, #364]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e5c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007e60:	2b30      	cmp	r3, #48	@ 0x30
 8007e62:	d016      	beq.n	8007e92 <UART_SetConfig+0x19a>
 8007e64:	2b30      	cmp	r3, #48	@ 0x30
 8007e66:	d818      	bhi.n	8007e9a <UART_SetConfig+0x1a2>
 8007e68:	2b20      	cmp	r3, #32
 8007e6a:	d00a      	beq.n	8007e82 <UART_SetConfig+0x18a>
 8007e6c:	2b20      	cmp	r3, #32
 8007e6e:	d814      	bhi.n	8007e9a <UART_SetConfig+0x1a2>
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d002      	beq.n	8007e7a <UART_SetConfig+0x182>
 8007e74:	2b10      	cmp	r3, #16
 8007e76:	d008      	beq.n	8007e8a <UART_SetConfig+0x192>
 8007e78:	e00f      	b.n	8007e9a <UART_SetConfig+0x1a2>
 8007e7a:	2300      	movs	r3, #0
 8007e7c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e80:	e0ad      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e82:	2302      	movs	r3, #2
 8007e84:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e88:	e0a9      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e8a:	2304      	movs	r3, #4
 8007e8c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e90:	e0a5      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e92:	2308      	movs	r3, #8
 8007e94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007e98:	e0a1      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007e9a:	2310      	movs	r3, #16
 8007e9c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ea0:	e09d      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a4a      	ldr	r2, [pc, #296]	@ (8007fd0 <UART_SetConfig+0x2d8>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d125      	bne.n	8007ef8 <UART_SetConfig+0x200>
 8007eac:	4b45      	ldr	r3, [pc, #276]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007eae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007eb2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007eb6:	2bc0      	cmp	r3, #192	@ 0xc0
 8007eb8:	d016      	beq.n	8007ee8 <UART_SetConfig+0x1f0>
 8007eba:	2bc0      	cmp	r3, #192	@ 0xc0
 8007ebc:	d818      	bhi.n	8007ef0 <UART_SetConfig+0x1f8>
 8007ebe:	2b80      	cmp	r3, #128	@ 0x80
 8007ec0:	d00a      	beq.n	8007ed8 <UART_SetConfig+0x1e0>
 8007ec2:	2b80      	cmp	r3, #128	@ 0x80
 8007ec4:	d814      	bhi.n	8007ef0 <UART_SetConfig+0x1f8>
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d002      	beq.n	8007ed0 <UART_SetConfig+0x1d8>
 8007eca:	2b40      	cmp	r3, #64	@ 0x40
 8007ecc:	d008      	beq.n	8007ee0 <UART_SetConfig+0x1e8>
 8007ece:	e00f      	b.n	8007ef0 <UART_SetConfig+0x1f8>
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ed6:	e082      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ed8:	2302      	movs	r3, #2
 8007eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ede:	e07e      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ee0:	2304      	movs	r3, #4
 8007ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ee6:	e07a      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ee8:	2308      	movs	r3, #8
 8007eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007eee:	e076      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ef0:	2310      	movs	r3, #16
 8007ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007ef6:	e072      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a35      	ldr	r2, [pc, #212]	@ (8007fd4 <UART_SetConfig+0x2dc>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d12a      	bne.n	8007f58 <UART_SetConfig+0x260>
 8007f02:	4b30      	ldr	r3, [pc, #192]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007f0c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f10:	d01a      	beq.n	8007f48 <UART_SetConfig+0x250>
 8007f12:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007f16:	d81b      	bhi.n	8007f50 <UART_SetConfig+0x258>
 8007f18:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f1c:	d00c      	beq.n	8007f38 <UART_SetConfig+0x240>
 8007f1e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f22:	d815      	bhi.n	8007f50 <UART_SetConfig+0x258>
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d003      	beq.n	8007f30 <UART_SetConfig+0x238>
 8007f28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f2c:	d008      	beq.n	8007f40 <UART_SetConfig+0x248>
 8007f2e:	e00f      	b.n	8007f50 <UART_SetConfig+0x258>
 8007f30:	2300      	movs	r3, #0
 8007f32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f36:	e052      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f38:	2302      	movs	r3, #2
 8007f3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f3e:	e04e      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f40:	2304      	movs	r3, #4
 8007f42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f46:	e04a      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f48:	2308      	movs	r3, #8
 8007f4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f4e:	e046      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f50:	2310      	movs	r3, #16
 8007f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f56:	e042      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a17      	ldr	r2, [pc, #92]	@ (8007fbc <UART_SetConfig+0x2c4>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d13a      	bne.n	8007fd8 <UART_SetConfig+0x2e0>
 8007f62:	4b18      	ldr	r3, [pc, #96]	@ (8007fc4 <UART_SetConfig+0x2cc>)
 8007f64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f68:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007f6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f70:	d01a      	beq.n	8007fa8 <UART_SetConfig+0x2b0>
 8007f72:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007f76:	d81b      	bhi.n	8007fb0 <UART_SetConfig+0x2b8>
 8007f78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f7c:	d00c      	beq.n	8007f98 <UART_SetConfig+0x2a0>
 8007f7e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007f82:	d815      	bhi.n	8007fb0 <UART_SetConfig+0x2b8>
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d003      	beq.n	8007f90 <UART_SetConfig+0x298>
 8007f88:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f8c:	d008      	beq.n	8007fa0 <UART_SetConfig+0x2a8>
 8007f8e:	e00f      	b.n	8007fb0 <UART_SetConfig+0x2b8>
 8007f90:	2300      	movs	r3, #0
 8007f92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f96:	e022      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007f98:	2302      	movs	r3, #2
 8007f9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007f9e:	e01e      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007fa0:	2304      	movs	r3, #4
 8007fa2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fa6:	e01a      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007fa8:	2308      	movs	r3, #8
 8007faa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fae:	e016      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007fb0:	2310      	movs	r3, #16
 8007fb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007fb6:	e012      	b.n	8007fde <UART_SetConfig+0x2e6>
 8007fb8:	efff69f3 	.word	0xefff69f3
 8007fbc:	40008000 	.word	0x40008000
 8007fc0:	40013800 	.word	0x40013800
 8007fc4:	40021000 	.word	0x40021000
 8007fc8:	40004400 	.word	0x40004400
 8007fcc:	40004800 	.word	0x40004800
 8007fd0:	40004c00 	.word	0x40004c00
 8007fd4:	40005000 	.word	0x40005000
 8007fd8:	2310      	movs	r3, #16
 8007fda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a9f      	ldr	r2, [pc, #636]	@ (8008260 <UART_SetConfig+0x568>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d17a      	bne.n	80080de <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007fe8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007fec:	2b08      	cmp	r3, #8
 8007fee:	d824      	bhi.n	800803a <UART_SetConfig+0x342>
 8007ff0:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff8 <UART_SetConfig+0x300>)
 8007ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff6:	bf00      	nop
 8007ff8:	0800801d 	.word	0x0800801d
 8007ffc:	0800803b 	.word	0x0800803b
 8008000:	08008025 	.word	0x08008025
 8008004:	0800803b 	.word	0x0800803b
 8008008:	0800802b 	.word	0x0800802b
 800800c:	0800803b 	.word	0x0800803b
 8008010:	0800803b 	.word	0x0800803b
 8008014:	0800803b 	.word	0x0800803b
 8008018:	08008033 	.word	0x08008033
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800801c:	f7fc f89e 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8008020:	61f8      	str	r0, [r7, #28]
        break;
 8008022:	e010      	b.n	8008046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008024:	4b8f      	ldr	r3, [pc, #572]	@ (8008264 <UART_SetConfig+0x56c>)
 8008026:	61fb      	str	r3, [r7, #28]
        break;
 8008028:	e00d      	b.n	8008046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800802a:	f7fb ffff 	bl	800402c <HAL_RCC_GetSysClockFreq>
 800802e:	61f8      	str	r0, [r7, #28]
        break;
 8008030:	e009      	b.n	8008046 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008032:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008036:	61fb      	str	r3, [r7, #28]
        break;
 8008038:	e005      	b.n	8008046 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800803a:	2300      	movs	r3, #0
 800803c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008044:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008046:	69fb      	ldr	r3, [r7, #28]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 80fb 	beq.w	8008244 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	685a      	ldr	r2, [r3, #4]
 8008052:	4613      	mov	r3, r2
 8008054:	005b      	lsls	r3, r3, #1
 8008056:	4413      	add	r3, r2
 8008058:	69fa      	ldr	r2, [r7, #28]
 800805a:	429a      	cmp	r2, r3
 800805c:	d305      	bcc.n	800806a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008064:	69fa      	ldr	r2, [r7, #28]
 8008066:	429a      	cmp	r2, r3
 8008068:	d903      	bls.n	8008072 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800806a:	2301      	movs	r3, #1
 800806c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008070:	e0e8      	b.n	8008244 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008072:	69fb      	ldr	r3, [r7, #28]
 8008074:	2200      	movs	r2, #0
 8008076:	461c      	mov	r4, r3
 8008078:	4615      	mov	r5, r2
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	022b      	lsls	r3, r5, #8
 8008084:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008088:	0222      	lsls	r2, r4, #8
 800808a:	68f9      	ldr	r1, [r7, #12]
 800808c:	6849      	ldr	r1, [r1, #4]
 800808e:	0849      	lsrs	r1, r1, #1
 8008090:	2000      	movs	r0, #0
 8008092:	4688      	mov	r8, r1
 8008094:	4681      	mov	r9, r0
 8008096:	eb12 0a08 	adds.w	sl, r2, r8
 800809a:	eb43 0b09 	adc.w	fp, r3, r9
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	685b      	ldr	r3, [r3, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	603b      	str	r3, [r7, #0]
 80080a6:	607a      	str	r2, [r7, #4]
 80080a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80080ac:	4650      	mov	r0, sl
 80080ae:	4659      	mov	r1, fp
 80080b0:	f7f8 f8de 	bl	8000270 <__aeabi_uldivmod>
 80080b4:	4602      	mov	r2, r0
 80080b6:	460b      	mov	r3, r1
 80080b8:	4613      	mov	r3, r2
 80080ba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80080bc:	69bb      	ldr	r3, [r7, #24]
 80080be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80080c2:	d308      	bcc.n	80080d6 <UART_SetConfig+0x3de>
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80080ca:	d204      	bcs.n	80080d6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	69ba      	ldr	r2, [r7, #24]
 80080d2:	60da      	str	r2, [r3, #12]
 80080d4:	e0b6      	b.n	8008244 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80080dc:	e0b2      	b.n	8008244 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	69db      	ldr	r3, [r3, #28]
 80080e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80080e6:	d15e      	bne.n	80081a6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80080e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80080ec:	2b08      	cmp	r3, #8
 80080ee:	d828      	bhi.n	8008142 <UART_SetConfig+0x44a>
 80080f0:	a201      	add	r2, pc, #4	@ (adr r2, 80080f8 <UART_SetConfig+0x400>)
 80080f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080f6:	bf00      	nop
 80080f8:	0800811d 	.word	0x0800811d
 80080fc:	08008125 	.word	0x08008125
 8008100:	0800812d 	.word	0x0800812d
 8008104:	08008143 	.word	0x08008143
 8008108:	08008133 	.word	0x08008133
 800810c:	08008143 	.word	0x08008143
 8008110:	08008143 	.word	0x08008143
 8008114:	08008143 	.word	0x08008143
 8008118:	0800813b 	.word	0x0800813b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800811c:	f7fc f81e 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 8008120:	61f8      	str	r0, [r7, #28]
        break;
 8008122:	e014      	b.n	800814e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008124:	f7fc f830 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 8008128:	61f8      	str	r0, [r7, #28]
        break;
 800812a:	e010      	b.n	800814e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800812c:	4b4d      	ldr	r3, [pc, #308]	@ (8008264 <UART_SetConfig+0x56c>)
 800812e:	61fb      	str	r3, [r7, #28]
        break;
 8008130:	e00d      	b.n	800814e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008132:	f7fb ff7b 	bl	800402c <HAL_RCC_GetSysClockFreq>
 8008136:	61f8      	str	r0, [r7, #28]
        break;
 8008138:	e009      	b.n	800814e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800813a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800813e:	61fb      	str	r3, [r7, #28]
        break;
 8008140:	e005      	b.n	800814e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800814c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800814e:	69fb      	ldr	r3, [r7, #28]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d077      	beq.n	8008244 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008154:	69fb      	ldr	r3, [r7, #28]
 8008156:	005a      	lsls	r2, r3, #1
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	085b      	lsrs	r3, r3, #1
 800815e:	441a      	add	r2, r3
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	fbb2 f3f3 	udiv	r3, r2, r3
 8008168:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	2b0f      	cmp	r3, #15
 800816e:	d916      	bls.n	800819e <UART_SetConfig+0x4a6>
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008176:	d212      	bcs.n	800819e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008178:	69bb      	ldr	r3, [r7, #24]
 800817a:	b29b      	uxth	r3, r3
 800817c:	f023 030f 	bic.w	r3, r3, #15
 8008180:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008182:	69bb      	ldr	r3, [r7, #24]
 8008184:	085b      	lsrs	r3, r3, #1
 8008186:	b29b      	uxth	r3, r3
 8008188:	f003 0307 	and.w	r3, r3, #7
 800818c:	b29a      	uxth	r2, r3
 800818e:	8afb      	ldrh	r3, [r7, #22]
 8008190:	4313      	orrs	r3, r2
 8008192:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	8afa      	ldrh	r2, [r7, #22]
 800819a:	60da      	str	r2, [r3, #12]
 800819c:	e052      	b.n	8008244 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800819e:	2301      	movs	r3, #1
 80081a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80081a4:	e04e      	b.n	8008244 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80081a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80081aa:	2b08      	cmp	r3, #8
 80081ac:	d827      	bhi.n	80081fe <UART_SetConfig+0x506>
 80081ae:	a201      	add	r2, pc, #4	@ (adr r2, 80081b4 <UART_SetConfig+0x4bc>)
 80081b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081b4:	080081d9 	.word	0x080081d9
 80081b8:	080081e1 	.word	0x080081e1
 80081bc:	080081e9 	.word	0x080081e9
 80081c0:	080081ff 	.word	0x080081ff
 80081c4:	080081ef 	.word	0x080081ef
 80081c8:	080081ff 	.word	0x080081ff
 80081cc:	080081ff 	.word	0x080081ff
 80081d0:	080081ff 	.word	0x080081ff
 80081d4:	080081f7 	.word	0x080081f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80081d8:	f7fb ffc0 	bl	800415c <HAL_RCC_GetPCLK1Freq>
 80081dc:	61f8      	str	r0, [r7, #28]
        break;
 80081de:	e014      	b.n	800820a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80081e0:	f7fb ffd2 	bl	8004188 <HAL_RCC_GetPCLK2Freq>
 80081e4:	61f8      	str	r0, [r7, #28]
        break;
 80081e6:	e010      	b.n	800820a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80081e8:	4b1e      	ldr	r3, [pc, #120]	@ (8008264 <UART_SetConfig+0x56c>)
 80081ea:	61fb      	str	r3, [r7, #28]
        break;
 80081ec:	e00d      	b.n	800820a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80081ee:	f7fb ff1d 	bl	800402c <HAL_RCC_GetSysClockFreq>
 80081f2:	61f8      	str	r0, [r7, #28]
        break;
 80081f4:	e009      	b.n	800820a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081fa:	61fb      	str	r3, [r7, #28]
        break;
 80081fc:	e005      	b.n	800820a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80081fe:	2300      	movs	r3, #0
 8008200:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008202:	2301      	movs	r3, #1
 8008204:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008208:	bf00      	nop
    }

    if (pclk != 0U)
 800820a:	69fb      	ldr	r3, [r7, #28]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d019      	beq.n	8008244 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	085a      	lsrs	r2, r3, #1
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	441a      	add	r2, r3
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008222:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008224:	69bb      	ldr	r3, [r7, #24]
 8008226:	2b0f      	cmp	r3, #15
 8008228:	d909      	bls.n	800823e <UART_SetConfig+0x546>
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008230:	d205      	bcs.n	800823e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008232:	69bb      	ldr	r3, [r7, #24]
 8008234:	b29a      	uxth	r2, r3
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	60da      	str	r2, [r3, #12]
 800823c:	e002      	b.n	8008244 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	2200      	movs	r2, #0
 8008248:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	2200      	movs	r2, #0
 800824e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008250:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008254:	4618      	mov	r0, r3
 8008256:	3728      	adds	r7, #40	@ 0x28
 8008258:	46bd      	mov	sp, r7
 800825a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800825e:	bf00      	nop
 8008260:	40008000 	.word	0x40008000
 8008264:	00f42400 	.word	0x00f42400

08008268 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008268:	b480      	push	{r7}
 800826a:	b083      	sub	sp, #12
 800826c:	af00      	add	r7, sp, #0
 800826e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008274:	f003 0308 	and.w	r3, r3, #8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00a      	beq.n	8008292 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	685b      	ldr	r3, [r3, #4]
 8008282:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	430a      	orrs	r2, r1
 8008290:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008296:	f003 0301 	and.w	r3, r3, #1
 800829a:	2b00      	cmp	r3, #0
 800829c:	d00a      	beq.n	80082b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	430a      	orrs	r2, r1
 80082b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082b8:	f003 0302 	and.w	r3, r3, #2
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d00a      	beq.n	80082d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	685b      	ldr	r3, [r3, #4]
 80082c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	430a      	orrs	r2, r1
 80082d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082da:	f003 0304 	and.w	r3, r3, #4
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00a      	beq.n	80082f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	430a      	orrs	r2, r1
 80082f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80082fc:	f003 0310 	and.w	r3, r3, #16
 8008300:	2b00      	cmp	r3, #0
 8008302:	d00a      	beq.n	800831a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	430a      	orrs	r2, r1
 8008318:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800831e:	f003 0320 	and.w	r3, r3, #32
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00a      	beq.n	800833c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	430a      	orrs	r2, r1
 800833a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008344:	2b00      	cmp	r3, #0
 8008346:	d01a      	beq.n	800837e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	685b      	ldr	r3, [r3, #4]
 800834e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	430a      	orrs	r2, r1
 800835c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008362:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008366:	d10a      	bne.n	800837e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	685b      	ldr	r3, [r3, #4]
 800836e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	430a      	orrs	r2, r1
 800837c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008386:	2b00      	cmp	r3, #0
 8008388:	d00a      	beq.n	80083a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	685b      	ldr	r3, [r3, #4]
 8008390:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	430a      	orrs	r2, r1
 800839e:	605a      	str	r2, [r3, #4]
  }
}
 80083a0:	bf00      	nop
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b098      	sub	sp, #96	@ 0x60
 80083b0:	af02      	add	r7, sp, #8
 80083b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80083bc:	f7f9 fd6e 	bl	8001e9c <HAL_GetTick>
 80083c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f003 0308 	and.w	r3, r3, #8
 80083cc:	2b08      	cmp	r3, #8
 80083ce:	d12e      	bne.n	800842e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083d8:	2200      	movs	r2, #0
 80083da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 f88c 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d021      	beq.n	800842e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083f2:	e853 3f00 	ldrex	r3, [r3]
 80083f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	461a      	mov	r2, r3
 8008406:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008408:	647b      	str	r3, [r7, #68]	@ 0x44
 800840a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800840c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800840e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008410:	e841 2300 	strex	r3, r2, [r1]
 8008414:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1e6      	bne.n	80083ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2220      	movs	r2, #32
 8008420:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2200      	movs	r2, #0
 8008426:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e062      	b.n	80084f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0304 	and.w	r3, r3, #4
 8008438:	2b04      	cmp	r3, #4
 800843a:	d149      	bne.n	80084d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800843c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008440:	9300      	str	r3, [sp, #0]
 8008442:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008444:	2200      	movs	r2, #0
 8008446:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f000 f856 	bl	80084fc <UART_WaitOnFlagUntilTimeout>
 8008450:	4603      	mov	r3, r0
 8008452:	2b00      	cmp	r3, #0
 8008454:	d03c      	beq.n	80084d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800845c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800845e:	e853 3f00 	ldrex	r3, [r3]
 8008462:	623b      	str	r3, [r7, #32]
   return(result);
 8008464:	6a3b      	ldr	r3, [r7, #32]
 8008466:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800846a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	461a      	mov	r2, r3
 8008472:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008474:	633b      	str	r3, [r7, #48]	@ 0x30
 8008476:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008478:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800847a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800847c:	e841 2300 	strex	r3, r2, [r1]
 8008480:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008482:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008484:	2b00      	cmp	r3, #0
 8008486:	d1e6      	bne.n	8008456 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	3308      	adds	r3, #8
 800848e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	e853 3f00 	ldrex	r3, [r3]
 8008496:	60fb      	str	r3, [r7, #12]
   return(result);
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	f023 0301 	bic.w	r3, r3, #1
 800849e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	3308      	adds	r3, #8
 80084a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80084a8:	61fa      	str	r2, [r7, #28]
 80084aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ac:	69b9      	ldr	r1, [r7, #24]
 80084ae:	69fa      	ldr	r2, [r7, #28]
 80084b0:	e841 2300 	strex	r3, r2, [r1]
 80084b4:	617b      	str	r3, [r7, #20]
   return(result);
 80084b6:	697b      	ldr	r3, [r7, #20]
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1e5      	bne.n	8008488 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2220      	movs	r2, #32
 80084c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	2200      	movs	r2, #0
 80084c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084cc:	2303      	movs	r3, #3
 80084ce:	e011      	b.n	80084f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2220      	movs	r2, #32
 80084d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2220      	movs	r2, #32
 80084da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	2200      	movs	r2, #0
 80084e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2200      	movs	r2, #0
 80084e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	2200      	movs	r2, #0
 80084ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80084f2:	2300      	movs	r3, #0
}
 80084f4:	4618      	mov	r0, r3
 80084f6:	3758      	adds	r7, #88	@ 0x58
 80084f8:	46bd      	mov	sp, r7
 80084fa:	bd80      	pop	{r7, pc}

080084fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084fc:	b580      	push	{r7, lr}
 80084fe:	b084      	sub	sp, #16
 8008500:	af00      	add	r7, sp, #0
 8008502:	60f8      	str	r0, [r7, #12]
 8008504:	60b9      	str	r1, [r7, #8]
 8008506:	603b      	str	r3, [r7, #0]
 8008508:	4613      	mov	r3, r2
 800850a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800850c:	e04f      	b.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800850e:	69bb      	ldr	r3, [r7, #24]
 8008510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008514:	d04b      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008516:	f7f9 fcc1 	bl	8001e9c <HAL_GetTick>
 800851a:	4602      	mov	r2, r0
 800851c:	683b      	ldr	r3, [r7, #0]
 800851e:	1ad3      	subs	r3, r2, r3
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	429a      	cmp	r2, r3
 8008524:	d302      	bcc.n	800852c <UART_WaitOnFlagUntilTimeout+0x30>
 8008526:	69bb      	ldr	r3, [r7, #24]
 8008528:	2b00      	cmp	r3, #0
 800852a:	d101      	bne.n	8008530 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800852c:	2303      	movs	r3, #3
 800852e:	e04e      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	f003 0304 	and.w	r3, r3, #4
 800853a:	2b00      	cmp	r3, #0
 800853c:	d037      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	2b80      	cmp	r3, #128	@ 0x80
 8008542:	d034      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8008544:	68bb      	ldr	r3, [r7, #8]
 8008546:	2b40      	cmp	r3, #64	@ 0x40
 8008548:	d031      	beq.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	69db      	ldr	r3, [r3, #28]
 8008550:	f003 0308 	and.w	r3, r3, #8
 8008554:	2b08      	cmp	r3, #8
 8008556:	d110      	bne.n	800857a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	2208      	movs	r2, #8
 800855e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f000 f8ff 	bl	8008764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2208      	movs	r2, #8
 800856a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8008576:	2301      	movs	r3, #1
 8008578:	e029      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	69db      	ldr	r3, [r3, #28]
 8008580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008584:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008588:	d111      	bne.n	80085ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008592:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008594:	68f8      	ldr	r0, [r7, #12]
 8008596:	f000 f8e5 	bl	8008764 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	2220      	movs	r2, #32
 800859e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80085aa:	2303      	movs	r3, #3
 80085ac:	e00f      	b.n	80085ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	69da      	ldr	r2, [r3, #28]
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	4013      	ands	r3, r2
 80085b8:	68ba      	ldr	r2, [r7, #8]
 80085ba:	429a      	cmp	r2, r3
 80085bc:	bf0c      	ite	eq
 80085be:	2301      	moveq	r3, #1
 80085c0:	2300      	movne	r3, #0
 80085c2:	b2db      	uxtb	r3, r3
 80085c4:	461a      	mov	r2, r3
 80085c6:	79fb      	ldrb	r3, [r7, #7]
 80085c8:	429a      	cmp	r2, r3
 80085ca:	d0a0      	beq.n	800850e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085cc:	2300      	movs	r3, #0
}
 80085ce:	4618      	mov	r0, r3
 80085d0:	3710      	adds	r7, #16
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}
	...

080085d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085d8:	b480      	push	{r7}
 80085da:	b097      	sub	sp, #92	@ 0x5c
 80085dc:	af00      	add	r7, sp, #0
 80085de:	60f8      	str	r0, [r7, #12]
 80085e0:	60b9      	str	r1, [r7, #8]
 80085e2:	4613      	mov	r3, r2
 80085e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	88fa      	ldrh	r2, [r7, #6]
 80085f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	88fa      	ldrh	r2, [r7, #6]
 80085f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	2200      	movs	r2, #0
 8008600:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	689b      	ldr	r3, [r3, #8]
 8008606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860a:	d10e      	bne.n	800862a <UART_Start_Receive_IT+0x52>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	691b      	ldr	r3, [r3, #16]
 8008610:	2b00      	cmp	r3, #0
 8008612:	d105      	bne.n	8008620 <UART_Start_Receive_IT+0x48>
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800861a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800861e:	e02d      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 8008620:	68fb      	ldr	r3, [r7, #12]
 8008622:	22ff      	movs	r2, #255	@ 0xff
 8008624:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008628:	e028      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	689b      	ldr	r3, [r3, #8]
 800862e:	2b00      	cmp	r3, #0
 8008630:	d10d      	bne.n	800864e <UART_Start_Receive_IT+0x76>
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	691b      	ldr	r3, [r3, #16]
 8008636:	2b00      	cmp	r3, #0
 8008638:	d104      	bne.n	8008644 <UART_Start_Receive_IT+0x6c>
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	22ff      	movs	r2, #255	@ 0xff
 800863e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008642:	e01b      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	227f      	movs	r2, #127	@ 0x7f
 8008648:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800864c:	e016      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	689b      	ldr	r3, [r3, #8]
 8008652:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008656:	d10d      	bne.n	8008674 <UART_Start_Receive_IT+0x9c>
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	691b      	ldr	r3, [r3, #16]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d104      	bne.n	800866a <UART_Start_Receive_IT+0x92>
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	227f      	movs	r2, #127	@ 0x7f
 8008664:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008668:	e008      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	223f      	movs	r2, #63	@ 0x3f
 800866e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8008672:	e003      	b.n	800867c <UART_Start_Receive_IT+0xa4>
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	2200      	movs	r2, #0
 8008678:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	2200      	movs	r2, #0
 8008680:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	2222      	movs	r2, #34	@ 0x22
 8008688:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3308      	adds	r3, #8
 8008692:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008696:	e853 3f00 	ldrex	r3, [r3]
 800869a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800869c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800869e:	f043 0301 	orr.w	r3, r3, #1
 80086a2:	657b      	str	r3, [r7, #84]	@ 0x54
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3308      	adds	r3, #8
 80086aa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80086ac:	64ba      	str	r2, [r7, #72]	@ 0x48
 80086ae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80086b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086b4:	e841 2300 	strex	r3, r2, [r1]
 80086b8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80086ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e5      	bne.n	800868c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80086c8:	d107      	bne.n	80086da <UART_Start_Receive_IT+0x102>
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d103      	bne.n	80086da <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	4a21      	ldr	r2, [pc, #132]	@ (800875c <UART_Start_Receive_IT+0x184>)
 80086d6:	669a      	str	r2, [r3, #104]	@ 0x68
 80086d8:	e002      	b.n	80086e0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	4a20      	ldr	r2, [pc, #128]	@ (8008760 <UART_Start_Receive_IT+0x188>)
 80086de:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d019      	beq.n	800871c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086f0:	e853 3f00 	ldrex	r3, [r3]
 80086f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 80086fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	461a      	mov	r2, r3
 8008704:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008706:	637b      	str	r3, [r7, #52]	@ 0x34
 8008708:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800870c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800870e:	e841 2300 	strex	r3, r2, [r1]
 8008712:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008714:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008716:	2b00      	cmp	r3, #0
 8008718:	d1e6      	bne.n	80086e8 <UART_Start_Receive_IT+0x110>
 800871a:	e018      	b.n	800874e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008722:	697b      	ldr	r3, [r7, #20]
 8008724:	e853 3f00 	ldrex	r3, [r3]
 8008728:	613b      	str	r3, [r7, #16]
   return(result);
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	f043 0320 	orr.w	r3, r3, #32
 8008730:	653b      	str	r3, [r7, #80]	@ 0x50
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800873a:	623b      	str	r3, [r7, #32]
 800873c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800873e:	69f9      	ldr	r1, [r7, #28]
 8008740:	6a3a      	ldr	r2, [r7, #32]
 8008742:	e841 2300 	strex	r3, r2, [r1]
 8008746:	61bb      	str	r3, [r7, #24]
   return(result);
 8008748:	69bb      	ldr	r3, [r7, #24]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1e6      	bne.n	800871c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800874e:	2300      	movs	r3, #0
}
 8008750:	4618      	mov	r0, r3
 8008752:	375c      	adds	r7, #92	@ 0x5c
 8008754:	46bd      	mov	sp, r7
 8008756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800875a:	4770      	bx	lr
 800875c:	08008a69 	.word	0x08008a69
 8008760:	080088ad 	.word	0x080088ad

08008764 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008764:	b480      	push	{r7}
 8008766:	b095      	sub	sp, #84	@ 0x54
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008774:	e853 3f00 	ldrex	r3, [r3]
 8008778:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800877a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008780:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	461a      	mov	r2, r3
 8008788:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800878a:	643b      	str	r3, [r7, #64]	@ 0x40
 800878c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800878e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008790:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008792:	e841 2300 	strex	r3, r2, [r1]
 8008796:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800879a:	2b00      	cmp	r3, #0
 800879c:	d1e6      	bne.n	800876c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	3308      	adds	r3, #8
 80087a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087a6:	6a3b      	ldr	r3, [r7, #32]
 80087a8:	e853 3f00 	ldrex	r3, [r3]
 80087ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80087ae:	69fb      	ldr	r3, [r7, #28]
 80087b0:	f023 0301 	bic.w	r3, r3, #1
 80087b4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	3308      	adds	r3, #8
 80087bc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087be:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087c6:	e841 2300 	strex	r3, r2, [r1]
 80087ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d1e5      	bne.n	800879e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	d118      	bne.n	800880c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	e853 3f00 	ldrex	r3, [r3]
 80087e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80087e8:	68bb      	ldr	r3, [r7, #8]
 80087ea:	f023 0310 	bic.w	r3, r3, #16
 80087ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	681b      	ldr	r3, [r3, #0]
 80087f4:	461a      	mov	r2, r3
 80087f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087f8:	61bb      	str	r3, [r7, #24]
 80087fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087fc:	6979      	ldr	r1, [r7, #20]
 80087fe:	69ba      	ldr	r2, [r7, #24]
 8008800:	e841 2300 	strex	r3, r2, [r1]
 8008804:	613b      	str	r3, [r7, #16]
   return(result);
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	2b00      	cmp	r3, #0
 800880a:	d1e6      	bne.n	80087da <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	2220      	movs	r2, #32
 8008810:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2200      	movs	r2, #0
 8008818:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008820:	bf00      	nop
 8008822:	3754      	adds	r7, #84	@ 0x54
 8008824:	46bd      	mov	sp, r7
 8008826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882a:	4770      	bx	lr

0800882c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800882c:	b580      	push	{r7, lr}
 800882e:	b084      	sub	sp, #16
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008838:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2200      	movs	r2, #0
 800883e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800884a:	68f8      	ldr	r0, [r7, #12]
 800884c:	f7ff fa3e 	bl	8007ccc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008850:	bf00      	nop
 8008852:	3710      	adds	r7, #16
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008858:	b580      	push	{r7, lr}
 800885a:	b088      	sub	sp, #32
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	60bb      	str	r3, [r7, #8]
   return(result);
 800886e:	68bb      	ldr	r3, [r7, #8]
 8008870:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008874:	61fb      	str	r3, [r7, #28]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	461a      	mov	r2, r3
 800887c:	69fb      	ldr	r3, [r7, #28]
 800887e:	61bb      	str	r3, [r7, #24]
 8008880:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008882:	6979      	ldr	r1, [r7, #20]
 8008884:	69ba      	ldr	r2, [r7, #24]
 8008886:	e841 2300 	strex	r3, r2, [r1]
 800888a:	613b      	str	r3, [r7, #16]
   return(result);
 800888c:	693b      	ldr	r3, [r7, #16]
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1e6      	bne.n	8008860 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	2220      	movs	r2, #32
 8008896:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2200      	movs	r2, #0
 800889c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f7ff fa0a 	bl	8007cb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80088a4:	bf00      	nop
 80088a6:	3720      	adds	r7, #32
 80088a8:	46bd      	mov	sp, r7
 80088aa:	bd80      	pop	{r7, pc}

080088ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80088ac:	b580      	push	{r7, lr}
 80088ae:	b09c      	sub	sp, #112	@ 0x70
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80088ba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80088c4:	2b22      	cmp	r3, #34	@ 0x22
 80088c6:	f040 80be 	bne.w	8008a46 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80088d0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80088d4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80088d8:	b2d9      	uxtb	r1, r3
 80088da:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80088de:	b2da      	uxtb	r2, r3
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088e4:	400a      	ands	r2, r1
 80088e6:	b2d2      	uxtb	r2, r2
 80088e8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ee:	1c5a      	adds	r2, r3, #1
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	3b01      	subs	r3, #1
 80088fe:	b29a      	uxth	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800890c:	b29b      	uxth	r3, r3
 800890e:	2b00      	cmp	r3, #0
 8008910:	f040 80a3 	bne.w	8008a5a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800891a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008924:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008928:	66bb      	str	r3, [r7, #104]	@ 0x68
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	461a      	mov	r2, r3
 8008930:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008932:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008934:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008936:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008938:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800893a:	e841 2300 	strex	r3, r2, [r1]
 800893e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008940:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008942:	2b00      	cmp	r3, #0
 8008944:	d1e6      	bne.n	8008914 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	3308      	adds	r3, #8
 800894c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800894e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008950:	e853 3f00 	ldrex	r3, [r3]
 8008954:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008958:	f023 0301 	bic.w	r3, r3, #1
 800895c:	667b      	str	r3, [r7, #100]	@ 0x64
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	3308      	adds	r3, #8
 8008964:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008966:	647a      	str	r2, [r7, #68]	@ 0x44
 8008968:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800896a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800896c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800896e:	e841 2300 	strex	r3, r2, [r1]
 8008972:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008974:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008976:	2b00      	cmp	r3, #0
 8008978:	d1e5      	bne.n	8008946 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2220      	movs	r2, #32
 800897e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2200      	movs	r2, #0
 8008986:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	2200      	movs	r2, #0
 800898c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a34      	ldr	r2, [pc, #208]	@ (8008a64 <UART_RxISR_8BIT+0x1b8>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d01f      	beq.n	80089d8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	685b      	ldr	r3, [r3, #4]
 800899e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d018      	beq.n	80089d8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80089ae:	e853 3f00 	ldrex	r3, [r3]
 80089b2:	623b      	str	r3, [r7, #32]
   return(result);
 80089b4:	6a3b      	ldr	r3, [r7, #32]
 80089b6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80089ba:	663b      	str	r3, [r7, #96]	@ 0x60
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	461a      	mov	r2, r3
 80089c2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80089c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80089c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089c8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80089ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089cc:	e841 2300 	strex	r3, r2, [r1]
 80089d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80089d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d1e6      	bne.n	80089a6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80089dc:	2b01      	cmp	r3, #1
 80089de:	d12e      	bne.n	8008a3e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2200      	movs	r2, #0
 80089e4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	e853 3f00 	ldrex	r3, [r3]
 80089f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f023 0310 	bic.w	r3, r3, #16
 80089fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	461a      	mov	r2, r3
 8008a02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008a04:	61fb      	str	r3, [r7, #28]
 8008a06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a08:	69b9      	ldr	r1, [r7, #24]
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	e841 2300 	strex	r3, r2, [r1]
 8008a10:	617b      	str	r3, [r7, #20]
   return(result);
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d1e6      	bne.n	80089e6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	69db      	ldr	r3, [r3, #28]
 8008a1e:	f003 0310 	and.w	r3, r3, #16
 8008a22:	2b10      	cmp	r3, #16
 8008a24:	d103      	bne.n	8008a2e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2210      	movs	r2, #16
 8008a2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008a34:	4619      	mov	r1, r3
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f7ff f952 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a3c:	e00d      	b.n	8008a5a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f7f9 f9ba 	bl	8001db8 <HAL_UART_RxCpltCallback>
}
 8008a44:	e009      	b.n	8008a5a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	8b1b      	ldrh	r3, [r3, #24]
 8008a4c:	b29a      	uxth	r2, r3
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f042 0208 	orr.w	r2, r2, #8
 8008a56:	b292      	uxth	r2, r2
 8008a58:	831a      	strh	r2, [r3, #24]
}
 8008a5a:	bf00      	nop
 8008a5c:	3770      	adds	r7, #112	@ 0x70
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	40008000 	.word	0x40008000

08008a68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b09c      	sub	sp, #112	@ 0x70
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008a76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008a80:	2b22      	cmp	r3, #34	@ 0x22
 8008a82:	f040 80be 	bne.w	8008c02 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008a8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a94:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8008a96:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8008a9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8008a9e:	4013      	ands	r3, r2
 8008aa0:	b29a      	uxth	r2, r3
 8008aa2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008aa4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008aaa:	1c9a      	adds	r2, r3, #2
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	3b01      	subs	r3, #1
 8008aba:	b29a      	uxth	r2, r3
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8008ac8:	b29b      	uxth	r3, r3
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	f040 80a3 	bne.w	8008c16 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ad6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ad8:	e853 3f00 	ldrex	r3, [r3]
 8008adc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008ade:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008ae0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008ae4:	667b      	str	r3, [r7, #100]	@ 0x64
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	461a      	mov	r2, r3
 8008aec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008aee:	657b      	str	r3, [r7, #84]	@ 0x54
 8008af0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008af2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008af4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008af6:	e841 2300 	strex	r3, r2, [r1]
 8008afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d1e6      	bne.n	8008ad0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	3308      	adds	r3, #8
 8008b08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b0c:	e853 3f00 	ldrex	r3, [r3]
 8008b10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b14:	f023 0301 	bic.w	r3, r3, #1
 8008b18:	663b      	str	r3, [r7, #96]	@ 0x60
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	3308      	adds	r3, #8
 8008b20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008b22:	643a      	str	r2, [r7, #64]	@ 0x40
 8008b24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008b28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008b2a:	e841 2300 	strex	r3, r2, [r1]
 8008b2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008b30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008b32:	2b00      	cmp	r3, #0
 8008b34:	d1e5      	bne.n	8008b02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2220      	movs	r2, #32
 8008b3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2200      	movs	r2, #0
 8008b42:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a34      	ldr	r2, [pc, #208]	@ (8008c20 <UART_RxISR_16BIT+0x1b8>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d01f      	beq.n	8008b94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	685b      	ldr	r3, [r3, #4]
 8008b5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d018      	beq.n	8008b94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b68:	6a3b      	ldr	r3, [r7, #32]
 8008b6a:	e853 3f00 	ldrex	r3, [r3]
 8008b6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008b70:	69fb      	ldr	r3, [r7, #28]
 8008b72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8008b76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	461a      	mov	r2, r3
 8008b7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008b80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b88:	e841 2300 	strex	r3, r2, [r1]
 8008b8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d1e6      	bne.n	8008b62 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008b98:	2b01      	cmp	r3, #1
 8008b9a:	d12e      	bne.n	8008bfa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	2200      	movs	r2, #0
 8008ba0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	e853 3f00 	ldrex	r3, [r3]
 8008bae:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	f023 0310 	bic.w	r3, r3, #16
 8008bb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008bc0:	61bb      	str	r3, [r7, #24]
 8008bc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bc4:	6979      	ldr	r1, [r7, #20]
 8008bc6:	69ba      	ldr	r2, [r7, #24]
 8008bc8:	e841 2300 	strex	r3, r2, [r1]
 8008bcc:	613b      	str	r3, [r7, #16]
   return(result);
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d1e6      	bne.n	8008ba2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	69db      	ldr	r3, [r3, #28]
 8008bda:	f003 0310 	and.w	r3, r3, #16
 8008bde:	2b10      	cmp	r3, #16
 8008be0:	d103      	bne.n	8008bea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2210      	movs	r2, #16
 8008be8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008bf0:	4619      	mov	r1, r3
 8008bf2:	6878      	ldr	r0, [r7, #4]
 8008bf4:	f7ff f874 	bl	8007ce0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008bf8:	e00d      	b.n	8008c16 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8008bfa:	6878      	ldr	r0, [r7, #4]
 8008bfc:	f7f9 f8dc 	bl	8001db8 <HAL_UART_RxCpltCallback>
}
 8008c00:	e009      	b.n	8008c16 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	8b1b      	ldrh	r3, [r3, #24]
 8008c08:	b29a      	uxth	r2, r3
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f042 0208 	orr.w	r2, r2, #8
 8008c12:	b292      	uxth	r2, r2
 8008c14:	831a      	strh	r2, [r3, #24]
}
 8008c16:	bf00      	nop
 8008c18:	3770      	adds	r7, #112	@ 0x70
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	bd80      	pop	{r7, pc}
 8008c1e:	bf00      	nop
 8008c20:	40008000 	.word	0x40008000

08008c24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c24:	b480      	push	{r7}
 8008c26:	b083      	sub	sp, #12
 8008c28:	af00      	add	r7, sp, #0
 8008c2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c2c:	bf00      	nop
 8008c2e:	370c      	adds	r7, #12
 8008c30:	46bd      	mov	sp, r7
 8008c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c36:	4770      	bx	lr

08008c38 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008c38:	b480      	push	{r7}
 8008c3a:	b085      	sub	sp, #20
 8008c3c:	af00      	add	r7, sp, #0
 8008c3e:	4603      	mov	r3, r0
 8008c40:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008c42:	2300      	movs	r3, #0
 8008c44:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008c46:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008c4a:	2b84      	cmp	r3, #132	@ 0x84
 8008c4c:	d005      	beq.n	8008c5a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008c4e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	4413      	add	r3, r2
 8008c56:	3303      	adds	r3, #3
 8008c58:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
}
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	3714      	adds	r7, #20
 8008c60:	46bd      	mov	sp, r7
 8008c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c66:	4770      	bx	lr

08008c68 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008c6c:	f000 fe3a 	bl	80098e4 <vTaskStartScheduler>
  
  return osOK;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008c76:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c78:	b089      	sub	sp, #36	@ 0x24
 8008c7a:	af04      	add	r7, sp, #16
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	695b      	ldr	r3, [r3, #20]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d020      	beq.n	8008cca <osThreadCreate+0x54>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	699b      	ldr	r3, [r3, #24]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	d01c      	beq.n	8008cca <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685c      	ldr	r4, [r3, #4]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	691e      	ldr	r6, [r3, #16]
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7ff ffc8 	bl	8008c38 <makeFreeRtosPriority>
 8008ca8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	695b      	ldr	r3, [r3, #20]
 8008cae:	687a      	ldr	r2, [r7, #4]
 8008cb0:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cb2:	9202      	str	r2, [sp, #8]
 8008cb4:	9301      	str	r3, [sp, #4]
 8008cb6:	9100      	str	r1, [sp, #0]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	4632      	mov	r2, r6
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	4620      	mov	r0, r4
 8008cc0:	f000 fc2a 	bl	8009518 <xTaskCreateStatic>
 8008cc4:	4603      	mov	r3, r0
 8008cc6:	60fb      	str	r3, [r7, #12]
 8008cc8:	e01c      	b.n	8008d04 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685c      	ldr	r4, [r3, #4]
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cd6:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f7ff ffaa 	bl	8008c38 <makeFreeRtosPriority>
 8008ce4:	4602      	mov	r2, r0
 8008ce6:	f107 030c 	add.w	r3, r7, #12
 8008cea:	9301      	str	r3, [sp, #4]
 8008cec:	9200      	str	r2, [sp, #0]
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	4632      	mov	r2, r6
 8008cf2:	4629      	mov	r1, r5
 8008cf4:	4620      	mov	r0, r4
 8008cf6:	f000 fc6f 	bl	80095d8 <xTaskCreate>
 8008cfa:	4603      	mov	r3, r0
 8008cfc:	2b01      	cmp	r3, #1
 8008cfe:	d001      	beq.n	8008d04 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008d00:	2300      	movs	r3, #0
 8008d02:	e000      	b.n	8008d06 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008d04:	68fb      	ldr	r3, [r7, #12]
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3714      	adds	r7, #20
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008d0e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008d0e:	b580      	push	{r7, lr}
 8008d10:	b084      	sub	sp, #16
 8008d12:	af00      	add	r7, sp, #0
 8008d14:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <osDelay+0x16>
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	e000      	b.n	8008d26 <osDelay+0x18>
 8008d24:	2301      	movs	r3, #1
 8008d26:	4618      	mov	r0, r3
 8008d28:	f000 fda6 	bl	8009878 <vTaskDelay>
  
  return osOK;
 8008d2c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	3710      	adds	r7, #16
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}

08008d36 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008d36:	b480      	push	{r7}
 8008d38:	b083      	sub	sp, #12
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	f103 0208 	add.w	r2, r3, #8
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d4e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f103 0208 	add.w	r2, r3, #8
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f103 0208 	add.w	r2, r3, #8
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	2200      	movs	r2, #0
 8008d68:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008d6a:	bf00      	nop
 8008d6c:	370c      	adds	r7, #12
 8008d6e:	46bd      	mov	sp, r7
 8008d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d74:	4770      	bx	lr

08008d76 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008d76:	b480      	push	{r7}
 8008d78:	b083      	sub	sp, #12
 8008d7a:	af00      	add	r7, sp, #0
 8008d7c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008d84:	bf00      	nop
 8008d86:	370c      	adds	r7, #12
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8e:	4770      	bx	lr

08008d90 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008d90:	b480      	push	{r7}
 8008d92:	b085      	sub	sp, #20
 8008d94:	af00      	add	r7, sp, #0
 8008d96:	6078      	str	r0, [r7, #4]
 8008d98:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	685b      	ldr	r3, [r3, #4]
 8008d9e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	68fa      	ldr	r2, [r7, #12]
 8008da4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	689a      	ldr	r2, [r3, #8]
 8008daa:	683b      	ldr	r3, [r7, #0]
 8008dac:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	689b      	ldr	r3, [r3, #8]
 8008db2:	683a      	ldr	r2, [r7, #0]
 8008db4:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	683a      	ldr	r2, [r7, #0]
 8008dba:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008dbc:	683b      	ldr	r3, [r7, #0]
 8008dbe:	687a      	ldr	r2, [r7, #4]
 8008dc0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	1c5a      	adds	r2, r3, #1
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	601a      	str	r2, [r3, #0]
}
 8008dcc:	bf00      	nop
 8008dce:	3714      	adds	r7, #20
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dd6:	4770      	bx	lr

08008dd8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b085      	sub	sp, #20
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
 8008de0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008de8:	68bb      	ldr	r3, [r7, #8]
 8008dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008dee:	d103      	bne.n	8008df8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	60fb      	str	r3, [r7, #12]
 8008df6:	e00c      	b.n	8008e12 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	3308      	adds	r3, #8
 8008dfc:	60fb      	str	r3, [r7, #12]
 8008dfe:	e002      	b.n	8008e06 <vListInsert+0x2e>
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	60fb      	str	r3, [r7, #12]
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	685b      	ldr	r3, [r3, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	68ba      	ldr	r2, [r7, #8]
 8008e0e:	429a      	cmp	r2, r3
 8008e10:	d2f6      	bcs.n	8008e00 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	685a      	ldr	r2, [r3, #4]
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008e1a:	683b      	ldr	r3, [r7, #0]
 8008e1c:	685b      	ldr	r3, [r3, #4]
 8008e1e:	683a      	ldr	r2, [r7, #0]
 8008e20:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	68fa      	ldr	r2, [r7, #12]
 8008e26:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	683a      	ldr	r2, [r7, #0]
 8008e2c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008e2e:	683b      	ldr	r3, [r7, #0]
 8008e30:	687a      	ldr	r2, [r7, #4]
 8008e32:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	1c5a      	adds	r2, r3, #1
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	601a      	str	r2, [r3, #0]
}
 8008e3e:	bf00      	nop
 8008e40:	3714      	adds	r7, #20
 8008e42:	46bd      	mov	sp, r7
 8008e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e48:	4770      	bx	lr

08008e4a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008e4a:	b480      	push	{r7}
 8008e4c:	b085      	sub	sp, #20
 8008e4e:	af00      	add	r7, sp, #0
 8008e50:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	691b      	ldr	r3, [r3, #16]
 8008e56:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	685b      	ldr	r3, [r3, #4]
 8008e5c:	687a      	ldr	r2, [r7, #4]
 8008e5e:	6892      	ldr	r2, [r2, #8]
 8008e60:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	689b      	ldr	r3, [r3, #8]
 8008e66:	687a      	ldr	r2, [r7, #4]
 8008e68:	6852      	ldr	r2, [r2, #4]
 8008e6a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	429a      	cmp	r2, r3
 8008e74:	d103      	bne.n	8008e7e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	689a      	ldr	r2, [r3, #8]
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	1e5a      	subs	r2, r3, #1
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3714      	adds	r7, #20
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr
	...

08008ea0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008ea0:	b580      	push	{r7, lr}
 8008ea2:	b084      	sub	sp, #16
 8008ea4:	af00      	add	r7, sp, #0
 8008ea6:	6078      	str	r0, [r7, #4]
 8008ea8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d10b      	bne.n	8008ecc <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008eb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb8:	f383 8811 	msr	BASEPRI, r3
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	f3bf 8f4f 	dsb	sy
 8008ec4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008ec6:	bf00      	nop
 8008ec8:	bf00      	nop
 8008eca:	e7fd      	b.n	8008ec8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008ecc:	f001 fb64 	bl	800a598 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ed8:	68f9      	ldr	r1, [r7, #12]
 8008eda:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008edc:	fb01 f303 	mul.w	r3, r1, r3
 8008ee0:	441a      	add	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	2200      	movs	r2, #0
 8008eea:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681a      	ldr	r2, [r3, #0]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008efc:	3b01      	subs	r3, #1
 8008efe:	68f9      	ldr	r1, [r7, #12]
 8008f00:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008f02:	fb01 f303 	mul.w	r3, r1, r3
 8008f06:	441a      	add	r2, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	22ff      	movs	r2, #255	@ 0xff
 8008f10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	22ff      	movs	r2, #255	@ 0xff
 8008f18:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d114      	bne.n	8008f4c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	691b      	ldr	r3, [r3, #16]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d01a      	beq.n	8008f60 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	3310      	adds	r3, #16
 8008f2e:	4618      	mov	r0, r3
 8008f30:	f000 ff32 	bl	8009d98 <xTaskRemoveFromEventList>
 8008f34:	4603      	mov	r3, r0
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d012      	beq.n	8008f60 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008f3a:	4b0d      	ldr	r3, [pc, #52]	@ (8008f70 <xQueueGenericReset+0xd0>)
 8008f3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f40:	601a      	str	r2, [r3, #0]
 8008f42:	f3bf 8f4f 	dsb	sy
 8008f46:	f3bf 8f6f 	isb	sy
 8008f4a:	e009      	b.n	8008f60 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	3310      	adds	r3, #16
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7ff fef0 	bl	8008d36 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	3324      	adds	r3, #36	@ 0x24
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	f7ff feeb 	bl	8008d36 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008f60:	f001 fb4c 	bl	800a5fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008f64:	2301      	movs	r3, #1
}
 8008f66:	4618      	mov	r0, r3
 8008f68:	3710      	adds	r7, #16
 8008f6a:	46bd      	mov	sp, r7
 8008f6c:	bd80      	pop	{r7, pc}
 8008f6e:	bf00      	nop
 8008f70:	e000ed04 	.word	0xe000ed04

08008f74 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b08a      	sub	sp, #40	@ 0x28
 8008f78:	af02      	add	r7, sp, #8
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	4613      	mov	r3, r2
 8008f80:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d10b      	bne.n	8008fa0 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008f88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8c:	f383 8811 	msr	BASEPRI, r3
 8008f90:	f3bf 8f6f 	isb	sy
 8008f94:	f3bf 8f4f 	dsb	sy
 8008f98:	613b      	str	r3, [r7, #16]
}
 8008f9a:	bf00      	nop
 8008f9c:	bf00      	nop
 8008f9e:	e7fd      	b.n	8008f9c <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	68ba      	ldr	r2, [r7, #8]
 8008fa4:	fb02 f303 	mul.w	r3, r2, r3
 8008fa8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008faa:	69fb      	ldr	r3, [r7, #28]
 8008fac:	3348      	adds	r3, #72	@ 0x48
 8008fae:	4618      	mov	r0, r3
 8008fb0:	f001 fc14 	bl	800a7dc <pvPortMalloc>
 8008fb4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008fb6:	69bb      	ldr	r3, [r7, #24]
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d011      	beq.n	8008fe0 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008fbc:	69bb      	ldr	r3, [r7, #24]
 8008fbe:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	3348      	adds	r3, #72	@ 0x48
 8008fc4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008fc6:	69bb      	ldr	r3, [r7, #24]
 8008fc8:	2200      	movs	r2, #0
 8008fca:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008fce:	79fa      	ldrb	r2, [r7, #7]
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	9300      	str	r3, [sp, #0]
 8008fd4:	4613      	mov	r3, r2
 8008fd6:	697a      	ldr	r2, [r7, #20]
 8008fd8:	68b9      	ldr	r1, [r7, #8]
 8008fda:	68f8      	ldr	r0, [r7, #12]
 8008fdc:	f000 f805 	bl	8008fea <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008fe0:	69bb      	ldr	r3, [r7, #24]
	}
 8008fe2:	4618      	mov	r0, r3
 8008fe4:	3720      	adds	r7, #32
 8008fe6:	46bd      	mov	sp, r7
 8008fe8:	bd80      	pop	{r7, pc}

08008fea <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008fea:	b580      	push	{r7, lr}
 8008fec:	b084      	sub	sp, #16
 8008fee:	af00      	add	r7, sp, #0
 8008ff0:	60f8      	str	r0, [r7, #12]
 8008ff2:	60b9      	str	r1, [r7, #8]
 8008ff4:	607a      	str	r2, [r7, #4]
 8008ff6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d103      	bne.n	8009006 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	69ba      	ldr	r2, [r7, #24]
 8009002:	601a      	str	r2, [r3, #0]
 8009004:	e002      	b.n	800900c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	687a      	ldr	r2, [r7, #4]
 800900a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800900c:	69bb      	ldr	r3, [r7, #24]
 800900e:	68fa      	ldr	r2, [r7, #12]
 8009010:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	68ba      	ldr	r2, [r7, #8]
 8009016:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8009018:	2101      	movs	r1, #1
 800901a:	69b8      	ldr	r0, [r7, #24]
 800901c:	f7ff ff40 	bl	8008ea0 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009020:	bf00      	nop
 8009022:	3710      	adds	r7, #16
 8009024:	46bd      	mov	sp, r7
 8009026:	bd80      	pop	{r7, pc}

08009028 <xQueueGenericSendFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b090      	sub	sp, #64	@ 0x40
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	607a      	str	r2, [r7, #4]
 8009034:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800903a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800903c:	2b00      	cmp	r3, #0
 800903e:	d10b      	bne.n	8009058 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009044:	f383 8811 	msr	BASEPRI, r3
 8009048:	f3bf 8f6f 	isb	sy
 800904c:	f3bf 8f4f 	dsb	sy
 8009050:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009052:	bf00      	nop
 8009054:	bf00      	nop
 8009056:	e7fd      	b.n	8009054 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009058:	68bb      	ldr	r3, [r7, #8]
 800905a:	2b00      	cmp	r3, #0
 800905c:	d103      	bne.n	8009066 <xQueueGenericSendFromISR+0x3e>
 800905e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009060:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009062:	2b00      	cmp	r3, #0
 8009064:	d101      	bne.n	800906a <xQueueGenericSendFromISR+0x42>
 8009066:	2301      	movs	r3, #1
 8009068:	e000      	b.n	800906c <xQueueGenericSendFromISR+0x44>
 800906a:	2300      	movs	r3, #0
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10b      	bne.n	8009088 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009074:	f383 8811 	msr	BASEPRI, r3
 8009078:	f3bf 8f6f 	isb	sy
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	e7fd      	b.n	8009084 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	2b02      	cmp	r3, #2
 800908c:	d103      	bne.n	8009096 <xQueueGenericSendFromISR+0x6e>
 800908e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009092:	2b01      	cmp	r3, #1
 8009094:	d101      	bne.n	800909a <xQueueGenericSendFromISR+0x72>
 8009096:	2301      	movs	r3, #1
 8009098:	e000      	b.n	800909c <xQueueGenericSendFromISR+0x74>
 800909a:	2300      	movs	r3, #0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d10b      	bne.n	80090b8 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80090a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a4:	f383 8811 	msr	BASEPRI, r3
 80090a8:	f3bf 8f6f 	isb	sy
 80090ac:	f3bf 8f4f 	dsb	sy
 80090b0:	623b      	str	r3, [r7, #32]
}
 80090b2:	bf00      	nop
 80090b4:	bf00      	nop
 80090b6:	e7fd      	b.n	80090b4 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80090b8:	f001 fb4e 	bl	800a758 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80090bc:	f3ef 8211 	mrs	r2, BASEPRI
 80090c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c4:	f383 8811 	msr	BASEPRI, r3
 80090c8:	f3bf 8f6f 	isb	sy
 80090cc:	f3bf 8f4f 	dsb	sy
 80090d0:	61fa      	str	r2, [r7, #28]
 80090d2:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80090d4:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80090d6:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80090d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80090dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090e0:	429a      	cmp	r2, r3
 80090e2:	d302      	bcc.n	80090ea <xQueueGenericSendFromISR+0xc2>
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d12f      	bne.n	800914a <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80090ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090ec:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80090f0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	68b9      	ldr	r1, [r7, #8]
 80090fe:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009100:	f000 f912 	bl	8009328 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009104:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800910c:	d112      	bne.n	8009134 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800910e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009112:	2b00      	cmp	r3, #0
 8009114:	d016      	beq.n	8009144 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009118:	3324      	adds	r3, #36	@ 0x24
 800911a:	4618      	mov	r0, r3
 800911c:	f000 fe3c 	bl	8009d98 <xTaskRemoveFromEventList>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d00e      	beq.n	8009144 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d00b      	beq.n	8009144 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2201      	movs	r2, #1
 8009130:	601a      	str	r2, [r3, #0]
 8009132:	e007      	b.n	8009144 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009134:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009138:	3301      	adds	r3, #1
 800913a:	b2db      	uxtb	r3, r3
 800913c:	b25a      	sxtb	r2, r3
 800913e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009140:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009144:	2301      	movs	r3, #1
 8009146:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009148:	e001      	b.n	800914e <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800914a:	2300      	movs	r3, #0
 800914c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800914e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009150:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009152:	697b      	ldr	r3, [r7, #20]
 8009154:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009158:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800915a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800915c:	4618      	mov	r0, r3
 800915e:	3740      	adds	r7, #64	@ 0x40
 8009160:	46bd      	mov	sp, r7
 8009162:	bd80      	pop	{r7, pc}

08009164 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009164:	b580      	push	{r7, lr}
 8009166:	b08c      	sub	sp, #48	@ 0x30
 8009168:	af00      	add	r7, sp, #0
 800916a:	60f8      	str	r0, [r7, #12]
 800916c:	60b9      	str	r1, [r7, #8]
 800916e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009170:	2300      	movs	r3, #0
 8009172:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009178:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917a:	2b00      	cmp	r3, #0
 800917c:	d10b      	bne.n	8009196 <xQueueReceive+0x32>
	__asm volatile
 800917e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009182:	f383 8811 	msr	BASEPRI, r3
 8009186:	f3bf 8f6f 	isb	sy
 800918a:	f3bf 8f4f 	dsb	sy
 800918e:	623b      	str	r3, [r7, #32]
}
 8009190:	bf00      	nop
 8009192:	bf00      	nop
 8009194:	e7fd      	b.n	8009192 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	2b00      	cmp	r3, #0
 800919a:	d103      	bne.n	80091a4 <xQueueReceive+0x40>
 800919c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800919e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d101      	bne.n	80091a8 <xQueueReceive+0x44>
 80091a4:	2301      	movs	r3, #1
 80091a6:	e000      	b.n	80091aa <xQueueReceive+0x46>
 80091a8:	2300      	movs	r3, #0
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d10b      	bne.n	80091c6 <xQueueReceive+0x62>
	__asm volatile
 80091ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091b2:	f383 8811 	msr	BASEPRI, r3
 80091b6:	f3bf 8f6f 	isb	sy
 80091ba:	f3bf 8f4f 	dsb	sy
 80091be:	61fb      	str	r3, [r7, #28]
}
 80091c0:	bf00      	nop
 80091c2:	bf00      	nop
 80091c4:	e7fd      	b.n	80091c2 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80091c6:	f000 ffad 	bl	800a124 <xTaskGetSchedulerState>
 80091ca:	4603      	mov	r3, r0
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d102      	bne.n	80091d6 <xQueueReceive+0x72>
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d101      	bne.n	80091da <xQueueReceive+0x76>
 80091d6:	2301      	movs	r3, #1
 80091d8:	e000      	b.n	80091dc <xQueueReceive+0x78>
 80091da:	2300      	movs	r3, #0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d10b      	bne.n	80091f8 <xQueueReceive+0x94>
	__asm volatile
 80091e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091e4:	f383 8811 	msr	BASEPRI, r3
 80091e8:	f3bf 8f6f 	isb	sy
 80091ec:	f3bf 8f4f 	dsb	sy
 80091f0:	61bb      	str	r3, [r7, #24]
}
 80091f2:	bf00      	nop
 80091f4:	bf00      	nop
 80091f6:	e7fd      	b.n	80091f4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80091f8:	f001 f9ce 	bl	800a598 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009200:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009204:	2b00      	cmp	r3, #0
 8009206:	d01f      	beq.n	8009248 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009208:	68b9      	ldr	r1, [r7, #8]
 800920a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800920c:	f000 f8f6 	bl	80093fc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009212:	1e5a      	subs	r2, r3, #1
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921a:	691b      	ldr	r3, [r3, #16]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d00f      	beq.n	8009240 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009220:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009222:	3310      	adds	r3, #16
 8009224:	4618      	mov	r0, r3
 8009226:	f000 fdb7 	bl	8009d98 <xTaskRemoveFromEventList>
 800922a:	4603      	mov	r3, r0
 800922c:	2b00      	cmp	r3, #0
 800922e:	d007      	beq.n	8009240 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009230:	4b3c      	ldr	r3, [pc, #240]	@ (8009324 <xQueueReceive+0x1c0>)
 8009232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009236:	601a      	str	r2, [r3, #0]
 8009238:	f3bf 8f4f 	dsb	sy
 800923c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009240:	f001 f9dc 	bl	800a5fc <vPortExitCritical>
				return pdPASS;
 8009244:	2301      	movs	r3, #1
 8009246:	e069      	b.n	800931c <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	2b00      	cmp	r3, #0
 800924c:	d103      	bne.n	8009256 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800924e:	f001 f9d5 	bl	800a5fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009252:	2300      	movs	r3, #0
 8009254:	e062      	b.n	800931c <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009258:	2b00      	cmp	r3, #0
 800925a:	d106      	bne.n	800926a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800925c:	f107 0310 	add.w	r3, r7, #16
 8009260:	4618      	mov	r0, r3
 8009262:	f000 fdfd 	bl	8009e60 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009266:	2301      	movs	r3, #1
 8009268:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800926a:	f001 f9c7 	bl	800a5fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800926e:	f000 fba3 	bl	80099b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009272:	f001 f991 	bl	800a598 <vPortEnterCritical>
 8009276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009278:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800927c:	b25b      	sxtb	r3, r3
 800927e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009282:	d103      	bne.n	800928c <xQueueReceive+0x128>
 8009284:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009286:	2200      	movs	r2, #0
 8009288:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800928c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009292:	b25b      	sxtb	r3, r3
 8009294:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009298:	d103      	bne.n	80092a2 <xQueueReceive+0x13e>
 800929a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800929c:	2200      	movs	r2, #0
 800929e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80092a2:	f001 f9ab 	bl	800a5fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80092a6:	1d3a      	adds	r2, r7, #4
 80092a8:	f107 0310 	add.w	r3, r7, #16
 80092ac:	4611      	mov	r1, r2
 80092ae:	4618      	mov	r0, r3
 80092b0:	f000 fdec 	bl	8009e8c <xTaskCheckForTimeOut>
 80092b4:	4603      	mov	r3, r0
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d123      	bne.n	8009302 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80092ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092bc:	f000 f916 	bl	80094ec <prvIsQueueEmpty>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d017      	beq.n	80092f6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80092c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c8:	3324      	adds	r3, #36	@ 0x24
 80092ca:	687a      	ldr	r2, [r7, #4]
 80092cc:	4611      	mov	r1, r2
 80092ce:	4618      	mov	r0, r3
 80092d0:	f000 fd3c 	bl	8009d4c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80092d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092d6:	f000 f8b7 	bl	8009448 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80092da:	f000 fb7b 	bl	80099d4 <xTaskResumeAll>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d189      	bne.n	80091f8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80092e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009324 <xQueueReceive+0x1c0>)
 80092e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092ea:	601a      	str	r2, [r3, #0]
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	f3bf 8f6f 	isb	sy
 80092f4:	e780      	b.n	80091f8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80092f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80092f8:	f000 f8a6 	bl	8009448 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80092fc:	f000 fb6a 	bl	80099d4 <xTaskResumeAll>
 8009300:	e77a      	b.n	80091f8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009302:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009304:	f000 f8a0 	bl	8009448 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009308:	f000 fb64 	bl	80099d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800930c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800930e:	f000 f8ed 	bl	80094ec <prvIsQueueEmpty>
 8009312:	4603      	mov	r3, r0
 8009314:	2b00      	cmp	r3, #0
 8009316:	f43f af6f 	beq.w	80091f8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800931a:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800931c:	4618      	mov	r0, r3
 800931e:	3730      	adds	r7, #48	@ 0x30
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}
 8009324:	e000ed04 	.word	0xe000ed04

08009328 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009328:	b580      	push	{r7, lr}
 800932a:	b086      	sub	sp, #24
 800932c:	af00      	add	r7, sp, #0
 800932e:	60f8      	str	r0, [r7, #12]
 8009330:	60b9      	str	r1, [r7, #8]
 8009332:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009334:	2300      	movs	r3, #0
 8009336:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800933c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009342:	2b00      	cmp	r3, #0
 8009344:	d10d      	bne.n	8009362 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d14d      	bne.n	80093ea <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	689b      	ldr	r3, [r3, #8]
 8009352:	4618      	mov	r0, r3
 8009354:	f000 ff04 	bl	800a160 <xTaskPriorityDisinherit>
 8009358:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	2200      	movs	r2, #0
 800935e:	609a      	str	r2, [r3, #8]
 8009360:	e043      	b.n	80093ea <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2b00      	cmp	r3, #0
 8009366:	d119      	bne.n	800939c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6858      	ldr	r0, [r3, #4]
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009370:	461a      	mov	r2, r3
 8009372:	68b9      	ldr	r1, [r7, #8]
 8009374:	f001 fecf 	bl	800b116 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	685a      	ldr	r2, [r3, #4]
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009380:	441a      	add	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	685a      	ldr	r2, [r3, #4]
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	429a      	cmp	r2, r3
 8009390:	d32b      	bcc.n	80093ea <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	681a      	ldr	r2, [r3, #0]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	605a      	str	r2, [r3, #4]
 800939a:	e026      	b.n	80093ea <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	68d8      	ldr	r0, [r3, #12]
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093a4:	461a      	mov	r2, r3
 80093a6:	68b9      	ldr	r1, [r7, #8]
 80093a8:	f001 feb5 	bl	800b116 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	68da      	ldr	r2, [r3, #12]
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093b4:	425b      	negs	r3, r3
 80093b6:	441a      	add	r2, r3
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	68da      	ldr	r2, [r3, #12]
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	d207      	bcs.n	80093d8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	689a      	ldr	r2, [r3, #8]
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093d0:	425b      	negs	r3, r3
 80093d2:	441a      	add	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2b02      	cmp	r3, #2
 80093dc:	d105      	bne.n	80093ea <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d002      	beq.n	80093ea <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80093e4:	693b      	ldr	r3, [r7, #16]
 80093e6:	3b01      	subs	r3, #1
 80093e8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	1c5a      	adds	r2, r3, #1
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80093f2:	697b      	ldr	r3, [r7, #20]
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3718      	adds	r7, #24
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}

080093fc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b082      	sub	sp, #8
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]
 8009404:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800940a:	2b00      	cmp	r3, #0
 800940c:	d018      	beq.n	8009440 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	68da      	ldr	r2, [r3, #12]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009416:	441a      	add	r2, r3
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	68da      	ldr	r2, [r3, #12]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	429a      	cmp	r2, r3
 8009426:	d303      	bcc.n	8009430 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	68d9      	ldr	r1, [r3, #12]
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009438:	461a      	mov	r2, r3
 800943a:	6838      	ldr	r0, [r7, #0]
 800943c:	f001 fe6b 	bl	800b116 <memcpy>
	}
}
 8009440:	bf00      	nop
 8009442:	3708      	adds	r7, #8
 8009444:	46bd      	mov	sp, r7
 8009446:	bd80      	pop	{r7, pc}

08009448 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b084      	sub	sp, #16
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009450:	f001 f8a2 	bl	800a598 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800945a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800945c:	e011      	b.n	8009482 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009462:	2b00      	cmp	r3, #0
 8009464:	d012      	beq.n	800948c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	3324      	adds	r3, #36	@ 0x24
 800946a:	4618      	mov	r0, r3
 800946c:	f000 fc94 	bl	8009d98 <xTaskRemoveFromEventList>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d001      	beq.n	800947a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009476:	f000 fd6d 	bl	8009f54 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800947a:	7bfb      	ldrb	r3, [r7, #15]
 800947c:	3b01      	subs	r3, #1
 800947e:	b2db      	uxtb	r3, r3
 8009480:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009482:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009486:	2b00      	cmp	r3, #0
 8009488:	dce9      	bgt.n	800945e <prvUnlockQueue+0x16>
 800948a:	e000      	b.n	800948e <prvUnlockQueue+0x46>
					break;
 800948c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	22ff      	movs	r2, #255	@ 0xff
 8009492:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009496:	f001 f8b1 	bl	800a5fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800949a:	f001 f87d 	bl	800a598 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80094a4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094a6:	e011      	b.n	80094cc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	691b      	ldr	r3, [r3, #16]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d012      	beq.n	80094d6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	3310      	adds	r3, #16
 80094b4:	4618      	mov	r0, r3
 80094b6:	f000 fc6f 	bl	8009d98 <xTaskRemoveFromEventList>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d001      	beq.n	80094c4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80094c0:	f000 fd48 	bl	8009f54 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80094c4:	7bbb      	ldrb	r3, [r7, #14]
 80094c6:	3b01      	subs	r3, #1
 80094c8:	b2db      	uxtb	r3, r3
 80094ca:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	dce9      	bgt.n	80094a8 <prvUnlockQueue+0x60>
 80094d4:	e000      	b.n	80094d8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80094d6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	22ff      	movs	r2, #255	@ 0xff
 80094dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80094e0:	f001 f88c 	bl	800a5fc <vPortExitCritical>
}
 80094e4:	bf00      	nop
 80094e6:	3710      	adds	r7, #16
 80094e8:	46bd      	mov	sp, r7
 80094ea:	bd80      	pop	{r7, pc}

080094ec <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80094ec:	b580      	push	{r7, lr}
 80094ee:	b084      	sub	sp, #16
 80094f0:	af00      	add	r7, sp, #0
 80094f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094f4:	f001 f850 	bl	800a598 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d102      	bne.n	8009506 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009500:	2301      	movs	r3, #1
 8009502:	60fb      	str	r3, [r7, #12]
 8009504:	e001      	b.n	800950a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009506:	2300      	movs	r3, #0
 8009508:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800950a:	f001 f877 	bl	800a5fc <vPortExitCritical>

	return xReturn;
 800950e:	68fb      	ldr	r3, [r7, #12]
}
 8009510:	4618      	mov	r0, r3
 8009512:	3710      	adds	r7, #16
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009518:	b580      	push	{r7, lr}
 800951a:	b08e      	sub	sp, #56	@ 0x38
 800951c:	af04      	add	r7, sp, #16
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	607a      	str	r2, [r7, #4]
 8009524:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009528:	2b00      	cmp	r3, #0
 800952a:	d10b      	bne.n	8009544 <xTaskCreateStatic+0x2c>
	__asm volatile
 800952c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009530:	f383 8811 	msr	BASEPRI, r3
 8009534:	f3bf 8f6f 	isb	sy
 8009538:	f3bf 8f4f 	dsb	sy
 800953c:	623b      	str	r3, [r7, #32]
}
 800953e:	bf00      	nop
 8009540:	bf00      	nop
 8009542:	e7fd      	b.n	8009540 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009546:	2b00      	cmp	r3, #0
 8009548:	d10b      	bne.n	8009562 <xTaskCreateStatic+0x4a>
	__asm volatile
 800954a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800954e:	f383 8811 	msr	BASEPRI, r3
 8009552:	f3bf 8f6f 	isb	sy
 8009556:	f3bf 8f4f 	dsb	sy
 800955a:	61fb      	str	r3, [r7, #28]
}
 800955c:	bf00      	nop
 800955e:	bf00      	nop
 8009560:	e7fd      	b.n	800955e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009562:	23a0      	movs	r3, #160	@ 0xa0
 8009564:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009566:	693b      	ldr	r3, [r7, #16]
 8009568:	2ba0      	cmp	r3, #160	@ 0xa0
 800956a:	d00b      	beq.n	8009584 <xTaskCreateStatic+0x6c>
	__asm volatile
 800956c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009570:	f383 8811 	msr	BASEPRI, r3
 8009574:	f3bf 8f6f 	isb	sy
 8009578:	f3bf 8f4f 	dsb	sy
 800957c:	61bb      	str	r3, [r7, #24]
}
 800957e:	bf00      	nop
 8009580:	bf00      	nop
 8009582:	e7fd      	b.n	8009580 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009584:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009588:	2b00      	cmp	r3, #0
 800958a:	d01e      	beq.n	80095ca <xTaskCreateStatic+0xb2>
 800958c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800958e:	2b00      	cmp	r3, #0
 8009590:	d01b      	beq.n	80095ca <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009592:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009594:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009598:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800959a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800959c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800959e:	2202      	movs	r2, #2
 80095a0:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80095a4:	2300      	movs	r3, #0
 80095a6:	9303      	str	r3, [sp, #12]
 80095a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095aa:	9302      	str	r3, [sp, #8]
 80095ac:	f107 0314 	add.w	r3, r7, #20
 80095b0:	9301      	str	r3, [sp, #4]
 80095b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095b4:	9300      	str	r3, [sp, #0]
 80095b6:	683b      	ldr	r3, [r7, #0]
 80095b8:	687a      	ldr	r2, [r7, #4]
 80095ba:	68b9      	ldr	r1, [r7, #8]
 80095bc:	68f8      	ldr	r0, [r7, #12]
 80095be:	f000 f851 	bl	8009664 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095c2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80095c4:	f000 f8ee 	bl	80097a4 <prvAddNewTaskToReadyList>
 80095c8:	e001      	b.n	80095ce <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80095ca:	2300      	movs	r3, #0
 80095cc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80095ce:	697b      	ldr	r3, [r7, #20]
	}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3728      	adds	r7, #40	@ 0x28
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b08c      	sub	sp, #48	@ 0x30
 80095dc:	af04      	add	r7, sp, #16
 80095de:	60f8      	str	r0, [r7, #12]
 80095e0:	60b9      	str	r1, [r7, #8]
 80095e2:	603b      	str	r3, [r7, #0]
 80095e4:	4613      	mov	r3, r2
 80095e6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80095e8:	88fb      	ldrh	r3, [r7, #6]
 80095ea:	009b      	lsls	r3, r3, #2
 80095ec:	4618      	mov	r0, r3
 80095ee:	f001 f8f5 	bl	800a7dc <pvPortMalloc>
 80095f2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80095f4:	697b      	ldr	r3, [r7, #20]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d00e      	beq.n	8009618 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80095fa:	20a0      	movs	r0, #160	@ 0xa0
 80095fc:	f001 f8ee 	bl	800a7dc <pvPortMalloc>
 8009600:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009602:	69fb      	ldr	r3, [r7, #28]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d003      	beq.n	8009610 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009608:	69fb      	ldr	r3, [r7, #28]
 800960a:	697a      	ldr	r2, [r7, #20]
 800960c:	631a      	str	r2, [r3, #48]	@ 0x30
 800960e:	e005      	b.n	800961c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009610:	6978      	ldr	r0, [r7, #20]
 8009612:	f001 f9b1 	bl	800a978 <vPortFree>
 8009616:	e001      	b.n	800961c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009618:	2300      	movs	r3, #0
 800961a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d017      	beq.n	8009652 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009622:	69fb      	ldr	r3, [r7, #28]
 8009624:	2200      	movs	r2, #0
 8009626:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800962a:	88fa      	ldrh	r2, [r7, #6]
 800962c:	2300      	movs	r3, #0
 800962e:	9303      	str	r3, [sp, #12]
 8009630:	69fb      	ldr	r3, [r7, #28]
 8009632:	9302      	str	r3, [sp, #8]
 8009634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009636:	9301      	str	r3, [sp, #4]
 8009638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800963a:	9300      	str	r3, [sp, #0]
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	68b9      	ldr	r1, [r7, #8]
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f000 f80f 	bl	8009664 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009646:	69f8      	ldr	r0, [r7, #28]
 8009648:	f000 f8ac 	bl	80097a4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800964c:	2301      	movs	r3, #1
 800964e:	61bb      	str	r3, [r7, #24]
 8009650:	e002      	b.n	8009658 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009652:	f04f 33ff 	mov.w	r3, #4294967295
 8009656:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009658:	69bb      	ldr	r3, [r7, #24]
	}
 800965a:	4618      	mov	r0, r3
 800965c:	3720      	adds	r7, #32
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
	...

08009664 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009664:	b580      	push	{r7, lr}
 8009666:	b088      	sub	sp, #32
 8009668:	af00      	add	r7, sp, #0
 800966a:	60f8      	str	r0, [r7, #12]
 800966c:	60b9      	str	r1, [r7, #8]
 800966e:	607a      	str	r2, [r7, #4]
 8009670:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009674:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009676:	687b      	ldr	r3, [r7, #4]
 8009678:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800967c:	3b01      	subs	r3, #1
 800967e:	009b      	lsls	r3, r3, #2
 8009680:	4413      	add	r3, r2
 8009682:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009684:	69bb      	ldr	r3, [r7, #24]
 8009686:	f023 0307 	bic.w	r3, r3, #7
 800968a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800968c:	69bb      	ldr	r3, [r7, #24]
 800968e:	f003 0307 	and.w	r3, r3, #7
 8009692:	2b00      	cmp	r3, #0
 8009694:	d00b      	beq.n	80096ae <prvInitialiseNewTask+0x4a>
	__asm volatile
 8009696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800969a:	f383 8811 	msr	BASEPRI, r3
 800969e:	f3bf 8f6f 	isb	sy
 80096a2:	f3bf 8f4f 	dsb	sy
 80096a6:	617b      	str	r3, [r7, #20]
}
 80096a8:	bf00      	nop
 80096aa:	bf00      	nop
 80096ac:	e7fd      	b.n	80096aa <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80096ae:	68bb      	ldr	r3, [r7, #8]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d01f      	beq.n	80096f4 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096b4:	2300      	movs	r3, #0
 80096b6:	61fb      	str	r3, [r7, #28]
 80096b8:	e012      	b.n	80096e0 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80096ba:	68ba      	ldr	r2, [r7, #8]
 80096bc:	69fb      	ldr	r3, [r7, #28]
 80096be:	4413      	add	r3, r2
 80096c0:	7819      	ldrb	r1, [r3, #0]
 80096c2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096c4:	69fb      	ldr	r3, [r7, #28]
 80096c6:	4413      	add	r3, r2
 80096c8:	3334      	adds	r3, #52	@ 0x34
 80096ca:	460a      	mov	r2, r1
 80096cc:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80096ce:	68ba      	ldr	r2, [r7, #8]
 80096d0:	69fb      	ldr	r3, [r7, #28]
 80096d2:	4413      	add	r3, r2
 80096d4:	781b      	ldrb	r3, [r3, #0]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d006      	beq.n	80096e8 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	3301      	adds	r3, #1
 80096de:	61fb      	str	r3, [r7, #28]
 80096e0:	69fb      	ldr	r3, [r7, #28]
 80096e2:	2b0f      	cmp	r3, #15
 80096e4:	d9e9      	bls.n	80096ba <prvInitialiseNewTask+0x56>
 80096e6:	e000      	b.n	80096ea <prvInitialiseNewTask+0x86>
			{
				break;
 80096e8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80096ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096ec:	2200      	movs	r2, #0
 80096ee:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80096f2:	e003      	b.n	80096fc <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80096f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096f6:	2200      	movs	r2, #0
 80096f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80096fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096fe:	2b06      	cmp	r3, #6
 8009700:	d901      	bls.n	8009706 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009702:	2306      	movs	r3, #6
 8009704:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009708:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800970a:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009710:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009714:	2200      	movs	r2, #0
 8009716:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009718:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971a:	3304      	adds	r3, #4
 800971c:	4618      	mov	r0, r3
 800971e:	f7ff fb2a 	bl	8008d76 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009724:	3318      	adds	r3, #24
 8009726:	4618      	mov	r0, r3
 8009728:	f7ff fb25 	bl	8008d76 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800972c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800972e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009730:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009732:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009734:	f1c3 0207 	rsb	r2, r3, #7
 8009738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800973c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800973e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009740:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009744:	2200      	movs	r2, #0
 8009746:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800974a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800974c:	2200      	movs	r2, #0
 800974e:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009752:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009754:	334c      	adds	r3, #76	@ 0x4c
 8009756:	224c      	movs	r2, #76	@ 0x4c
 8009758:	2100      	movs	r1, #0
 800975a:	4618      	mov	r0, r3
 800975c:	f001 fc01 	bl	800af62 <memset>
 8009760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009762:	4a0d      	ldr	r2, [pc, #52]	@ (8009798 <prvInitialiseNewTask+0x134>)
 8009764:	651a      	str	r2, [r3, #80]	@ 0x50
 8009766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009768:	4a0c      	ldr	r2, [pc, #48]	@ (800979c <prvInitialiseNewTask+0x138>)
 800976a:	655a      	str	r2, [r3, #84]	@ 0x54
 800976c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800976e:	4a0c      	ldr	r2, [pc, #48]	@ (80097a0 <prvInitialiseNewTask+0x13c>)
 8009770:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009772:	683a      	ldr	r2, [r7, #0]
 8009774:	68f9      	ldr	r1, [r7, #12]
 8009776:	69b8      	ldr	r0, [r7, #24]
 8009778:	f000 fde0 	bl	800a33c <pxPortInitialiseStack>
 800977c:	4602      	mov	r2, r0
 800977e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009780:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009784:	2b00      	cmp	r3, #0
 8009786:	d002      	beq.n	800978e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009788:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800978a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800978c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800978e:	bf00      	nop
 8009790:	3720      	adds	r7, #32
 8009792:	46bd      	mov	sp, r7
 8009794:	bd80      	pop	{r7, pc}
 8009796:	bf00      	nop
 8009798:	200032f8 	.word	0x200032f8
 800979c:	20003360 	.word	0x20003360
 80097a0:	200033c8 	.word	0x200033c8

080097a4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80097a4:	b580      	push	{r7, lr}
 80097a6:	b082      	sub	sp, #8
 80097a8:	af00      	add	r7, sp, #0
 80097aa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80097ac:	f000 fef4 	bl	800a598 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80097b0:	4b2a      	ldr	r3, [pc, #168]	@ (800985c <prvAddNewTaskToReadyList+0xb8>)
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	3301      	adds	r3, #1
 80097b6:	4a29      	ldr	r2, [pc, #164]	@ (800985c <prvAddNewTaskToReadyList+0xb8>)
 80097b8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80097ba:	4b29      	ldr	r3, [pc, #164]	@ (8009860 <prvAddNewTaskToReadyList+0xbc>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d109      	bne.n	80097d6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80097c2:	4a27      	ldr	r2, [pc, #156]	@ (8009860 <prvAddNewTaskToReadyList+0xbc>)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80097c8:	4b24      	ldr	r3, [pc, #144]	@ (800985c <prvAddNewTaskToReadyList+0xb8>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b01      	cmp	r3, #1
 80097ce:	d110      	bne.n	80097f2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80097d0:	f000 fbe4 	bl	8009f9c <prvInitialiseTaskLists>
 80097d4:	e00d      	b.n	80097f2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80097d6:	4b23      	ldr	r3, [pc, #140]	@ (8009864 <prvAddNewTaskToReadyList+0xc0>)
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d109      	bne.n	80097f2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80097de:	4b20      	ldr	r3, [pc, #128]	@ (8009860 <prvAddNewTaskToReadyList+0xbc>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097e8:	429a      	cmp	r2, r3
 80097ea:	d802      	bhi.n	80097f2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80097ec:	4a1c      	ldr	r2, [pc, #112]	@ (8009860 <prvAddNewTaskToReadyList+0xbc>)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80097f2:	4b1d      	ldr	r3, [pc, #116]	@ (8009868 <prvAddNewTaskToReadyList+0xc4>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	3301      	adds	r3, #1
 80097f8:	4a1b      	ldr	r2, [pc, #108]	@ (8009868 <prvAddNewTaskToReadyList+0xc4>)
 80097fa:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009800:	2201      	movs	r2, #1
 8009802:	409a      	lsls	r2, r3
 8009804:	4b19      	ldr	r3, [pc, #100]	@ (800986c <prvAddNewTaskToReadyList+0xc8>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	4313      	orrs	r3, r2
 800980a:	4a18      	ldr	r2, [pc, #96]	@ (800986c <prvAddNewTaskToReadyList+0xc8>)
 800980c:	6013      	str	r3, [r2, #0]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009812:	4613      	mov	r3, r2
 8009814:	009b      	lsls	r3, r3, #2
 8009816:	4413      	add	r3, r2
 8009818:	009b      	lsls	r3, r3, #2
 800981a:	4a15      	ldr	r2, [pc, #84]	@ (8009870 <prvAddNewTaskToReadyList+0xcc>)
 800981c:	441a      	add	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	3304      	adds	r3, #4
 8009822:	4619      	mov	r1, r3
 8009824:	4610      	mov	r0, r2
 8009826:	f7ff fab3 	bl	8008d90 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800982a:	f000 fee7 	bl	800a5fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800982e:	4b0d      	ldr	r3, [pc, #52]	@ (8009864 <prvAddNewTaskToReadyList+0xc0>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d00e      	beq.n	8009854 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009836:	4b0a      	ldr	r3, [pc, #40]	@ (8009860 <prvAddNewTaskToReadyList+0xbc>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009840:	429a      	cmp	r2, r3
 8009842:	d207      	bcs.n	8009854 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009844:	4b0b      	ldr	r3, [pc, #44]	@ (8009874 <prvAddNewTaskToReadyList+0xd0>)
 8009846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800984a:	601a      	str	r2, [r3, #0]
 800984c:	f3bf 8f4f 	dsb	sy
 8009850:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009854:	bf00      	nop
 8009856:	3708      	adds	r7, #8
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}
 800985c:	20000b94 	.word	0x20000b94
 8009860:	20000a94 	.word	0x20000a94
 8009864:	20000ba0 	.word	0x20000ba0
 8009868:	20000bb0 	.word	0x20000bb0
 800986c:	20000b9c 	.word	0x20000b9c
 8009870:	20000a98 	.word	0x20000a98
 8009874:	e000ed04 	.word	0xe000ed04

08009878 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009878:	b580      	push	{r7, lr}
 800987a:	b084      	sub	sp, #16
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009880:	2300      	movs	r3, #0
 8009882:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d018      	beq.n	80098bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800988a:	4b14      	ldr	r3, [pc, #80]	@ (80098dc <vTaskDelay+0x64>)
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	2b00      	cmp	r3, #0
 8009890:	d00b      	beq.n	80098aa <vTaskDelay+0x32>
	__asm volatile
 8009892:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009896:	f383 8811 	msr	BASEPRI, r3
 800989a:	f3bf 8f6f 	isb	sy
 800989e:	f3bf 8f4f 	dsb	sy
 80098a2:	60bb      	str	r3, [r7, #8]
}
 80098a4:	bf00      	nop
 80098a6:	bf00      	nop
 80098a8:	e7fd      	b.n	80098a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80098aa:	f000 f885 	bl	80099b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80098ae:	2100      	movs	r1, #0
 80098b0:	6878      	ldr	r0, [r7, #4]
 80098b2:	f000 fcdd 	bl	800a270 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80098b6:	f000 f88d 	bl	80099d4 <xTaskResumeAll>
 80098ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d107      	bne.n	80098d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80098c2:	4b07      	ldr	r3, [pc, #28]	@ (80098e0 <vTaskDelay+0x68>)
 80098c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098c8:	601a      	str	r2, [r3, #0]
 80098ca:	f3bf 8f4f 	dsb	sy
 80098ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80098d2:	bf00      	nop
 80098d4:	3710      	adds	r7, #16
 80098d6:	46bd      	mov	sp, r7
 80098d8:	bd80      	pop	{r7, pc}
 80098da:	bf00      	nop
 80098dc:	20000bbc 	.word	0x20000bbc
 80098e0:	e000ed04 	.word	0xe000ed04

080098e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b08a      	sub	sp, #40	@ 0x28
 80098e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80098ea:	2300      	movs	r3, #0
 80098ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80098ee:	2300      	movs	r3, #0
 80098f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80098f2:	463a      	mov	r2, r7
 80098f4:	1d39      	adds	r1, r7, #4
 80098f6:	f107 0308 	add.w	r3, r7, #8
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7f6 ffe8 	bl	80008d0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009900:	6839      	ldr	r1, [r7, #0]
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	9202      	str	r2, [sp, #8]
 8009908:	9301      	str	r3, [sp, #4]
 800990a:	2300      	movs	r3, #0
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	2300      	movs	r3, #0
 8009910:	460a      	mov	r2, r1
 8009912:	4921      	ldr	r1, [pc, #132]	@ (8009998 <vTaskStartScheduler+0xb4>)
 8009914:	4821      	ldr	r0, [pc, #132]	@ (800999c <vTaskStartScheduler+0xb8>)
 8009916:	f7ff fdff 	bl	8009518 <xTaskCreateStatic>
 800991a:	4603      	mov	r3, r0
 800991c:	4a20      	ldr	r2, [pc, #128]	@ (80099a0 <vTaskStartScheduler+0xbc>)
 800991e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009920:	4b1f      	ldr	r3, [pc, #124]	@ (80099a0 <vTaskStartScheduler+0xbc>)
 8009922:	681b      	ldr	r3, [r3, #0]
 8009924:	2b00      	cmp	r3, #0
 8009926:	d002      	beq.n	800992e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009928:	2301      	movs	r3, #1
 800992a:	617b      	str	r3, [r7, #20]
 800992c:	e001      	b.n	8009932 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800992e:	2300      	movs	r3, #0
 8009930:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009932:	697b      	ldr	r3, [r7, #20]
 8009934:	2b01      	cmp	r3, #1
 8009936:	d11b      	bne.n	8009970 <vTaskStartScheduler+0x8c>
	__asm volatile
 8009938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993c:	f383 8811 	msr	BASEPRI, r3
 8009940:	f3bf 8f6f 	isb	sy
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	613b      	str	r3, [r7, #16]
}
 800994a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800994c:	4b15      	ldr	r3, [pc, #84]	@ (80099a4 <vTaskStartScheduler+0xc0>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	334c      	adds	r3, #76	@ 0x4c
 8009952:	4a15      	ldr	r2, [pc, #84]	@ (80099a8 <vTaskStartScheduler+0xc4>)
 8009954:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009956:	4b15      	ldr	r3, [pc, #84]	@ (80099ac <vTaskStartScheduler+0xc8>)
 8009958:	f04f 32ff 	mov.w	r2, #4294967295
 800995c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800995e:	4b14      	ldr	r3, [pc, #80]	@ (80099b0 <vTaskStartScheduler+0xcc>)
 8009960:	2201      	movs	r2, #1
 8009962:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009964:	4b13      	ldr	r3, [pc, #76]	@ (80099b4 <vTaskStartScheduler+0xd0>)
 8009966:	2200      	movs	r2, #0
 8009968:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800996a:	f000 fd71 	bl	800a450 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800996e:	e00f      	b.n	8009990 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009976:	d10b      	bne.n	8009990 <vTaskStartScheduler+0xac>
	__asm volatile
 8009978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800997c:	f383 8811 	msr	BASEPRI, r3
 8009980:	f3bf 8f6f 	isb	sy
 8009984:	f3bf 8f4f 	dsb	sy
 8009988:	60fb      	str	r3, [r7, #12]
}
 800998a:	bf00      	nop
 800998c:	bf00      	nop
 800998e:	e7fd      	b.n	800998c <vTaskStartScheduler+0xa8>
}
 8009990:	bf00      	nop
 8009992:	3718      	adds	r7, #24
 8009994:	46bd      	mov	sp, r7
 8009996:	bd80      	pop	{r7, pc}
 8009998:	0800c140 	.word	0x0800c140
 800999c:	08009f6d 	.word	0x08009f6d
 80099a0:	20000bb8 	.word	0x20000bb8
 80099a4:	20000a94 	.word	0x20000a94
 80099a8:	2000001c 	.word	0x2000001c
 80099ac:	20000bb4 	.word	0x20000bb4
 80099b0:	20000ba0 	.word	0x20000ba0
 80099b4:	20000b98 	.word	0x20000b98

080099b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80099b8:	b480      	push	{r7}
 80099ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80099bc:	4b04      	ldr	r3, [pc, #16]	@ (80099d0 <vTaskSuspendAll+0x18>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	3301      	adds	r3, #1
 80099c2:	4a03      	ldr	r2, [pc, #12]	@ (80099d0 <vTaskSuspendAll+0x18>)
 80099c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80099c6:	bf00      	nop
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr
 80099d0:	20000bbc 	.word	0x20000bbc

080099d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80099d4:	b580      	push	{r7, lr}
 80099d6:	b084      	sub	sp, #16
 80099d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80099de:	2300      	movs	r3, #0
 80099e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80099e2:	4b42      	ldr	r3, [pc, #264]	@ (8009aec <xTaskResumeAll+0x118>)
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10b      	bne.n	8009a02 <xTaskResumeAll+0x2e>
	__asm volatile
 80099ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099ee:	f383 8811 	msr	BASEPRI, r3
 80099f2:	f3bf 8f6f 	isb	sy
 80099f6:	f3bf 8f4f 	dsb	sy
 80099fa:	603b      	str	r3, [r7, #0]
}
 80099fc:	bf00      	nop
 80099fe:	bf00      	nop
 8009a00:	e7fd      	b.n	80099fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a02:	f000 fdc9 	bl	800a598 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a06:	4b39      	ldr	r3, [pc, #228]	@ (8009aec <xTaskResumeAll+0x118>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	3b01      	subs	r3, #1
 8009a0c:	4a37      	ldr	r2, [pc, #220]	@ (8009aec <xTaskResumeAll+0x118>)
 8009a0e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a10:	4b36      	ldr	r3, [pc, #216]	@ (8009aec <xTaskResumeAll+0x118>)
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d161      	bne.n	8009adc <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009a18:	4b35      	ldr	r3, [pc, #212]	@ (8009af0 <xTaskResumeAll+0x11c>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d05d      	beq.n	8009adc <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a20:	e02e      	b.n	8009a80 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a22:	4b34      	ldr	r3, [pc, #208]	@ (8009af4 <xTaskResumeAll+0x120>)
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009a2a:	68fb      	ldr	r3, [r7, #12]
 8009a2c:	3318      	adds	r3, #24
 8009a2e:	4618      	mov	r0, r3
 8009a30:	f7ff fa0b 	bl	8008e4a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	3304      	adds	r3, #4
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7ff fa06 	bl	8008e4a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a42:	2201      	movs	r2, #1
 8009a44:	409a      	lsls	r2, r3
 8009a46:	4b2c      	ldr	r3, [pc, #176]	@ (8009af8 <xTaskResumeAll+0x124>)
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4313      	orrs	r3, r2
 8009a4c:	4a2a      	ldr	r2, [pc, #168]	@ (8009af8 <xTaskResumeAll+0x124>)
 8009a4e:	6013      	str	r3, [r2, #0]
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a54:	4613      	mov	r3, r2
 8009a56:	009b      	lsls	r3, r3, #2
 8009a58:	4413      	add	r3, r2
 8009a5a:	009b      	lsls	r3, r3, #2
 8009a5c:	4a27      	ldr	r2, [pc, #156]	@ (8009afc <xTaskResumeAll+0x128>)
 8009a5e:	441a      	add	r2, r3
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	3304      	adds	r3, #4
 8009a64:	4619      	mov	r1, r3
 8009a66:	4610      	mov	r0, r2
 8009a68:	f7ff f992 	bl	8008d90 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a70:	4b23      	ldr	r3, [pc, #140]	@ (8009b00 <xTaskResumeAll+0x12c>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d302      	bcc.n	8009a80 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009a7a:	4b22      	ldr	r3, [pc, #136]	@ (8009b04 <xTaskResumeAll+0x130>)
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a80:	4b1c      	ldr	r3, [pc, #112]	@ (8009af4 <xTaskResumeAll+0x120>)
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d1cc      	bne.n	8009a22 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	d001      	beq.n	8009a92 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009a8e:	f000 fb29 	bl	800a0e4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009a92:	4b1d      	ldr	r3, [pc, #116]	@ (8009b08 <xTaskResumeAll+0x134>)
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d010      	beq.n	8009ac0 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009a9e:	f000 f837 	bl	8009b10 <xTaskIncrementTick>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d002      	beq.n	8009aae <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009aa8:	4b16      	ldr	r3, [pc, #88]	@ (8009b04 <xTaskResumeAll+0x130>)
 8009aaa:	2201      	movs	r2, #1
 8009aac:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	3b01      	subs	r3, #1
 8009ab2:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d1f1      	bne.n	8009a9e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009aba:	4b13      	ldr	r3, [pc, #76]	@ (8009b08 <xTaskResumeAll+0x134>)
 8009abc:	2200      	movs	r2, #0
 8009abe:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009ac0:	4b10      	ldr	r3, [pc, #64]	@ (8009b04 <xTaskResumeAll+0x130>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d009      	beq.n	8009adc <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009ac8:	2301      	movs	r3, #1
 8009aca:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009acc:	4b0f      	ldr	r3, [pc, #60]	@ (8009b0c <xTaskResumeAll+0x138>)
 8009ace:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ad2:	601a      	str	r2, [r3, #0]
 8009ad4:	f3bf 8f4f 	dsb	sy
 8009ad8:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009adc:	f000 fd8e 	bl	800a5fc <vPortExitCritical>

	return xAlreadyYielded;
 8009ae0:	68bb      	ldr	r3, [r7, #8]
}
 8009ae2:	4618      	mov	r0, r3
 8009ae4:	3710      	adds	r7, #16
 8009ae6:	46bd      	mov	sp, r7
 8009ae8:	bd80      	pop	{r7, pc}
 8009aea:	bf00      	nop
 8009aec:	20000bbc 	.word	0x20000bbc
 8009af0:	20000b94 	.word	0x20000b94
 8009af4:	20000b54 	.word	0x20000b54
 8009af8:	20000b9c 	.word	0x20000b9c
 8009afc:	20000a98 	.word	0x20000a98
 8009b00:	20000a94 	.word	0x20000a94
 8009b04:	20000ba8 	.word	0x20000ba8
 8009b08:	20000ba4 	.word	0x20000ba4
 8009b0c:	e000ed04 	.word	0xe000ed04

08009b10 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b086      	sub	sp, #24
 8009b14:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b16:	2300      	movs	r3, #0
 8009b18:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b1a:	4b4f      	ldr	r3, [pc, #316]	@ (8009c58 <xTaskIncrementTick+0x148>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f040 808f 	bne.w	8009c42 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b24:	4b4d      	ldr	r3, [pc, #308]	@ (8009c5c <xTaskIncrementTick+0x14c>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b2c:	4a4b      	ldr	r2, [pc, #300]	@ (8009c5c <xTaskIncrementTick+0x14c>)
 8009b2e:	693b      	ldr	r3, [r7, #16]
 8009b30:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b32:	693b      	ldr	r3, [r7, #16]
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d121      	bne.n	8009b7c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009b38:	4b49      	ldr	r3, [pc, #292]	@ (8009c60 <xTaskIncrementTick+0x150>)
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	681b      	ldr	r3, [r3, #0]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d00b      	beq.n	8009b5a <xTaskIncrementTick+0x4a>
	__asm volatile
 8009b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b46:	f383 8811 	msr	BASEPRI, r3
 8009b4a:	f3bf 8f6f 	isb	sy
 8009b4e:	f3bf 8f4f 	dsb	sy
 8009b52:	603b      	str	r3, [r7, #0]
}
 8009b54:	bf00      	nop
 8009b56:	bf00      	nop
 8009b58:	e7fd      	b.n	8009b56 <xTaskIncrementTick+0x46>
 8009b5a:	4b41      	ldr	r3, [pc, #260]	@ (8009c60 <xTaskIncrementTick+0x150>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	60fb      	str	r3, [r7, #12]
 8009b60:	4b40      	ldr	r3, [pc, #256]	@ (8009c64 <xTaskIncrementTick+0x154>)
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	4a3e      	ldr	r2, [pc, #248]	@ (8009c60 <xTaskIncrementTick+0x150>)
 8009b66:	6013      	str	r3, [r2, #0]
 8009b68:	4a3e      	ldr	r2, [pc, #248]	@ (8009c64 <xTaskIncrementTick+0x154>)
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	6013      	str	r3, [r2, #0]
 8009b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8009c68 <xTaskIncrementTick+0x158>)
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	3301      	adds	r3, #1
 8009b74:	4a3c      	ldr	r2, [pc, #240]	@ (8009c68 <xTaskIncrementTick+0x158>)
 8009b76:	6013      	str	r3, [r2, #0]
 8009b78:	f000 fab4 	bl	800a0e4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009b7c:	4b3b      	ldr	r3, [pc, #236]	@ (8009c6c <xTaskIncrementTick+0x15c>)
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	693a      	ldr	r2, [r7, #16]
 8009b82:	429a      	cmp	r2, r3
 8009b84:	d348      	bcc.n	8009c18 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b86:	4b36      	ldr	r3, [pc, #216]	@ (8009c60 <xTaskIncrementTick+0x150>)
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d104      	bne.n	8009b9a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b90:	4b36      	ldr	r3, [pc, #216]	@ (8009c6c <xTaskIncrementTick+0x15c>)
 8009b92:	f04f 32ff 	mov.w	r2, #4294967295
 8009b96:	601a      	str	r2, [r3, #0]
					break;
 8009b98:	e03e      	b.n	8009c18 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b9a:	4b31      	ldr	r3, [pc, #196]	@ (8009c60 <xTaskIncrementTick+0x150>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	68db      	ldr	r3, [r3, #12]
 8009ba0:	68db      	ldr	r3, [r3, #12]
 8009ba2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	685b      	ldr	r3, [r3, #4]
 8009ba8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009baa:	693a      	ldr	r2, [r7, #16]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d203      	bcs.n	8009bba <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009bb2:	4a2e      	ldr	r2, [pc, #184]	@ (8009c6c <xTaskIncrementTick+0x15c>)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009bb8:	e02e      	b.n	8009c18 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bba:	68bb      	ldr	r3, [r7, #8]
 8009bbc:	3304      	adds	r3, #4
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7ff f943 	bl	8008e4a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d004      	beq.n	8009bd6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	3318      	adds	r3, #24
 8009bd0:	4618      	mov	r0, r3
 8009bd2:	f7ff f93a 	bl	8008e4a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bda:	2201      	movs	r2, #1
 8009bdc:	409a      	lsls	r2, r3
 8009bde:	4b24      	ldr	r3, [pc, #144]	@ (8009c70 <xTaskIncrementTick+0x160>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	4313      	orrs	r3, r2
 8009be4:	4a22      	ldr	r2, [pc, #136]	@ (8009c70 <xTaskIncrementTick+0x160>)
 8009be6:	6013      	str	r3, [r2, #0]
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bec:	4613      	mov	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	4413      	add	r3, r2
 8009bf2:	009b      	lsls	r3, r3, #2
 8009bf4:	4a1f      	ldr	r2, [pc, #124]	@ (8009c74 <xTaskIncrementTick+0x164>)
 8009bf6:	441a      	add	r2, r3
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	3304      	adds	r3, #4
 8009bfc:	4619      	mov	r1, r3
 8009bfe:	4610      	mov	r0, r2
 8009c00:	f7ff f8c6 	bl	8008d90 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c04:	68bb      	ldr	r3, [r7, #8]
 8009c06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c08:	4b1b      	ldr	r3, [pc, #108]	@ (8009c78 <xTaskIncrementTick+0x168>)
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c0e:	429a      	cmp	r2, r3
 8009c10:	d3b9      	bcc.n	8009b86 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009c12:	2301      	movs	r3, #1
 8009c14:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c16:	e7b6      	b.n	8009b86 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c18:	4b17      	ldr	r3, [pc, #92]	@ (8009c78 <xTaskIncrementTick+0x168>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c1e:	4915      	ldr	r1, [pc, #84]	@ (8009c74 <xTaskIncrementTick+0x164>)
 8009c20:	4613      	mov	r3, r2
 8009c22:	009b      	lsls	r3, r3, #2
 8009c24:	4413      	add	r3, r2
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	440b      	add	r3, r1
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	2b01      	cmp	r3, #1
 8009c2e:	d901      	bls.n	8009c34 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009c30:	2301      	movs	r3, #1
 8009c32:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c34:	4b11      	ldr	r3, [pc, #68]	@ (8009c7c <xTaskIncrementTick+0x16c>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d007      	beq.n	8009c4c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	617b      	str	r3, [r7, #20]
 8009c40:	e004      	b.n	8009c4c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009c42:	4b0f      	ldr	r3, [pc, #60]	@ (8009c80 <xTaskIncrementTick+0x170>)
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	3301      	adds	r3, #1
 8009c48:	4a0d      	ldr	r2, [pc, #52]	@ (8009c80 <xTaskIncrementTick+0x170>)
 8009c4a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009c4c:	697b      	ldr	r3, [r7, #20]
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3718      	adds	r7, #24
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}
 8009c56:	bf00      	nop
 8009c58:	20000bbc 	.word	0x20000bbc
 8009c5c:	20000b98 	.word	0x20000b98
 8009c60:	20000b4c 	.word	0x20000b4c
 8009c64:	20000b50 	.word	0x20000b50
 8009c68:	20000bac 	.word	0x20000bac
 8009c6c:	20000bb4 	.word	0x20000bb4
 8009c70:	20000b9c 	.word	0x20000b9c
 8009c74:	20000a98 	.word	0x20000a98
 8009c78:	20000a94 	.word	0x20000a94
 8009c7c:	20000ba8 	.word	0x20000ba8
 8009c80:	20000ba4 	.word	0x20000ba4

08009c84 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009c84:	b480      	push	{r7}
 8009c86:	b087      	sub	sp, #28
 8009c88:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8009d34 <vTaskSwitchContext+0xb0>)
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d003      	beq.n	8009c9a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009c92:	4b29      	ldr	r3, [pc, #164]	@ (8009d38 <vTaskSwitchContext+0xb4>)
 8009c94:	2201      	movs	r2, #1
 8009c96:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c98:	e045      	b.n	8009d26 <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 8009c9a:	4b27      	ldr	r3, [pc, #156]	@ (8009d38 <vTaskSwitchContext+0xb4>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ca0:	4b26      	ldr	r3, [pc, #152]	@ (8009d3c <vTaskSwitchContext+0xb8>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	fab3 f383 	clz	r3, r3
 8009cac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009cae:	7afb      	ldrb	r3, [r7, #11]
 8009cb0:	f1c3 031f 	rsb	r3, r3, #31
 8009cb4:	617b      	str	r3, [r7, #20]
 8009cb6:	4922      	ldr	r1, [pc, #136]	@ (8009d40 <vTaskSwitchContext+0xbc>)
 8009cb8:	697a      	ldr	r2, [r7, #20]
 8009cba:	4613      	mov	r3, r2
 8009cbc:	009b      	lsls	r3, r3, #2
 8009cbe:	4413      	add	r3, r2
 8009cc0:	009b      	lsls	r3, r3, #2
 8009cc2:	440b      	add	r3, r1
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d10b      	bne.n	8009ce2 <vTaskSwitchContext+0x5e>
	__asm volatile
 8009cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cce:	f383 8811 	msr	BASEPRI, r3
 8009cd2:	f3bf 8f6f 	isb	sy
 8009cd6:	f3bf 8f4f 	dsb	sy
 8009cda:	607b      	str	r3, [r7, #4]
}
 8009cdc:	bf00      	nop
 8009cde:	bf00      	nop
 8009ce0:	e7fd      	b.n	8009cde <vTaskSwitchContext+0x5a>
 8009ce2:	697a      	ldr	r2, [r7, #20]
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	009b      	lsls	r3, r3, #2
 8009ce8:	4413      	add	r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
 8009cec:	4a14      	ldr	r2, [pc, #80]	@ (8009d40 <vTaskSwitchContext+0xbc>)
 8009cee:	4413      	add	r3, r2
 8009cf0:	613b      	str	r3, [r7, #16]
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	685b      	ldr	r3, [r3, #4]
 8009cf6:	685a      	ldr	r2, [r3, #4]
 8009cf8:	693b      	ldr	r3, [r7, #16]
 8009cfa:	605a      	str	r2, [r3, #4]
 8009cfc:	693b      	ldr	r3, [r7, #16]
 8009cfe:	685a      	ldr	r2, [r3, #4]
 8009d00:	693b      	ldr	r3, [r7, #16]
 8009d02:	3308      	adds	r3, #8
 8009d04:	429a      	cmp	r2, r3
 8009d06:	d104      	bne.n	8009d12 <vTaskSwitchContext+0x8e>
 8009d08:	693b      	ldr	r3, [r7, #16]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	685a      	ldr	r2, [r3, #4]
 8009d0e:	693b      	ldr	r3, [r7, #16]
 8009d10:	605a      	str	r2, [r3, #4]
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	685b      	ldr	r3, [r3, #4]
 8009d16:	68db      	ldr	r3, [r3, #12]
 8009d18:	4a0a      	ldr	r2, [pc, #40]	@ (8009d44 <vTaskSwitchContext+0xc0>)
 8009d1a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d1c:	4b09      	ldr	r3, [pc, #36]	@ (8009d44 <vTaskSwitchContext+0xc0>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	334c      	adds	r3, #76	@ 0x4c
 8009d22:	4a09      	ldr	r2, [pc, #36]	@ (8009d48 <vTaskSwitchContext+0xc4>)
 8009d24:	6013      	str	r3, [r2, #0]
}
 8009d26:	bf00      	nop
 8009d28:	371c      	adds	r7, #28
 8009d2a:	46bd      	mov	sp, r7
 8009d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d30:	4770      	bx	lr
 8009d32:	bf00      	nop
 8009d34:	20000bbc 	.word	0x20000bbc
 8009d38:	20000ba8 	.word	0x20000ba8
 8009d3c:	20000b9c 	.word	0x20000b9c
 8009d40:	20000a98 	.word	0x20000a98
 8009d44:	20000a94 	.word	0x20000a94
 8009d48:	2000001c 	.word	0x2000001c

08009d4c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b084      	sub	sp, #16
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d10b      	bne.n	8009d74 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009d5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d60:	f383 8811 	msr	BASEPRI, r3
 8009d64:	f3bf 8f6f 	isb	sy
 8009d68:	f3bf 8f4f 	dsb	sy
 8009d6c:	60fb      	str	r3, [r7, #12]
}
 8009d6e:	bf00      	nop
 8009d70:	bf00      	nop
 8009d72:	e7fd      	b.n	8009d70 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d74:	4b07      	ldr	r3, [pc, #28]	@ (8009d94 <vTaskPlaceOnEventList+0x48>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	3318      	adds	r3, #24
 8009d7a:	4619      	mov	r1, r3
 8009d7c:	6878      	ldr	r0, [r7, #4]
 8009d7e:	f7ff f82b 	bl	8008dd8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d82:	2101      	movs	r1, #1
 8009d84:	6838      	ldr	r0, [r7, #0]
 8009d86:	f000 fa73 	bl	800a270 <prvAddCurrentTaskToDelayedList>
}
 8009d8a:	bf00      	nop
 8009d8c:	3710      	adds	r7, #16
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	bd80      	pop	{r7, pc}
 8009d92:	bf00      	nop
 8009d94:	20000a94 	.word	0x20000a94

08009d98 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009d98:	b580      	push	{r7, lr}
 8009d9a:	b086      	sub	sp, #24
 8009d9c:	af00      	add	r7, sp, #0
 8009d9e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	68db      	ldr	r3, [r3, #12]
 8009da4:	68db      	ldr	r3, [r3, #12]
 8009da6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009da8:	693b      	ldr	r3, [r7, #16]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d10b      	bne.n	8009dc6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009db2:	f383 8811 	msr	BASEPRI, r3
 8009db6:	f3bf 8f6f 	isb	sy
 8009dba:	f3bf 8f4f 	dsb	sy
 8009dbe:	60fb      	str	r3, [r7, #12]
}
 8009dc0:	bf00      	nop
 8009dc2:	bf00      	nop
 8009dc4:	e7fd      	b.n	8009dc2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009dc6:	693b      	ldr	r3, [r7, #16]
 8009dc8:	3318      	adds	r3, #24
 8009dca:	4618      	mov	r0, r3
 8009dcc:	f7ff f83d 	bl	8008e4a <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009dd0:	4b1d      	ldr	r3, [pc, #116]	@ (8009e48 <xTaskRemoveFromEventList+0xb0>)
 8009dd2:	681b      	ldr	r3, [r3, #0]
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d11c      	bne.n	8009e12 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	3304      	adds	r3, #4
 8009ddc:	4618      	mov	r0, r3
 8009dde:	f7ff f834 	bl	8008e4a <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009de2:	693b      	ldr	r3, [r7, #16]
 8009de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009de6:	2201      	movs	r2, #1
 8009de8:	409a      	lsls	r2, r3
 8009dea:	4b18      	ldr	r3, [pc, #96]	@ (8009e4c <xTaskRemoveFromEventList+0xb4>)
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	4313      	orrs	r3, r2
 8009df0:	4a16      	ldr	r2, [pc, #88]	@ (8009e4c <xTaskRemoveFromEventList+0xb4>)
 8009df2:	6013      	str	r3, [r2, #0]
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009df8:	4613      	mov	r3, r2
 8009dfa:	009b      	lsls	r3, r3, #2
 8009dfc:	4413      	add	r3, r2
 8009dfe:	009b      	lsls	r3, r3, #2
 8009e00:	4a13      	ldr	r2, [pc, #76]	@ (8009e50 <xTaskRemoveFromEventList+0xb8>)
 8009e02:	441a      	add	r2, r3
 8009e04:	693b      	ldr	r3, [r7, #16]
 8009e06:	3304      	adds	r3, #4
 8009e08:	4619      	mov	r1, r3
 8009e0a:	4610      	mov	r0, r2
 8009e0c:	f7fe ffc0 	bl	8008d90 <vListInsertEnd>
 8009e10:	e005      	b.n	8009e1e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	3318      	adds	r3, #24
 8009e16:	4619      	mov	r1, r3
 8009e18:	480e      	ldr	r0, [pc, #56]	@ (8009e54 <xTaskRemoveFromEventList+0xbc>)
 8009e1a:	f7fe ffb9 	bl	8008d90 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e1e:	693b      	ldr	r3, [r7, #16]
 8009e20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e22:	4b0d      	ldr	r3, [pc, #52]	@ (8009e58 <xTaskRemoveFromEventList+0xc0>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e28:	429a      	cmp	r2, r3
 8009e2a:	d905      	bls.n	8009e38 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e2c:	2301      	movs	r3, #1
 8009e2e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e30:	4b0a      	ldr	r3, [pc, #40]	@ (8009e5c <xTaskRemoveFromEventList+0xc4>)
 8009e32:	2201      	movs	r2, #1
 8009e34:	601a      	str	r2, [r3, #0]
 8009e36:	e001      	b.n	8009e3c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e3c:	697b      	ldr	r3, [r7, #20]
}
 8009e3e:	4618      	mov	r0, r3
 8009e40:	3718      	adds	r7, #24
 8009e42:	46bd      	mov	sp, r7
 8009e44:	bd80      	pop	{r7, pc}
 8009e46:	bf00      	nop
 8009e48:	20000bbc 	.word	0x20000bbc
 8009e4c:	20000b9c 	.word	0x20000b9c
 8009e50:	20000a98 	.word	0x20000a98
 8009e54:	20000b54 	.word	0x20000b54
 8009e58:	20000a94 	.word	0x20000a94
 8009e5c:	20000ba8 	.word	0x20000ba8

08009e60 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009e60:	b480      	push	{r7}
 8009e62:	b083      	sub	sp, #12
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e68:	4b06      	ldr	r3, [pc, #24]	@ (8009e84 <vTaskInternalSetTimeOutState+0x24>)
 8009e6a:	681a      	ldr	r2, [r3, #0]
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e70:	4b05      	ldr	r3, [pc, #20]	@ (8009e88 <vTaskInternalSetTimeOutState+0x28>)
 8009e72:	681a      	ldr	r2, [r3, #0]
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	605a      	str	r2, [r3, #4]
}
 8009e78:	bf00      	nop
 8009e7a:	370c      	adds	r7, #12
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e82:	4770      	bx	lr
 8009e84:	20000bac 	.word	0x20000bac
 8009e88:	20000b98 	.word	0x20000b98

08009e8c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b088      	sub	sp, #32
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	2b00      	cmp	r3, #0
 8009e9a:	d10b      	bne.n	8009eb4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ea0:	f383 8811 	msr	BASEPRI, r3
 8009ea4:	f3bf 8f6f 	isb	sy
 8009ea8:	f3bf 8f4f 	dsb	sy
 8009eac:	613b      	str	r3, [r7, #16]
}
 8009eae:	bf00      	nop
 8009eb0:	bf00      	nop
 8009eb2:	e7fd      	b.n	8009eb0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d10b      	bne.n	8009ed2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009eba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ebe:	f383 8811 	msr	BASEPRI, r3
 8009ec2:	f3bf 8f6f 	isb	sy
 8009ec6:	f3bf 8f4f 	dsb	sy
 8009eca:	60fb      	str	r3, [r7, #12]
}
 8009ecc:	bf00      	nop
 8009ece:	bf00      	nop
 8009ed0:	e7fd      	b.n	8009ece <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009ed2:	f000 fb61 	bl	800a598 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009ed6:	4b1d      	ldr	r3, [pc, #116]	@ (8009f4c <xTaskCheckForTimeOut+0xc0>)
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	685b      	ldr	r3, [r3, #4]
 8009ee0:	69ba      	ldr	r2, [r7, #24]
 8009ee2:	1ad3      	subs	r3, r2, r3
 8009ee4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	681b      	ldr	r3, [r3, #0]
 8009eea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009eee:	d102      	bne.n	8009ef6 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009ef0:	2300      	movs	r3, #0
 8009ef2:	61fb      	str	r3, [r7, #28]
 8009ef4:	e023      	b.n	8009f3e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	681a      	ldr	r2, [r3, #0]
 8009efa:	4b15      	ldr	r3, [pc, #84]	@ (8009f50 <xTaskCheckForTimeOut+0xc4>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	429a      	cmp	r2, r3
 8009f00:	d007      	beq.n	8009f12 <xTaskCheckForTimeOut+0x86>
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	685b      	ldr	r3, [r3, #4]
 8009f06:	69ba      	ldr	r2, [r7, #24]
 8009f08:	429a      	cmp	r2, r3
 8009f0a:	d302      	bcc.n	8009f12 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f0c:	2301      	movs	r3, #1
 8009f0e:	61fb      	str	r3, [r7, #28]
 8009f10:	e015      	b.n	8009f3e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f12:	683b      	ldr	r3, [r7, #0]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	697a      	ldr	r2, [r7, #20]
 8009f18:	429a      	cmp	r2, r3
 8009f1a:	d20b      	bcs.n	8009f34 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	697b      	ldr	r3, [r7, #20]
 8009f22:	1ad2      	subs	r2, r2, r3
 8009f24:	683b      	ldr	r3, [r7, #0]
 8009f26:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f7ff ff99 	bl	8009e60 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	61fb      	str	r3, [r7, #28]
 8009f32:	e004      	b.n	8009f3e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	2200      	movs	r2, #0
 8009f38:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f3a:	2301      	movs	r3, #1
 8009f3c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f3e:	f000 fb5d 	bl	800a5fc <vPortExitCritical>

	return xReturn;
 8009f42:	69fb      	ldr	r3, [r7, #28]
}
 8009f44:	4618      	mov	r0, r3
 8009f46:	3720      	adds	r7, #32
 8009f48:	46bd      	mov	sp, r7
 8009f4a:	bd80      	pop	{r7, pc}
 8009f4c:	20000b98 	.word	0x20000b98
 8009f50:	20000bac 	.word	0x20000bac

08009f54 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009f54:	b480      	push	{r7}
 8009f56:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009f58:	4b03      	ldr	r3, [pc, #12]	@ (8009f68 <vTaskMissedYield+0x14>)
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	601a      	str	r2, [r3, #0]
}
 8009f5e:	bf00      	nop
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr
 8009f68:	20000ba8 	.word	0x20000ba8

08009f6c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b082      	sub	sp, #8
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009f74:	f000 f852 	bl	800a01c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009f78:	4b06      	ldr	r3, [pc, #24]	@ (8009f94 <prvIdleTask+0x28>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2b01      	cmp	r3, #1
 8009f7e:	d9f9      	bls.n	8009f74 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009f80:	4b05      	ldr	r3, [pc, #20]	@ (8009f98 <prvIdleTask+0x2c>)
 8009f82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f86:	601a      	str	r2, [r3, #0]
 8009f88:	f3bf 8f4f 	dsb	sy
 8009f8c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009f90:	e7f0      	b.n	8009f74 <prvIdleTask+0x8>
 8009f92:	bf00      	nop
 8009f94:	20000a98 	.word	0x20000a98
 8009f98:	e000ed04 	.word	0xe000ed04

08009f9c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b082      	sub	sp, #8
 8009fa0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	607b      	str	r3, [r7, #4]
 8009fa6:	e00c      	b.n	8009fc2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009fa8:	687a      	ldr	r2, [r7, #4]
 8009faa:	4613      	mov	r3, r2
 8009fac:	009b      	lsls	r3, r3, #2
 8009fae:	4413      	add	r3, r2
 8009fb0:	009b      	lsls	r3, r3, #2
 8009fb2:	4a12      	ldr	r2, [pc, #72]	@ (8009ffc <prvInitialiseTaskLists+0x60>)
 8009fb4:	4413      	add	r3, r2
 8009fb6:	4618      	mov	r0, r3
 8009fb8:	f7fe febd 	bl	8008d36 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	607b      	str	r3, [r7, #4]
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2b06      	cmp	r3, #6
 8009fc6:	d9ef      	bls.n	8009fa8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009fc8:	480d      	ldr	r0, [pc, #52]	@ (800a000 <prvInitialiseTaskLists+0x64>)
 8009fca:	f7fe feb4 	bl	8008d36 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009fce:	480d      	ldr	r0, [pc, #52]	@ (800a004 <prvInitialiseTaskLists+0x68>)
 8009fd0:	f7fe feb1 	bl	8008d36 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009fd4:	480c      	ldr	r0, [pc, #48]	@ (800a008 <prvInitialiseTaskLists+0x6c>)
 8009fd6:	f7fe feae 	bl	8008d36 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009fda:	480c      	ldr	r0, [pc, #48]	@ (800a00c <prvInitialiseTaskLists+0x70>)
 8009fdc:	f7fe feab 	bl	8008d36 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009fe0:	480b      	ldr	r0, [pc, #44]	@ (800a010 <prvInitialiseTaskLists+0x74>)
 8009fe2:	f7fe fea8 	bl	8008d36 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009fe6:	4b0b      	ldr	r3, [pc, #44]	@ (800a014 <prvInitialiseTaskLists+0x78>)
 8009fe8:	4a05      	ldr	r2, [pc, #20]	@ (800a000 <prvInitialiseTaskLists+0x64>)
 8009fea:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009fec:	4b0a      	ldr	r3, [pc, #40]	@ (800a018 <prvInitialiseTaskLists+0x7c>)
 8009fee:	4a05      	ldr	r2, [pc, #20]	@ (800a004 <prvInitialiseTaskLists+0x68>)
 8009ff0:	601a      	str	r2, [r3, #0]
}
 8009ff2:	bf00      	nop
 8009ff4:	3708      	adds	r7, #8
 8009ff6:	46bd      	mov	sp, r7
 8009ff8:	bd80      	pop	{r7, pc}
 8009ffa:	bf00      	nop
 8009ffc:	20000a98 	.word	0x20000a98
 800a000:	20000b24 	.word	0x20000b24
 800a004:	20000b38 	.word	0x20000b38
 800a008:	20000b54 	.word	0x20000b54
 800a00c:	20000b68 	.word	0x20000b68
 800a010:	20000b80 	.word	0x20000b80
 800a014:	20000b4c 	.word	0x20000b4c
 800a018:	20000b50 	.word	0x20000b50

0800a01c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a01c:	b580      	push	{r7, lr}
 800a01e:	b082      	sub	sp, #8
 800a020:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a022:	e019      	b.n	800a058 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a024:	f000 fab8 	bl	800a598 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a028:	4b10      	ldr	r3, [pc, #64]	@ (800a06c <prvCheckTasksWaitingTermination+0x50>)
 800a02a:	68db      	ldr	r3, [r3, #12]
 800a02c:	68db      	ldr	r3, [r3, #12]
 800a02e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	3304      	adds	r3, #4
 800a034:	4618      	mov	r0, r3
 800a036:	f7fe ff08 	bl	8008e4a <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a03a:	4b0d      	ldr	r3, [pc, #52]	@ (800a070 <prvCheckTasksWaitingTermination+0x54>)
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3b01      	subs	r3, #1
 800a040:	4a0b      	ldr	r2, [pc, #44]	@ (800a070 <prvCheckTasksWaitingTermination+0x54>)
 800a042:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a044:	4b0b      	ldr	r3, [pc, #44]	@ (800a074 <prvCheckTasksWaitingTermination+0x58>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	3b01      	subs	r3, #1
 800a04a:	4a0a      	ldr	r2, [pc, #40]	@ (800a074 <prvCheckTasksWaitingTermination+0x58>)
 800a04c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a04e:	f000 fad5 	bl	800a5fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a052:	6878      	ldr	r0, [r7, #4]
 800a054:	f000 f810 	bl	800a078 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a058:	4b06      	ldr	r3, [pc, #24]	@ (800a074 <prvCheckTasksWaitingTermination+0x58>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d1e1      	bne.n	800a024 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a060:	bf00      	nop
 800a062:	bf00      	nop
 800a064:	3708      	adds	r7, #8
 800a066:	46bd      	mov	sp, r7
 800a068:	bd80      	pop	{r7, pc}
 800a06a:	bf00      	nop
 800a06c:	20000b68 	.word	0x20000b68
 800a070:	20000b94 	.word	0x20000b94
 800a074:	20000b7c 	.word	0x20000b7c

0800a078 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a078:	b580      	push	{r7, lr}
 800a07a:	b084      	sub	sp, #16
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	334c      	adds	r3, #76	@ 0x4c
 800a084:	4618      	mov	r0, r3
 800a086:	f000 ff85 	bl	800af94 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a090:	2b00      	cmp	r3, #0
 800a092:	d108      	bne.n	800a0a6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a094:	687b      	ldr	r3, [r7, #4]
 800a096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a098:	4618      	mov	r0, r3
 800a09a:	f000 fc6d 	bl	800a978 <vPortFree>
				vPortFree( pxTCB );
 800a09e:	6878      	ldr	r0, [r7, #4]
 800a0a0:	f000 fc6a 	bl	800a978 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0a4:	e019      	b.n	800a0da <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a0ac:	2b01      	cmp	r3, #1
 800a0ae:	d103      	bne.n	800a0b8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a0b0:	6878      	ldr	r0, [r7, #4]
 800a0b2:	f000 fc61 	bl	800a978 <vPortFree>
	}
 800a0b6:	e010      	b.n	800a0da <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 800a0be:	2b02      	cmp	r3, #2
 800a0c0:	d00b      	beq.n	800a0da <prvDeleteTCB+0x62>
	__asm volatile
 800a0c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c6:	f383 8811 	msr	BASEPRI, r3
 800a0ca:	f3bf 8f6f 	isb	sy
 800a0ce:	f3bf 8f4f 	dsb	sy
 800a0d2:	60fb      	str	r3, [r7, #12]
}
 800a0d4:	bf00      	nop
 800a0d6:	bf00      	nop
 800a0d8:	e7fd      	b.n	800a0d6 <prvDeleteTCB+0x5e>
	}
 800a0da:	bf00      	nop
 800a0dc:	3710      	adds	r7, #16
 800a0de:	46bd      	mov	sp, r7
 800a0e0:	bd80      	pop	{r7, pc}
	...

0800a0e4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a0ea:	4b0c      	ldr	r3, [pc, #48]	@ (800a11c <prvResetNextTaskUnblockTime+0x38>)
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d104      	bne.n	800a0fe <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a0f4:	4b0a      	ldr	r3, [pc, #40]	@ (800a120 <prvResetNextTaskUnblockTime+0x3c>)
 800a0f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a0fa:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a0fc:	e008      	b.n	800a110 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0fe:	4b07      	ldr	r3, [pc, #28]	@ (800a11c <prvResetNextTaskUnblockTime+0x38>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	68db      	ldr	r3, [r3, #12]
 800a106:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	4a04      	ldr	r2, [pc, #16]	@ (800a120 <prvResetNextTaskUnblockTime+0x3c>)
 800a10e:	6013      	str	r3, [r2, #0]
}
 800a110:	bf00      	nop
 800a112:	370c      	adds	r7, #12
 800a114:	46bd      	mov	sp, r7
 800a116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11a:	4770      	bx	lr
 800a11c:	20000b4c 	.word	0x20000b4c
 800a120:	20000bb4 	.word	0x20000bb4

0800a124 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a12a:	4b0b      	ldr	r3, [pc, #44]	@ (800a158 <xTaskGetSchedulerState+0x34>)
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	2b00      	cmp	r3, #0
 800a130:	d102      	bne.n	800a138 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a132:	2301      	movs	r3, #1
 800a134:	607b      	str	r3, [r7, #4]
 800a136:	e008      	b.n	800a14a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a138:	4b08      	ldr	r3, [pc, #32]	@ (800a15c <xTaskGetSchedulerState+0x38>)
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d102      	bne.n	800a146 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a140:	2302      	movs	r3, #2
 800a142:	607b      	str	r3, [r7, #4]
 800a144:	e001      	b.n	800a14a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a146:	2300      	movs	r3, #0
 800a148:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a14a:	687b      	ldr	r3, [r7, #4]
	}
 800a14c:	4618      	mov	r0, r3
 800a14e:	370c      	adds	r7, #12
 800a150:	46bd      	mov	sp, r7
 800a152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a156:	4770      	bx	lr
 800a158:	20000ba0 	.word	0x20000ba0
 800a15c:	20000bbc 	.word	0x20000bbc

0800a160 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a160:	b580      	push	{r7, lr}
 800a162:	b086      	sub	sp, #24
 800a164:	af00      	add	r7, sp, #0
 800a166:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a16c:	2300      	movs	r3, #0
 800a16e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d070      	beq.n	800a258 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a176:	4b3b      	ldr	r3, [pc, #236]	@ (800a264 <xTaskPriorityDisinherit+0x104>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	693a      	ldr	r2, [r7, #16]
 800a17c:	429a      	cmp	r2, r3
 800a17e:	d00b      	beq.n	800a198 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a180:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a184:	f383 8811 	msr	BASEPRI, r3
 800a188:	f3bf 8f6f 	isb	sy
 800a18c:	f3bf 8f4f 	dsb	sy
 800a190:	60fb      	str	r3, [r7, #12]
}
 800a192:	bf00      	nop
 800a194:	bf00      	nop
 800a196:	e7fd      	b.n	800a194 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a198:	693b      	ldr	r3, [r7, #16]
 800a19a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d10b      	bne.n	800a1b8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a1a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1a4:	f383 8811 	msr	BASEPRI, r3
 800a1a8:	f3bf 8f6f 	isb	sy
 800a1ac:	f3bf 8f4f 	dsb	sy
 800a1b0:	60bb      	str	r3, [r7, #8]
}
 800a1b2:	bf00      	nop
 800a1b4:	bf00      	nop
 800a1b6:	e7fd      	b.n	800a1b4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1bc:	1e5a      	subs	r2, r3, #1
 800a1be:	693b      	ldr	r3, [r7, #16]
 800a1c0:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a1c2:	693b      	ldr	r3, [r7, #16]
 800a1c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a1ca:	429a      	cmp	r2, r3
 800a1cc:	d044      	beq.n	800a258 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a1ce:	693b      	ldr	r3, [r7, #16]
 800a1d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d140      	bne.n	800a258 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1d6:	693b      	ldr	r3, [r7, #16]
 800a1d8:	3304      	adds	r3, #4
 800a1da:	4618      	mov	r0, r3
 800a1dc:	f7fe fe35 	bl	8008e4a <uxListRemove>
 800a1e0:	4603      	mov	r3, r0
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d115      	bne.n	800a212 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800a1e6:	693b      	ldr	r3, [r7, #16]
 800a1e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ea:	491f      	ldr	r1, [pc, #124]	@ (800a268 <xTaskPriorityDisinherit+0x108>)
 800a1ec:	4613      	mov	r3, r2
 800a1ee:	009b      	lsls	r3, r3, #2
 800a1f0:	4413      	add	r3, r2
 800a1f2:	009b      	lsls	r3, r3, #2
 800a1f4:	440b      	add	r3, r1
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d10a      	bne.n	800a212 <xTaskPriorityDisinherit+0xb2>
 800a1fc:	693b      	ldr	r3, [r7, #16]
 800a1fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a200:	2201      	movs	r2, #1
 800a202:	fa02 f303 	lsl.w	r3, r2, r3
 800a206:	43da      	mvns	r2, r3
 800a208:	4b18      	ldr	r3, [pc, #96]	@ (800a26c <xTaskPriorityDisinherit+0x10c>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	4013      	ands	r3, r2
 800a20e:	4a17      	ldr	r2, [pc, #92]	@ (800a26c <xTaskPriorityDisinherit+0x10c>)
 800a210:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a212:	693b      	ldr	r3, [r7, #16]
 800a214:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a216:	693b      	ldr	r3, [r7, #16]
 800a218:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a21a:	693b      	ldr	r3, [r7, #16]
 800a21c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a21e:	f1c3 0207 	rsb	r2, r3, #7
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a226:	693b      	ldr	r3, [r7, #16]
 800a228:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a22a:	2201      	movs	r2, #1
 800a22c:	409a      	lsls	r2, r3
 800a22e:	4b0f      	ldr	r3, [pc, #60]	@ (800a26c <xTaskPriorityDisinherit+0x10c>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4313      	orrs	r3, r2
 800a234:	4a0d      	ldr	r2, [pc, #52]	@ (800a26c <xTaskPriorityDisinherit+0x10c>)
 800a236:	6013      	str	r3, [r2, #0]
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a23c:	4613      	mov	r3, r2
 800a23e:	009b      	lsls	r3, r3, #2
 800a240:	4413      	add	r3, r2
 800a242:	009b      	lsls	r3, r3, #2
 800a244:	4a08      	ldr	r2, [pc, #32]	@ (800a268 <xTaskPriorityDisinherit+0x108>)
 800a246:	441a      	add	r2, r3
 800a248:	693b      	ldr	r3, [r7, #16]
 800a24a:	3304      	adds	r3, #4
 800a24c:	4619      	mov	r1, r3
 800a24e:	4610      	mov	r0, r2
 800a250:	f7fe fd9e 	bl	8008d90 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a254:	2301      	movs	r3, #1
 800a256:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a258:	697b      	ldr	r3, [r7, #20]
	}
 800a25a:	4618      	mov	r0, r3
 800a25c:	3718      	adds	r7, #24
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}
 800a262:	bf00      	nop
 800a264:	20000a94 	.word	0x20000a94
 800a268:	20000a98 	.word	0x20000a98
 800a26c:	20000b9c 	.word	0x20000b9c

0800a270 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b084      	sub	sp, #16
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
 800a278:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a27a:	4b29      	ldr	r3, [pc, #164]	@ (800a320 <prvAddCurrentTaskToDelayedList+0xb0>)
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a280:	4b28      	ldr	r3, [pc, #160]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	3304      	adds	r3, #4
 800a286:	4618      	mov	r0, r3
 800a288:	f7fe fddf 	bl	8008e4a <uxListRemove>
 800a28c:	4603      	mov	r3, r0
 800a28e:	2b00      	cmp	r3, #0
 800a290:	d10b      	bne.n	800a2aa <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a292:	4b24      	ldr	r3, [pc, #144]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a298:	2201      	movs	r2, #1
 800a29a:	fa02 f303 	lsl.w	r3, r2, r3
 800a29e:	43da      	mvns	r2, r3
 800a2a0:	4b21      	ldr	r3, [pc, #132]	@ (800a328 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	4013      	ands	r3, r2
 800a2a6:	4a20      	ldr	r2, [pc, #128]	@ (800a328 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a2a8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2b0:	d10a      	bne.n	800a2c8 <prvAddCurrentTaskToDelayedList+0x58>
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d007      	beq.n	800a2c8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2b8:	4b1a      	ldr	r3, [pc, #104]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	3304      	adds	r3, #4
 800a2be:	4619      	mov	r1, r3
 800a2c0:	481a      	ldr	r0, [pc, #104]	@ (800a32c <prvAddCurrentTaskToDelayedList+0xbc>)
 800a2c2:	f7fe fd65 	bl	8008d90 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a2c6:	e026      	b.n	800a316 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a2c8:	68fa      	ldr	r2, [r7, #12]
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	4413      	add	r3, r2
 800a2ce:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a2d0:	4b14      	ldr	r3, [pc, #80]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2d2:	681b      	ldr	r3, [r3, #0]
 800a2d4:	68ba      	ldr	r2, [r7, #8]
 800a2d6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d209      	bcs.n	800a2f4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2e0:	4b13      	ldr	r3, [pc, #76]	@ (800a330 <prvAddCurrentTaskToDelayedList+0xc0>)
 800a2e2:	681a      	ldr	r2, [r3, #0]
 800a2e4:	4b0f      	ldr	r3, [pc, #60]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	3304      	adds	r3, #4
 800a2ea:	4619      	mov	r1, r3
 800a2ec:	4610      	mov	r0, r2
 800a2ee:	f7fe fd73 	bl	8008dd8 <vListInsert>
}
 800a2f2:	e010      	b.n	800a316 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2f4:	4b0f      	ldr	r3, [pc, #60]	@ (800a334 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a2f6:	681a      	ldr	r2, [r3, #0]
 800a2f8:	4b0a      	ldr	r3, [pc, #40]	@ (800a324 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	3304      	adds	r3, #4
 800a2fe:	4619      	mov	r1, r3
 800a300:	4610      	mov	r0, r2
 800a302:	f7fe fd69 	bl	8008dd8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a306:	4b0c      	ldr	r3, [pc, #48]	@ (800a338 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	68ba      	ldr	r2, [r7, #8]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d202      	bcs.n	800a316 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a310:	4a09      	ldr	r2, [pc, #36]	@ (800a338 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a312:	68bb      	ldr	r3, [r7, #8]
 800a314:	6013      	str	r3, [r2, #0]
}
 800a316:	bf00      	nop
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	20000b98 	.word	0x20000b98
 800a324:	20000a94 	.word	0x20000a94
 800a328:	20000b9c 	.word	0x20000b9c
 800a32c:	20000b80 	.word	0x20000b80
 800a330:	20000b50 	.word	0x20000b50
 800a334:	20000b4c 	.word	0x20000b4c
 800a338:	20000bb4 	.word	0x20000bb4

0800a33c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a33c:	b480      	push	{r7}
 800a33e:	b085      	sub	sp, #20
 800a340:	af00      	add	r7, sp, #0
 800a342:	60f8      	str	r0, [r7, #12]
 800a344:	60b9      	str	r1, [r7, #8]
 800a346:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	3b04      	subs	r3, #4
 800a34c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a354:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	3b04      	subs	r3, #4
 800a35a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	f023 0201 	bic.w	r2, r3, #1
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	3b04      	subs	r3, #4
 800a36a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a36c:	4a0c      	ldr	r2, [pc, #48]	@ (800a3a0 <pxPortInitialiseStack+0x64>)
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	3b14      	subs	r3, #20
 800a376:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a378:	687a      	ldr	r2, [r7, #4]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	3b04      	subs	r3, #4
 800a382:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	f06f 0202 	mvn.w	r2, #2
 800a38a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	3b20      	subs	r3, #32
 800a390:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a392:	68fb      	ldr	r3, [r7, #12]
}
 800a394:	4618      	mov	r0, r3
 800a396:	3714      	adds	r7, #20
 800a398:	46bd      	mov	sp, r7
 800a39a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a39e:	4770      	bx	lr
 800a3a0:	0800a3a5 	.word	0x0800a3a5

0800a3a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3a4:	b480      	push	{r7}
 800a3a6:	b085      	sub	sp, #20
 800a3a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3ae:	4b13      	ldr	r3, [pc, #76]	@ (800a3fc <prvTaskExitError+0x58>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3b6:	d00b      	beq.n	800a3d0 <prvTaskExitError+0x2c>
	__asm volatile
 800a3b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3bc:	f383 8811 	msr	BASEPRI, r3
 800a3c0:	f3bf 8f6f 	isb	sy
 800a3c4:	f3bf 8f4f 	dsb	sy
 800a3c8:	60fb      	str	r3, [r7, #12]
}
 800a3ca:	bf00      	nop
 800a3cc:	bf00      	nop
 800a3ce:	e7fd      	b.n	800a3cc <prvTaskExitError+0x28>
	__asm volatile
 800a3d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d4:	f383 8811 	msr	BASEPRI, r3
 800a3d8:	f3bf 8f6f 	isb	sy
 800a3dc:	f3bf 8f4f 	dsb	sy
 800a3e0:	60bb      	str	r3, [r7, #8]
}
 800a3e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a3e4:	bf00      	nop
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	d0fc      	beq.n	800a3e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a3ec:	bf00      	nop
 800a3ee:	bf00      	nop
 800a3f0:	3714      	adds	r7, #20
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f8:	4770      	bx	lr
 800a3fa:	bf00      	nop
 800a3fc:	2000000c 	.word	0x2000000c

0800a400 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a400:	4b07      	ldr	r3, [pc, #28]	@ (800a420 <pxCurrentTCBConst2>)
 800a402:	6819      	ldr	r1, [r3, #0]
 800a404:	6808      	ldr	r0, [r1, #0]
 800a406:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a40a:	f380 8809 	msr	PSP, r0
 800a40e:	f3bf 8f6f 	isb	sy
 800a412:	f04f 0000 	mov.w	r0, #0
 800a416:	f380 8811 	msr	BASEPRI, r0
 800a41a:	4770      	bx	lr
 800a41c:	f3af 8000 	nop.w

0800a420 <pxCurrentTCBConst2>:
 800a420:	20000a94 	.word	0x20000a94
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a424:	bf00      	nop
 800a426:	bf00      	nop

0800a428 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a428:	4808      	ldr	r0, [pc, #32]	@ (800a44c <prvPortStartFirstTask+0x24>)
 800a42a:	6800      	ldr	r0, [r0, #0]
 800a42c:	6800      	ldr	r0, [r0, #0]
 800a42e:	f380 8808 	msr	MSP, r0
 800a432:	f04f 0000 	mov.w	r0, #0
 800a436:	f380 8814 	msr	CONTROL, r0
 800a43a:	b662      	cpsie	i
 800a43c:	b661      	cpsie	f
 800a43e:	f3bf 8f4f 	dsb	sy
 800a442:	f3bf 8f6f 	isb	sy
 800a446:	df00      	svc	0
 800a448:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a44a:	bf00      	nop
 800a44c:	e000ed08 	.word	0xe000ed08

0800a450 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b086      	sub	sp, #24
 800a454:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a456:	4b47      	ldr	r3, [pc, #284]	@ (800a574 <xPortStartScheduler+0x124>)
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	4a47      	ldr	r2, [pc, #284]	@ (800a578 <xPortStartScheduler+0x128>)
 800a45c:	4293      	cmp	r3, r2
 800a45e:	d10b      	bne.n	800a478 <xPortStartScheduler+0x28>
	__asm volatile
 800a460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a464:	f383 8811 	msr	BASEPRI, r3
 800a468:	f3bf 8f6f 	isb	sy
 800a46c:	f3bf 8f4f 	dsb	sy
 800a470:	60fb      	str	r3, [r7, #12]
}
 800a472:	bf00      	nop
 800a474:	bf00      	nop
 800a476:	e7fd      	b.n	800a474 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a478:	4b3e      	ldr	r3, [pc, #248]	@ (800a574 <xPortStartScheduler+0x124>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	4a3f      	ldr	r2, [pc, #252]	@ (800a57c <xPortStartScheduler+0x12c>)
 800a47e:	4293      	cmp	r3, r2
 800a480:	d10b      	bne.n	800a49a <xPortStartScheduler+0x4a>
	__asm volatile
 800a482:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a486:	f383 8811 	msr	BASEPRI, r3
 800a48a:	f3bf 8f6f 	isb	sy
 800a48e:	f3bf 8f4f 	dsb	sy
 800a492:	613b      	str	r3, [r7, #16]
}
 800a494:	bf00      	nop
 800a496:	bf00      	nop
 800a498:	e7fd      	b.n	800a496 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a49a:	4b39      	ldr	r3, [pc, #228]	@ (800a580 <xPortStartScheduler+0x130>)
 800a49c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	781b      	ldrb	r3, [r3, #0]
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4a6:	697b      	ldr	r3, [r7, #20]
 800a4a8:	22ff      	movs	r2, #255	@ 0xff
 800a4aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4ac:	697b      	ldr	r3, [r7, #20]
 800a4ae:	781b      	ldrb	r3, [r3, #0]
 800a4b0:	b2db      	uxtb	r3, r3
 800a4b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4b4:	78fb      	ldrb	r3, [r7, #3]
 800a4b6:	b2db      	uxtb	r3, r3
 800a4b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a4bc:	b2da      	uxtb	r2, r3
 800a4be:	4b31      	ldr	r3, [pc, #196]	@ (800a584 <xPortStartScheduler+0x134>)
 800a4c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a4c2:	4b31      	ldr	r3, [pc, #196]	@ (800a588 <xPortStartScheduler+0x138>)
 800a4c4:	2207      	movs	r2, #7
 800a4c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4c8:	e009      	b.n	800a4de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a4ca:	4b2f      	ldr	r3, [pc, #188]	@ (800a588 <xPortStartScheduler+0x138>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	3b01      	subs	r3, #1
 800a4d0:	4a2d      	ldr	r2, [pc, #180]	@ (800a588 <xPortStartScheduler+0x138>)
 800a4d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a4d4:	78fb      	ldrb	r3, [r7, #3]
 800a4d6:	b2db      	uxtb	r3, r3
 800a4d8:	005b      	lsls	r3, r3, #1
 800a4da:	b2db      	uxtb	r3, r3
 800a4dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4de:	78fb      	ldrb	r3, [r7, #3]
 800a4e0:	b2db      	uxtb	r3, r3
 800a4e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4e6:	2b80      	cmp	r3, #128	@ 0x80
 800a4e8:	d0ef      	beq.n	800a4ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a4ea:	4b27      	ldr	r3, [pc, #156]	@ (800a588 <xPortStartScheduler+0x138>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f1c3 0307 	rsb	r3, r3, #7
 800a4f2:	2b04      	cmp	r3, #4
 800a4f4:	d00b      	beq.n	800a50e <xPortStartScheduler+0xbe>
	__asm volatile
 800a4f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4fa:	f383 8811 	msr	BASEPRI, r3
 800a4fe:	f3bf 8f6f 	isb	sy
 800a502:	f3bf 8f4f 	dsb	sy
 800a506:	60bb      	str	r3, [r7, #8]
}
 800a508:	bf00      	nop
 800a50a:	bf00      	nop
 800a50c:	e7fd      	b.n	800a50a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a50e:	4b1e      	ldr	r3, [pc, #120]	@ (800a588 <xPortStartScheduler+0x138>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	021b      	lsls	r3, r3, #8
 800a514:	4a1c      	ldr	r2, [pc, #112]	@ (800a588 <xPortStartScheduler+0x138>)
 800a516:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a518:	4b1b      	ldr	r3, [pc, #108]	@ (800a588 <xPortStartScheduler+0x138>)
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a520:	4a19      	ldr	r2, [pc, #100]	@ (800a588 <xPortStartScheduler+0x138>)
 800a522:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	b2da      	uxtb	r2, r3
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a52c:	4b17      	ldr	r3, [pc, #92]	@ (800a58c <xPortStartScheduler+0x13c>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a16      	ldr	r2, [pc, #88]	@ (800a58c <xPortStartScheduler+0x13c>)
 800a532:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a536:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a538:	4b14      	ldr	r3, [pc, #80]	@ (800a58c <xPortStartScheduler+0x13c>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	4a13      	ldr	r2, [pc, #76]	@ (800a58c <xPortStartScheduler+0x13c>)
 800a53e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a542:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a544:	f000 f8da 	bl	800a6fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a548:	4b11      	ldr	r3, [pc, #68]	@ (800a590 <xPortStartScheduler+0x140>)
 800a54a:	2200      	movs	r2, #0
 800a54c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a54e:	f000 f8f9 	bl	800a744 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a552:	4b10      	ldr	r3, [pc, #64]	@ (800a594 <xPortStartScheduler+0x144>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	4a0f      	ldr	r2, [pc, #60]	@ (800a594 <xPortStartScheduler+0x144>)
 800a558:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a55c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a55e:	f7ff ff63 	bl	800a428 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a562:	f7ff fb8f 	bl	8009c84 <vTaskSwitchContext>
	prvTaskExitError();
 800a566:	f7ff ff1d 	bl	800a3a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	3718      	adds	r7, #24
 800a570:	46bd      	mov	sp, r7
 800a572:	bd80      	pop	{r7, pc}
 800a574:	e000ed00 	.word	0xe000ed00
 800a578:	410fc271 	.word	0x410fc271
 800a57c:	410fc270 	.word	0x410fc270
 800a580:	e000e400 	.word	0xe000e400
 800a584:	20000bc0 	.word	0x20000bc0
 800a588:	20000bc4 	.word	0x20000bc4
 800a58c:	e000ed20 	.word	0xe000ed20
 800a590:	2000000c 	.word	0x2000000c
 800a594:	e000ef34 	.word	0xe000ef34

0800a598 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a598:	b480      	push	{r7}
 800a59a:	b083      	sub	sp, #12
 800a59c:	af00      	add	r7, sp, #0
	__asm volatile
 800a59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	607b      	str	r3, [r7, #4]
}
 800a5b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5b2:	4b10      	ldr	r3, [pc, #64]	@ (800a5f4 <vPortEnterCritical+0x5c>)
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	4a0e      	ldr	r2, [pc, #56]	@ (800a5f4 <vPortEnterCritical+0x5c>)
 800a5ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f4 <vPortEnterCritical+0x5c>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	2b01      	cmp	r3, #1
 800a5c2:	d110      	bne.n	800a5e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a5c4:	4b0c      	ldr	r3, [pc, #48]	@ (800a5f8 <vPortEnterCritical+0x60>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	b2db      	uxtb	r3, r3
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d00b      	beq.n	800a5e6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a5ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d2:	f383 8811 	msr	BASEPRI, r3
 800a5d6:	f3bf 8f6f 	isb	sy
 800a5da:	f3bf 8f4f 	dsb	sy
 800a5de:	603b      	str	r3, [r7, #0]
}
 800a5e0:	bf00      	nop
 800a5e2:	bf00      	nop
 800a5e4:	e7fd      	b.n	800a5e2 <vPortEnterCritical+0x4a>
	}
}
 800a5e6:	bf00      	nop
 800a5e8:	370c      	adds	r7, #12
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
 800a5f2:	bf00      	nop
 800a5f4:	2000000c 	.word	0x2000000c
 800a5f8:	e000ed04 	.word	0xe000ed04

0800a5fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5fc:	b480      	push	{r7}
 800a5fe:	b083      	sub	sp, #12
 800a600:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a602:	4b12      	ldr	r3, [pc, #72]	@ (800a64c <vPortExitCritical+0x50>)
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	2b00      	cmp	r3, #0
 800a608:	d10b      	bne.n	800a622 <vPortExitCritical+0x26>
	__asm volatile
 800a60a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a60e:	f383 8811 	msr	BASEPRI, r3
 800a612:	f3bf 8f6f 	isb	sy
 800a616:	f3bf 8f4f 	dsb	sy
 800a61a:	607b      	str	r3, [r7, #4]
}
 800a61c:	bf00      	nop
 800a61e:	bf00      	nop
 800a620:	e7fd      	b.n	800a61e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a622:	4b0a      	ldr	r3, [pc, #40]	@ (800a64c <vPortExitCritical+0x50>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	3b01      	subs	r3, #1
 800a628:	4a08      	ldr	r2, [pc, #32]	@ (800a64c <vPortExitCritical+0x50>)
 800a62a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a62c:	4b07      	ldr	r3, [pc, #28]	@ (800a64c <vPortExitCritical+0x50>)
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	2b00      	cmp	r3, #0
 800a632:	d105      	bne.n	800a640 <vPortExitCritical+0x44>
 800a634:	2300      	movs	r3, #0
 800a636:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	f383 8811 	msr	BASEPRI, r3
}
 800a63e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a640:	bf00      	nop
 800a642:	370c      	adds	r7, #12
 800a644:	46bd      	mov	sp, r7
 800a646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64a:	4770      	bx	lr
 800a64c:	2000000c 	.word	0x2000000c

0800a650 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a650:	f3ef 8009 	mrs	r0, PSP
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	4b15      	ldr	r3, [pc, #84]	@ (800a6b0 <pxCurrentTCBConst>)
 800a65a:	681a      	ldr	r2, [r3, #0]
 800a65c:	f01e 0f10 	tst.w	lr, #16
 800a660:	bf08      	it	eq
 800a662:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a666:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a66a:	6010      	str	r0, [r2, #0]
 800a66c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a670:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a674:	f380 8811 	msr	BASEPRI, r0
 800a678:	f3bf 8f4f 	dsb	sy
 800a67c:	f3bf 8f6f 	isb	sy
 800a680:	f7ff fb00 	bl	8009c84 <vTaskSwitchContext>
 800a684:	f04f 0000 	mov.w	r0, #0
 800a688:	f380 8811 	msr	BASEPRI, r0
 800a68c:	bc09      	pop	{r0, r3}
 800a68e:	6819      	ldr	r1, [r3, #0]
 800a690:	6808      	ldr	r0, [r1, #0]
 800a692:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a696:	f01e 0f10 	tst.w	lr, #16
 800a69a:	bf08      	it	eq
 800a69c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a6a0:	f380 8809 	msr	PSP, r0
 800a6a4:	f3bf 8f6f 	isb	sy
 800a6a8:	4770      	bx	lr
 800a6aa:	bf00      	nop
 800a6ac:	f3af 8000 	nop.w

0800a6b0 <pxCurrentTCBConst>:
 800a6b0:	20000a94 	.word	0x20000a94
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a6b4:	bf00      	nop
 800a6b6:	bf00      	nop

0800a6b8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b082      	sub	sp, #8
 800a6bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a6be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c2:	f383 8811 	msr	BASEPRI, r3
 800a6c6:	f3bf 8f6f 	isb	sy
 800a6ca:	f3bf 8f4f 	dsb	sy
 800a6ce:	607b      	str	r3, [r7, #4]
}
 800a6d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a6d2:	f7ff fa1d 	bl	8009b10 <xTaskIncrementTick>
 800a6d6:	4603      	mov	r3, r0
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d003      	beq.n	800a6e4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a6dc:	4b06      	ldr	r3, [pc, #24]	@ (800a6f8 <SysTick_Handler+0x40>)
 800a6de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6e2:	601a      	str	r2, [r3, #0]
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6e8:	683b      	ldr	r3, [r7, #0]
 800a6ea:	f383 8811 	msr	BASEPRI, r3
}
 800a6ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6f0:	bf00      	nop
 800a6f2:	3708      	adds	r7, #8
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	bd80      	pop	{r7, pc}
 800a6f8:	e000ed04 	.word	0xe000ed04

0800a6fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6fc:	b480      	push	{r7}
 800a6fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a700:	4b0b      	ldr	r3, [pc, #44]	@ (800a730 <vPortSetupTimerInterrupt+0x34>)
 800a702:	2200      	movs	r2, #0
 800a704:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a706:	4b0b      	ldr	r3, [pc, #44]	@ (800a734 <vPortSetupTimerInterrupt+0x38>)
 800a708:	2200      	movs	r2, #0
 800a70a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a70c:	4b0a      	ldr	r3, [pc, #40]	@ (800a738 <vPortSetupTimerInterrupt+0x3c>)
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	4a0a      	ldr	r2, [pc, #40]	@ (800a73c <vPortSetupTimerInterrupt+0x40>)
 800a712:	fba2 2303 	umull	r2, r3, r2, r3
 800a716:	099b      	lsrs	r3, r3, #6
 800a718:	4a09      	ldr	r2, [pc, #36]	@ (800a740 <vPortSetupTimerInterrupt+0x44>)
 800a71a:	3b01      	subs	r3, #1
 800a71c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a71e:	4b04      	ldr	r3, [pc, #16]	@ (800a730 <vPortSetupTimerInterrupt+0x34>)
 800a720:	2207      	movs	r2, #7
 800a722:	601a      	str	r2, [r3, #0]
}
 800a724:	bf00      	nop
 800a726:	46bd      	mov	sp, r7
 800a728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a72c:	4770      	bx	lr
 800a72e:	bf00      	nop
 800a730:	e000e010 	.word	0xe000e010
 800a734:	e000e018 	.word	0xe000e018
 800a738:	20000000 	.word	0x20000000
 800a73c:	10624dd3 	.word	0x10624dd3
 800a740:	e000e014 	.word	0xe000e014

0800a744 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a744:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a754 <vPortEnableVFP+0x10>
 800a748:	6801      	ldr	r1, [r0, #0]
 800a74a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a74e:	6001      	str	r1, [r0, #0]
 800a750:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a752:	bf00      	nop
 800a754:	e000ed88 	.word	0xe000ed88

0800a758 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a758:	b480      	push	{r7}
 800a75a:	b085      	sub	sp, #20
 800a75c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a75e:	f3ef 8305 	mrs	r3, IPSR
 800a762:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2b0f      	cmp	r3, #15
 800a768:	d915      	bls.n	800a796 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a76a:	4a18      	ldr	r2, [pc, #96]	@ (800a7cc <vPortValidateInterruptPriority+0x74>)
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	4413      	add	r3, r2
 800a770:	781b      	ldrb	r3, [r3, #0]
 800a772:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a774:	4b16      	ldr	r3, [pc, #88]	@ (800a7d0 <vPortValidateInterruptPriority+0x78>)
 800a776:	781b      	ldrb	r3, [r3, #0]
 800a778:	7afa      	ldrb	r2, [r7, #11]
 800a77a:	429a      	cmp	r2, r3
 800a77c:	d20b      	bcs.n	800a796 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a77e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a782:	f383 8811 	msr	BASEPRI, r3
 800a786:	f3bf 8f6f 	isb	sy
 800a78a:	f3bf 8f4f 	dsb	sy
 800a78e:	607b      	str	r3, [r7, #4]
}
 800a790:	bf00      	nop
 800a792:	bf00      	nop
 800a794:	e7fd      	b.n	800a792 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a796:	4b0f      	ldr	r3, [pc, #60]	@ (800a7d4 <vPortValidateInterruptPriority+0x7c>)
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a79e:	4b0e      	ldr	r3, [pc, #56]	@ (800a7d8 <vPortValidateInterruptPriority+0x80>)
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	429a      	cmp	r2, r3
 800a7a4:	d90b      	bls.n	800a7be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a7a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7aa:	f383 8811 	msr	BASEPRI, r3
 800a7ae:	f3bf 8f6f 	isb	sy
 800a7b2:	f3bf 8f4f 	dsb	sy
 800a7b6:	603b      	str	r3, [r7, #0]
}
 800a7b8:	bf00      	nop
 800a7ba:	bf00      	nop
 800a7bc:	e7fd      	b.n	800a7ba <vPortValidateInterruptPriority+0x62>
	}
 800a7be:	bf00      	nop
 800a7c0:	3714      	adds	r7, #20
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	e000e3f0 	.word	0xe000e3f0
 800a7d0:	20000bc0 	.word	0x20000bc0
 800a7d4:	e000ed0c 	.word	0xe000ed0c
 800a7d8:	20000bc4 	.word	0x20000bc4

0800a7dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a7dc:	b580      	push	{r7, lr}
 800a7de:	b08a      	sub	sp, #40	@ 0x28
 800a7e0:	af00      	add	r7, sp, #0
 800a7e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a7e8:	f7ff f8e6 	bl	80099b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a7ec:	4b5c      	ldr	r3, [pc, #368]	@ (800a960 <pvPortMalloc+0x184>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d101      	bne.n	800a7f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7f4:	f000 f924 	bl	800aa40 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7f8:	4b5a      	ldr	r3, [pc, #360]	@ (800a964 <pvPortMalloc+0x188>)
 800a7fa:	681a      	ldr	r2, [r3, #0]
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	4013      	ands	r3, r2
 800a800:	2b00      	cmp	r3, #0
 800a802:	f040 8095 	bne.w	800a930 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d01e      	beq.n	800a84a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a80c:	2208      	movs	r2, #8
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	4413      	add	r3, r2
 800a812:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f003 0307 	and.w	r3, r3, #7
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d015      	beq.n	800a84a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	f023 0307 	bic.w	r3, r3, #7
 800a824:	3308      	adds	r3, #8
 800a826:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f003 0307 	and.w	r3, r3, #7
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d00b      	beq.n	800a84a <pvPortMalloc+0x6e>
	__asm volatile
 800a832:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a836:	f383 8811 	msr	BASEPRI, r3
 800a83a:	f3bf 8f6f 	isb	sy
 800a83e:	f3bf 8f4f 	dsb	sy
 800a842:	617b      	str	r3, [r7, #20]
}
 800a844:	bf00      	nop
 800a846:	bf00      	nop
 800a848:	e7fd      	b.n	800a846 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	d06f      	beq.n	800a930 <pvPortMalloc+0x154>
 800a850:	4b45      	ldr	r3, [pc, #276]	@ (800a968 <pvPortMalloc+0x18c>)
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	687a      	ldr	r2, [r7, #4]
 800a856:	429a      	cmp	r2, r3
 800a858:	d86a      	bhi.n	800a930 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a85a:	4b44      	ldr	r3, [pc, #272]	@ (800a96c <pvPortMalloc+0x190>)
 800a85c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a85e:	4b43      	ldr	r3, [pc, #268]	@ (800a96c <pvPortMalloc+0x190>)
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a864:	e004      	b.n	800a870 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a868:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a872:	685b      	ldr	r3, [r3, #4]
 800a874:	687a      	ldr	r2, [r7, #4]
 800a876:	429a      	cmp	r2, r3
 800a878:	d903      	bls.n	800a882 <pvPortMalloc+0xa6>
 800a87a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d1f1      	bne.n	800a866 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a882:	4b37      	ldr	r3, [pc, #220]	@ (800a960 <pvPortMalloc+0x184>)
 800a884:	681b      	ldr	r3, [r3, #0]
 800a886:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a888:	429a      	cmp	r2, r3
 800a88a:	d051      	beq.n	800a930 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a88c:	6a3b      	ldr	r3, [r7, #32]
 800a88e:	681b      	ldr	r3, [r3, #0]
 800a890:	2208      	movs	r2, #8
 800a892:	4413      	add	r3, r2
 800a894:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a896:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a898:	681a      	ldr	r2, [r3, #0]
 800a89a:	6a3b      	ldr	r3, [r7, #32]
 800a89c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a89e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a0:	685a      	ldr	r2, [r3, #4]
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	1ad2      	subs	r2, r2, r3
 800a8a6:	2308      	movs	r3, #8
 800a8a8:	005b      	lsls	r3, r3, #1
 800a8aa:	429a      	cmp	r2, r3
 800a8ac:	d920      	bls.n	800a8f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8b0:	687b      	ldr	r3, [r7, #4]
 800a8b2:	4413      	add	r3, r2
 800a8b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8b6:	69bb      	ldr	r3, [r7, #24]
 800a8b8:	f003 0307 	and.w	r3, r3, #7
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d00b      	beq.n	800a8d8 <pvPortMalloc+0xfc>
	__asm volatile
 800a8c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8c4:	f383 8811 	msr	BASEPRI, r3
 800a8c8:	f3bf 8f6f 	isb	sy
 800a8cc:	f3bf 8f4f 	dsb	sy
 800a8d0:	613b      	str	r3, [r7, #16]
}
 800a8d2:	bf00      	nop
 800a8d4:	bf00      	nop
 800a8d6:	e7fd      	b.n	800a8d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8da:	685a      	ldr	r2, [r3, #4]
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	1ad2      	subs	r2, r2, r3
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e6:	687a      	ldr	r2, [r7, #4]
 800a8e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a8ea:	69b8      	ldr	r0, [r7, #24]
 800a8ec:	f000 f90a 	bl	800ab04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8f0:	4b1d      	ldr	r3, [pc, #116]	@ (800a968 <pvPortMalloc+0x18c>)
 800a8f2:	681a      	ldr	r2, [r3, #0]
 800a8f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f6:	685b      	ldr	r3, [r3, #4]
 800a8f8:	1ad3      	subs	r3, r2, r3
 800a8fa:	4a1b      	ldr	r2, [pc, #108]	@ (800a968 <pvPortMalloc+0x18c>)
 800a8fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8fe:	4b1a      	ldr	r3, [pc, #104]	@ (800a968 <pvPortMalloc+0x18c>)
 800a900:	681a      	ldr	r2, [r3, #0]
 800a902:	4b1b      	ldr	r3, [pc, #108]	@ (800a970 <pvPortMalloc+0x194>)
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	429a      	cmp	r2, r3
 800a908:	d203      	bcs.n	800a912 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a90a:	4b17      	ldr	r3, [pc, #92]	@ (800a968 <pvPortMalloc+0x18c>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a18      	ldr	r2, [pc, #96]	@ (800a970 <pvPortMalloc+0x194>)
 800a910:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a914:	685a      	ldr	r2, [r3, #4]
 800a916:	4b13      	ldr	r3, [pc, #76]	@ (800a964 <pvPortMalloc+0x188>)
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	431a      	orrs	r2, r3
 800a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a922:	2200      	movs	r2, #0
 800a924:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a926:	4b13      	ldr	r3, [pc, #76]	@ (800a974 <pvPortMalloc+0x198>)
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	3301      	adds	r3, #1
 800a92c:	4a11      	ldr	r2, [pc, #68]	@ (800a974 <pvPortMalloc+0x198>)
 800a92e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a930:	f7ff f850 	bl	80099d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a934:	69fb      	ldr	r3, [r7, #28]
 800a936:	f003 0307 	and.w	r3, r3, #7
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d00b      	beq.n	800a956 <pvPortMalloc+0x17a>
	__asm volatile
 800a93e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a942:	f383 8811 	msr	BASEPRI, r3
 800a946:	f3bf 8f6f 	isb	sy
 800a94a:	f3bf 8f4f 	dsb	sy
 800a94e:	60fb      	str	r3, [r7, #12]
}
 800a950:	bf00      	nop
 800a952:	bf00      	nop
 800a954:	e7fd      	b.n	800a952 <pvPortMalloc+0x176>
	return pvReturn;
 800a956:	69fb      	ldr	r3, [r7, #28]
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3728      	adds	r7, #40	@ 0x28
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bd80      	pop	{r7, pc}
 800a960:	200032e0 	.word	0x200032e0
 800a964:	200032f4 	.word	0x200032f4
 800a968:	200032e4 	.word	0x200032e4
 800a96c:	200032d8 	.word	0x200032d8
 800a970:	200032e8 	.word	0x200032e8
 800a974:	200032ec 	.word	0x200032ec

0800a978 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a984:	687b      	ldr	r3, [r7, #4]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d04f      	beq.n	800aa2a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a98a:	2308      	movs	r3, #8
 800a98c:	425b      	negs	r3, r3
 800a98e:	697a      	ldr	r2, [r7, #20]
 800a990:	4413      	add	r3, r2
 800a992:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a994:	697b      	ldr	r3, [r7, #20]
 800a996:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a998:	693b      	ldr	r3, [r7, #16]
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	4b25      	ldr	r3, [pc, #148]	@ (800aa34 <vPortFree+0xbc>)
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	4013      	ands	r3, r2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d10b      	bne.n	800a9be <vPortFree+0x46>
	__asm volatile
 800a9a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9aa:	f383 8811 	msr	BASEPRI, r3
 800a9ae:	f3bf 8f6f 	isb	sy
 800a9b2:	f3bf 8f4f 	dsb	sy
 800a9b6:	60fb      	str	r3, [r7, #12]
}
 800a9b8:	bf00      	nop
 800a9ba:	bf00      	nop
 800a9bc:	e7fd      	b.n	800a9ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a9be:	693b      	ldr	r3, [r7, #16]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00b      	beq.n	800a9de <vPortFree+0x66>
	__asm volatile
 800a9c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9ca:	f383 8811 	msr	BASEPRI, r3
 800a9ce:	f3bf 8f6f 	isb	sy
 800a9d2:	f3bf 8f4f 	dsb	sy
 800a9d6:	60bb      	str	r3, [r7, #8]
}
 800a9d8:	bf00      	nop
 800a9da:	bf00      	nop
 800a9dc:	e7fd      	b.n	800a9da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a9de:	693b      	ldr	r3, [r7, #16]
 800a9e0:	685a      	ldr	r2, [r3, #4]
 800a9e2:	4b14      	ldr	r3, [pc, #80]	@ (800aa34 <vPortFree+0xbc>)
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4013      	ands	r3, r2
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d01e      	beq.n	800aa2a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a9ec:	693b      	ldr	r3, [r7, #16]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d11a      	bne.n	800aa2a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a9f4:	693b      	ldr	r3, [r7, #16]
 800a9f6:	685a      	ldr	r2, [r3, #4]
 800a9f8:	4b0e      	ldr	r3, [pc, #56]	@ (800aa34 <vPortFree+0xbc>)
 800a9fa:	681b      	ldr	r3, [r3, #0]
 800a9fc:	43db      	mvns	r3, r3
 800a9fe:	401a      	ands	r2, r3
 800aa00:	693b      	ldr	r3, [r7, #16]
 800aa02:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa04:	f7fe ffd8 	bl	80099b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa08:	693b      	ldr	r3, [r7, #16]
 800aa0a:	685a      	ldr	r2, [r3, #4]
 800aa0c:	4b0a      	ldr	r3, [pc, #40]	@ (800aa38 <vPortFree+0xc0>)
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	4413      	add	r3, r2
 800aa12:	4a09      	ldr	r2, [pc, #36]	@ (800aa38 <vPortFree+0xc0>)
 800aa14:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa16:	6938      	ldr	r0, [r7, #16]
 800aa18:	f000 f874 	bl	800ab04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa1c:	4b07      	ldr	r3, [pc, #28]	@ (800aa3c <vPortFree+0xc4>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	3301      	adds	r3, #1
 800aa22:	4a06      	ldr	r2, [pc, #24]	@ (800aa3c <vPortFree+0xc4>)
 800aa24:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa26:	f7fe ffd5 	bl	80099d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa2a:	bf00      	nop
 800aa2c:	3718      	adds	r7, #24
 800aa2e:	46bd      	mov	sp, r7
 800aa30:	bd80      	pop	{r7, pc}
 800aa32:	bf00      	nop
 800aa34:	200032f4 	.word	0x200032f4
 800aa38:	200032e4 	.word	0x200032e4
 800aa3c:	200032f0 	.word	0x200032f0

0800aa40 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa40:	b480      	push	{r7}
 800aa42:	b085      	sub	sp, #20
 800aa44:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa46:	f242 7310 	movw	r3, #10000	@ 0x2710
 800aa4a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa4c:	4b27      	ldr	r3, [pc, #156]	@ (800aaec <prvHeapInit+0xac>)
 800aa4e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	f003 0307 	and.w	r3, r3, #7
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d00c      	beq.n	800aa74 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	3307      	adds	r3, #7
 800aa5e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	f023 0307 	bic.w	r3, r3, #7
 800aa66:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa68:	68ba      	ldr	r2, [r7, #8]
 800aa6a:	68fb      	ldr	r3, [r7, #12]
 800aa6c:	1ad3      	subs	r3, r2, r3
 800aa6e:	4a1f      	ldr	r2, [pc, #124]	@ (800aaec <prvHeapInit+0xac>)
 800aa70:	4413      	add	r3, r2
 800aa72:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa78:	4a1d      	ldr	r2, [pc, #116]	@ (800aaf0 <prvHeapInit+0xb0>)
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa7e:	4b1c      	ldr	r3, [pc, #112]	@ (800aaf0 <prvHeapInit+0xb0>)
 800aa80:	2200      	movs	r2, #0
 800aa82:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	68ba      	ldr	r2, [r7, #8]
 800aa88:	4413      	add	r3, r2
 800aa8a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa8c:	2208      	movs	r2, #8
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	1a9b      	subs	r3, r3, r2
 800aa92:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f023 0307 	bic.w	r3, r3, #7
 800aa9a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	4a15      	ldr	r2, [pc, #84]	@ (800aaf4 <prvHeapInit+0xb4>)
 800aaa0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aaa2:	4b14      	ldr	r3, [pc, #80]	@ (800aaf4 <prvHeapInit+0xb4>)
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	2200      	movs	r2, #0
 800aaa8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aaaa:	4b12      	ldr	r3, [pc, #72]	@ (800aaf4 <prvHeapInit+0xb4>)
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	2200      	movs	r2, #0
 800aab0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aab2:	687b      	ldr	r3, [r7, #4]
 800aab4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	68fa      	ldr	r2, [r7, #12]
 800aaba:	1ad2      	subs	r2, r2, r3
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aac0:	4b0c      	ldr	r3, [pc, #48]	@ (800aaf4 <prvHeapInit+0xb4>)
 800aac2:	681a      	ldr	r2, [r3, #0]
 800aac4:	683b      	ldr	r3, [r7, #0]
 800aac6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	685b      	ldr	r3, [r3, #4]
 800aacc:	4a0a      	ldr	r2, [pc, #40]	@ (800aaf8 <prvHeapInit+0xb8>)
 800aace:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	685b      	ldr	r3, [r3, #4]
 800aad4:	4a09      	ldr	r2, [pc, #36]	@ (800aafc <prvHeapInit+0xbc>)
 800aad6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aad8:	4b09      	ldr	r3, [pc, #36]	@ (800ab00 <prvHeapInit+0xc0>)
 800aada:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aade:	601a      	str	r2, [r3, #0]
}
 800aae0:	bf00      	nop
 800aae2:	3714      	adds	r7, #20
 800aae4:	46bd      	mov	sp, r7
 800aae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaea:	4770      	bx	lr
 800aaec:	20000bc8 	.word	0x20000bc8
 800aaf0:	200032d8 	.word	0x200032d8
 800aaf4:	200032e0 	.word	0x200032e0
 800aaf8:	200032e8 	.word	0x200032e8
 800aafc:	200032e4 	.word	0x200032e4
 800ab00:	200032f4 	.word	0x200032f4

0800ab04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab04:	b480      	push	{r7}
 800ab06:	b085      	sub	sp, #20
 800ab08:	af00      	add	r7, sp, #0
 800ab0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab0c:	4b28      	ldr	r3, [pc, #160]	@ (800abb0 <prvInsertBlockIntoFreeList+0xac>)
 800ab0e:	60fb      	str	r3, [r7, #12]
 800ab10:	e002      	b.n	800ab18 <prvInsertBlockIntoFreeList+0x14>
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	60fb      	str	r3, [r7, #12]
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	687a      	ldr	r2, [r7, #4]
 800ab1e:	429a      	cmp	r2, r3
 800ab20:	d8f7      	bhi.n	800ab12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	685b      	ldr	r3, [r3, #4]
 800ab2a:	68ba      	ldr	r2, [r7, #8]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	687a      	ldr	r2, [r7, #4]
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d108      	bne.n	800ab46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	685a      	ldr	r2, [r3, #4]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	685b      	ldr	r3, [r3, #4]
 800ab3c:	441a      	add	r2, r3
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	441a      	add	r2, r3
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d118      	bne.n	800ab8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	681a      	ldr	r2, [r3, #0]
 800ab5e:	4b15      	ldr	r3, [pc, #84]	@ (800abb4 <prvInsertBlockIntoFreeList+0xb0>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d00d      	beq.n	800ab82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	685a      	ldr	r2, [r3, #4]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	685b      	ldr	r3, [r3, #4]
 800ab70:	441a      	add	r2, r3
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	681a      	ldr	r2, [r3, #0]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	601a      	str	r2, [r3, #0]
 800ab80:	e008      	b.n	800ab94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab82:	4b0c      	ldr	r3, [pc, #48]	@ (800abb4 <prvInsertBlockIntoFreeList+0xb0>)
 800ab84:	681a      	ldr	r2, [r3, #0]
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	601a      	str	r2, [r3, #0]
 800ab8a:	e003      	b.n	800ab94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	681a      	ldr	r2, [r3, #0]
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab94:	68fa      	ldr	r2, [r7, #12]
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d002      	beq.n	800aba2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	687a      	ldr	r2, [r7, #4]
 800aba0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aba2:	bf00      	nop
 800aba4:	3714      	adds	r7, #20
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop
 800abb0:	200032d8 	.word	0x200032d8
 800abb4:	200032e0 	.word	0x200032e0

0800abb8 <atoi>:
 800abb8:	220a      	movs	r2, #10
 800abba:	2100      	movs	r1, #0
 800abbc:	f000 b87a 	b.w	800acb4 <strtol>

0800abc0 <_strtol_l.isra.0>:
 800abc0:	2b24      	cmp	r3, #36	@ 0x24
 800abc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abc6:	4686      	mov	lr, r0
 800abc8:	4690      	mov	r8, r2
 800abca:	d801      	bhi.n	800abd0 <_strtol_l.isra.0+0x10>
 800abcc:	2b01      	cmp	r3, #1
 800abce:	d106      	bne.n	800abde <_strtol_l.isra.0+0x1e>
 800abd0:	f000 fa74 	bl	800b0bc <__errno>
 800abd4:	2316      	movs	r3, #22
 800abd6:	6003      	str	r3, [r0, #0]
 800abd8:	2000      	movs	r0, #0
 800abda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abde:	4834      	ldr	r0, [pc, #208]	@ (800acb0 <_strtol_l.isra.0+0xf0>)
 800abe0:	460d      	mov	r5, r1
 800abe2:	462a      	mov	r2, r5
 800abe4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800abe8:	5d06      	ldrb	r6, [r0, r4]
 800abea:	f016 0608 	ands.w	r6, r6, #8
 800abee:	d1f8      	bne.n	800abe2 <_strtol_l.isra.0+0x22>
 800abf0:	2c2d      	cmp	r4, #45	@ 0x2d
 800abf2:	d110      	bne.n	800ac16 <_strtol_l.isra.0+0x56>
 800abf4:	782c      	ldrb	r4, [r5, #0]
 800abf6:	2601      	movs	r6, #1
 800abf8:	1c95      	adds	r5, r2, #2
 800abfa:	f033 0210 	bics.w	r2, r3, #16
 800abfe:	d115      	bne.n	800ac2c <_strtol_l.isra.0+0x6c>
 800ac00:	2c30      	cmp	r4, #48	@ 0x30
 800ac02:	d10d      	bne.n	800ac20 <_strtol_l.isra.0+0x60>
 800ac04:	782a      	ldrb	r2, [r5, #0]
 800ac06:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac0a:	2a58      	cmp	r2, #88	@ 0x58
 800ac0c:	d108      	bne.n	800ac20 <_strtol_l.isra.0+0x60>
 800ac0e:	786c      	ldrb	r4, [r5, #1]
 800ac10:	3502      	adds	r5, #2
 800ac12:	2310      	movs	r3, #16
 800ac14:	e00a      	b.n	800ac2c <_strtol_l.isra.0+0x6c>
 800ac16:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac18:	bf04      	itt	eq
 800ac1a:	782c      	ldrbeq	r4, [r5, #0]
 800ac1c:	1c95      	addeq	r5, r2, #2
 800ac1e:	e7ec      	b.n	800abfa <_strtol_l.isra.0+0x3a>
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d1f6      	bne.n	800ac12 <_strtol_l.isra.0+0x52>
 800ac24:	2c30      	cmp	r4, #48	@ 0x30
 800ac26:	bf14      	ite	ne
 800ac28:	230a      	movne	r3, #10
 800ac2a:	2308      	moveq	r3, #8
 800ac2c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ac30:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac34:	2200      	movs	r2, #0
 800ac36:	fbbc f9f3 	udiv	r9, ip, r3
 800ac3a:	4610      	mov	r0, r2
 800ac3c:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac40:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ac44:	2f09      	cmp	r7, #9
 800ac46:	d80f      	bhi.n	800ac68 <_strtol_l.isra.0+0xa8>
 800ac48:	463c      	mov	r4, r7
 800ac4a:	42a3      	cmp	r3, r4
 800ac4c:	dd1b      	ble.n	800ac86 <_strtol_l.isra.0+0xc6>
 800ac4e:	1c57      	adds	r7, r2, #1
 800ac50:	d007      	beq.n	800ac62 <_strtol_l.isra.0+0xa2>
 800ac52:	4581      	cmp	r9, r0
 800ac54:	d314      	bcc.n	800ac80 <_strtol_l.isra.0+0xc0>
 800ac56:	d101      	bne.n	800ac5c <_strtol_l.isra.0+0x9c>
 800ac58:	45a2      	cmp	sl, r4
 800ac5a:	db11      	blt.n	800ac80 <_strtol_l.isra.0+0xc0>
 800ac5c:	fb00 4003 	mla	r0, r0, r3, r4
 800ac60:	2201      	movs	r2, #1
 800ac62:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac66:	e7eb      	b.n	800ac40 <_strtol_l.isra.0+0x80>
 800ac68:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ac6c:	2f19      	cmp	r7, #25
 800ac6e:	d801      	bhi.n	800ac74 <_strtol_l.isra.0+0xb4>
 800ac70:	3c37      	subs	r4, #55	@ 0x37
 800ac72:	e7ea      	b.n	800ac4a <_strtol_l.isra.0+0x8a>
 800ac74:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ac78:	2f19      	cmp	r7, #25
 800ac7a:	d804      	bhi.n	800ac86 <_strtol_l.isra.0+0xc6>
 800ac7c:	3c57      	subs	r4, #87	@ 0x57
 800ac7e:	e7e4      	b.n	800ac4a <_strtol_l.isra.0+0x8a>
 800ac80:	f04f 32ff 	mov.w	r2, #4294967295
 800ac84:	e7ed      	b.n	800ac62 <_strtol_l.isra.0+0xa2>
 800ac86:	1c53      	adds	r3, r2, #1
 800ac88:	d108      	bne.n	800ac9c <_strtol_l.isra.0+0xdc>
 800ac8a:	2322      	movs	r3, #34	@ 0x22
 800ac8c:	f8ce 3000 	str.w	r3, [lr]
 800ac90:	4660      	mov	r0, ip
 800ac92:	f1b8 0f00 	cmp.w	r8, #0
 800ac96:	d0a0      	beq.n	800abda <_strtol_l.isra.0+0x1a>
 800ac98:	1e69      	subs	r1, r5, #1
 800ac9a:	e006      	b.n	800acaa <_strtol_l.isra.0+0xea>
 800ac9c:	b106      	cbz	r6, 800aca0 <_strtol_l.isra.0+0xe0>
 800ac9e:	4240      	negs	r0, r0
 800aca0:	f1b8 0f00 	cmp.w	r8, #0
 800aca4:	d099      	beq.n	800abda <_strtol_l.isra.0+0x1a>
 800aca6:	2a00      	cmp	r2, #0
 800aca8:	d1f6      	bne.n	800ac98 <_strtol_l.isra.0+0xd8>
 800acaa:	f8c8 1000 	str.w	r1, [r8]
 800acae:	e794      	b.n	800abda <_strtol_l.isra.0+0x1a>
 800acb0:	0800c199 	.word	0x0800c199

0800acb4 <strtol>:
 800acb4:	4613      	mov	r3, r2
 800acb6:	460a      	mov	r2, r1
 800acb8:	4601      	mov	r1, r0
 800acba:	4802      	ldr	r0, [pc, #8]	@ (800acc4 <strtol+0x10>)
 800acbc:	6800      	ldr	r0, [r0, #0]
 800acbe:	f7ff bf7f 	b.w	800abc0 <_strtol_l.isra.0>
 800acc2:	bf00      	nop
 800acc4:	2000001c 	.word	0x2000001c

0800acc8 <std>:
 800acc8:	2300      	movs	r3, #0
 800acca:	b510      	push	{r4, lr}
 800accc:	4604      	mov	r4, r0
 800acce:	e9c0 3300 	strd	r3, r3, [r0]
 800acd2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800acd6:	6083      	str	r3, [r0, #8]
 800acd8:	8181      	strh	r1, [r0, #12]
 800acda:	6643      	str	r3, [r0, #100]	@ 0x64
 800acdc:	81c2      	strh	r2, [r0, #14]
 800acde:	6183      	str	r3, [r0, #24]
 800ace0:	4619      	mov	r1, r3
 800ace2:	2208      	movs	r2, #8
 800ace4:	305c      	adds	r0, #92	@ 0x5c
 800ace6:	f000 f93c 	bl	800af62 <memset>
 800acea:	4b0d      	ldr	r3, [pc, #52]	@ (800ad20 <std+0x58>)
 800acec:	6263      	str	r3, [r4, #36]	@ 0x24
 800acee:	4b0d      	ldr	r3, [pc, #52]	@ (800ad24 <std+0x5c>)
 800acf0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800acf2:	4b0d      	ldr	r3, [pc, #52]	@ (800ad28 <std+0x60>)
 800acf4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800acf6:	4b0d      	ldr	r3, [pc, #52]	@ (800ad2c <std+0x64>)
 800acf8:	6323      	str	r3, [r4, #48]	@ 0x30
 800acfa:	4b0d      	ldr	r3, [pc, #52]	@ (800ad30 <std+0x68>)
 800acfc:	6224      	str	r4, [r4, #32]
 800acfe:	429c      	cmp	r4, r3
 800ad00:	d006      	beq.n	800ad10 <std+0x48>
 800ad02:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ad06:	4294      	cmp	r4, r2
 800ad08:	d002      	beq.n	800ad10 <std+0x48>
 800ad0a:	33d0      	adds	r3, #208	@ 0xd0
 800ad0c:	429c      	cmp	r4, r3
 800ad0e:	d105      	bne.n	800ad1c <std+0x54>
 800ad10:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ad14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad18:	f000 b9fa 	b.w	800b110 <__retarget_lock_init_recursive>
 800ad1c:	bd10      	pop	{r4, pc}
 800ad1e:	bf00      	nop
 800ad20:	0800aedd 	.word	0x0800aedd
 800ad24:	0800aeff 	.word	0x0800aeff
 800ad28:	0800af37 	.word	0x0800af37
 800ad2c:	0800af5b 	.word	0x0800af5b
 800ad30:	200032f8 	.word	0x200032f8

0800ad34 <stdio_exit_handler>:
 800ad34:	4a02      	ldr	r2, [pc, #8]	@ (800ad40 <stdio_exit_handler+0xc>)
 800ad36:	4903      	ldr	r1, [pc, #12]	@ (800ad44 <stdio_exit_handler+0x10>)
 800ad38:	4803      	ldr	r0, [pc, #12]	@ (800ad48 <stdio_exit_handler+0x14>)
 800ad3a:	f000 b869 	b.w	800ae10 <_fwalk_sglue>
 800ad3e:	bf00      	nop
 800ad40:	20000010 	.word	0x20000010
 800ad44:	0800bc79 	.word	0x0800bc79
 800ad48:	20000020 	.word	0x20000020

0800ad4c <cleanup_stdio>:
 800ad4c:	6841      	ldr	r1, [r0, #4]
 800ad4e:	4b0c      	ldr	r3, [pc, #48]	@ (800ad80 <cleanup_stdio+0x34>)
 800ad50:	4299      	cmp	r1, r3
 800ad52:	b510      	push	{r4, lr}
 800ad54:	4604      	mov	r4, r0
 800ad56:	d001      	beq.n	800ad5c <cleanup_stdio+0x10>
 800ad58:	f000 ff8e 	bl	800bc78 <_fflush_r>
 800ad5c:	68a1      	ldr	r1, [r4, #8]
 800ad5e:	4b09      	ldr	r3, [pc, #36]	@ (800ad84 <cleanup_stdio+0x38>)
 800ad60:	4299      	cmp	r1, r3
 800ad62:	d002      	beq.n	800ad6a <cleanup_stdio+0x1e>
 800ad64:	4620      	mov	r0, r4
 800ad66:	f000 ff87 	bl	800bc78 <_fflush_r>
 800ad6a:	68e1      	ldr	r1, [r4, #12]
 800ad6c:	4b06      	ldr	r3, [pc, #24]	@ (800ad88 <cleanup_stdio+0x3c>)
 800ad6e:	4299      	cmp	r1, r3
 800ad70:	d004      	beq.n	800ad7c <cleanup_stdio+0x30>
 800ad72:	4620      	mov	r0, r4
 800ad74:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ad78:	f000 bf7e 	b.w	800bc78 <_fflush_r>
 800ad7c:	bd10      	pop	{r4, pc}
 800ad7e:	bf00      	nop
 800ad80:	200032f8 	.word	0x200032f8
 800ad84:	20003360 	.word	0x20003360
 800ad88:	200033c8 	.word	0x200033c8

0800ad8c <global_stdio_init.part.0>:
 800ad8c:	b510      	push	{r4, lr}
 800ad8e:	4b0b      	ldr	r3, [pc, #44]	@ (800adbc <global_stdio_init.part.0+0x30>)
 800ad90:	4c0b      	ldr	r4, [pc, #44]	@ (800adc0 <global_stdio_init.part.0+0x34>)
 800ad92:	4a0c      	ldr	r2, [pc, #48]	@ (800adc4 <global_stdio_init.part.0+0x38>)
 800ad94:	601a      	str	r2, [r3, #0]
 800ad96:	4620      	mov	r0, r4
 800ad98:	2200      	movs	r2, #0
 800ad9a:	2104      	movs	r1, #4
 800ad9c:	f7ff ff94 	bl	800acc8 <std>
 800ada0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ada4:	2201      	movs	r2, #1
 800ada6:	2109      	movs	r1, #9
 800ada8:	f7ff ff8e 	bl	800acc8 <std>
 800adac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800adb0:	2202      	movs	r2, #2
 800adb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adb6:	2112      	movs	r1, #18
 800adb8:	f7ff bf86 	b.w	800acc8 <std>
 800adbc:	20003430 	.word	0x20003430
 800adc0:	200032f8 	.word	0x200032f8
 800adc4:	0800ad35 	.word	0x0800ad35

0800adc8 <__sfp_lock_acquire>:
 800adc8:	4801      	ldr	r0, [pc, #4]	@ (800add0 <__sfp_lock_acquire+0x8>)
 800adca:	f000 b9a2 	b.w	800b112 <__retarget_lock_acquire_recursive>
 800adce:	bf00      	nop
 800add0:	20003439 	.word	0x20003439

0800add4 <__sfp_lock_release>:
 800add4:	4801      	ldr	r0, [pc, #4]	@ (800addc <__sfp_lock_release+0x8>)
 800add6:	f000 b99d 	b.w	800b114 <__retarget_lock_release_recursive>
 800adda:	bf00      	nop
 800addc:	20003439 	.word	0x20003439

0800ade0 <__sinit>:
 800ade0:	b510      	push	{r4, lr}
 800ade2:	4604      	mov	r4, r0
 800ade4:	f7ff fff0 	bl	800adc8 <__sfp_lock_acquire>
 800ade8:	6a23      	ldr	r3, [r4, #32]
 800adea:	b11b      	cbz	r3, 800adf4 <__sinit+0x14>
 800adec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800adf0:	f7ff bff0 	b.w	800add4 <__sfp_lock_release>
 800adf4:	4b04      	ldr	r3, [pc, #16]	@ (800ae08 <__sinit+0x28>)
 800adf6:	6223      	str	r3, [r4, #32]
 800adf8:	4b04      	ldr	r3, [pc, #16]	@ (800ae0c <__sinit+0x2c>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d1f5      	bne.n	800adec <__sinit+0xc>
 800ae00:	f7ff ffc4 	bl	800ad8c <global_stdio_init.part.0>
 800ae04:	e7f2      	b.n	800adec <__sinit+0xc>
 800ae06:	bf00      	nop
 800ae08:	0800ad4d 	.word	0x0800ad4d
 800ae0c:	20003430 	.word	0x20003430

0800ae10 <_fwalk_sglue>:
 800ae10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ae14:	4607      	mov	r7, r0
 800ae16:	4688      	mov	r8, r1
 800ae18:	4614      	mov	r4, r2
 800ae1a:	2600      	movs	r6, #0
 800ae1c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ae20:	f1b9 0901 	subs.w	r9, r9, #1
 800ae24:	d505      	bpl.n	800ae32 <_fwalk_sglue+0x22>
 800ae26:	6824      	ldr	r4, [r4, #0]
 800ae28:	2c00      	cmp	r4, #0
 800ae2a:	d1f7      	bne.n	800ae1c <_fwalk_sglue+0xc>
 800ae2c:	4630      	mov	r0, r6
 800ae2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae32:	89ab      	ldrh	r3, [r5, #12]
 800ae34:	2b01      	cmp	r3, #1
 800ae36:	d907      	bls.n	800ae48 <_fwalk_sglue+0x38>
 800ae38:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ae3c:	3301      	adds	r3, #1
 800ae3e:	d003      	beq.n	800ae48 <_fwalk_sglue+0x38>
 800ae40:	4629      	mov	r1, r5
 800ae42:	4638      	mov	r0, r7
 800ae44:	47c0      	blx	r8
 800ae46:	4306      	orrs	r6, r0
 800ae48:	3568      	adds	r5, #104	@ 0x68
 800ae4a:	e7e9      	b.n	800ae20 <_fwalk_sglue+0x10>

0800ae4c <iprintf>:
 800ae4c:	b40f      	push	{r0, r1, r2, r3}
 800ae4e:	b507      	push	{r0, r1, r2, lr}
 800ae50:	4906      	ldr	r1, [pc, #24]	@ (800ae6c <iprintf+0x20>)
 800ae52:	ab04      	add	r3, sp, #16
 800ae54:	6808      	ldr	r0, [r1, #0]
 800ae56:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae5a:	6881      	ldr	r1, [r0, #8]
 800ae5c:	9301      	str	r3, [sp, #4]
 800ae5e:	f000 fbe3 	bl	800b628 <_vfiprintf_r>
 800ae62:	b003      	add	sp, #12
 800ae64:	f85d eb04 	ldr.w	lr, [sp], #4
 800ae68:	b004      	add	sp, #16
 800ae6a:	4770      	bx	lr
 800ae6c:	2000001c 	.word	0x2000001c

0800ae70 <sniprintf>:
 800ae70:	b40c      	push	{r2, r3}
 800ae72:	b530      	push	{r4, r5, lr}
 800ae74:	4b18      	ldr	r3, [pc, #96]	@ (800aed8 <sniprintf+0x68>)
 800ae76:	1e0c      	subs	r4, r1, #0
 800ae78:	681d      	ldr	r5, [r3, #0]
 800ae7a:	b09d      	sub	sp, #116	@ 0x74
 800ae7c:	da08      	bge.n	800ae90 <sniprintf+0x20>
 800ae7e:	238b      	movs	r3, #139	@ 0x8b
 800ae80:	602b      	str	r3, [r5, #0]
 800ae82:	f04f 30ff 	mov.w	r0, #4294967295
 800ae86:	b01d      	add	sp, #116	@ 0x74
 800ae88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae8c:	b002      	add	sp, #8
 800ae8e:	4770      	bx	lr
 800ae90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ae94:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ae98:	f04f 0300 	mov.w	r3, #0
 800ae9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ae9e:	bf14      	ite	ne
 800aea0:	f104 33ff 	addne.w	r3, r4, #4294967295
 800aea4:	4623      	moveq	r3, r4
 800aea6:	9304      	str	r3, [sp, #16]
 800aea8:	9307      	str	r3, [sp, #28]
 800aeaa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800aeae:	9002      	str	r0, [sp, #8]
 800aeb0:	9006      	str	r0, [sp, #24]
 800aeb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800aeb6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800aeb8:	ab21      	add	r3, sp, #132	@ 0x84
 800aeba:	a902      	add	r1, sp, #8
 800aebc:	4628      	mov	r0, r5
 800aebe:	9301      	str	r3, [sp, #4]
 800aec0:	f000 fa8c 	bl	800b3dc <_svfiprintf_r>
 800aec4:	1c43      	adds	r3, r0, #1
 800aec6:	bfbc      	itt	lt
 800aec8:	238b      	movlt	r3, #139	@ 0x8b
 800aeca:	602b      	strlt	r3, [r5, #0]
 800aecc:	2c00      	cmp	r4, #0
 800aece:	d0da      	beq.n	800ae86 <sniprintf+0x16>
 800aed0:	9b02      	ldr	r3, [sp, #8]
 800aed2:	2200      	movs	r2, #0
 800aed4:	701a      	strb	r2, [r3, #0]
 800aed6:	e7d6      	b.n	800ae86 <sniprintf+0x16>
 800aed8:	2000001c 	.word	0x2000001c

0800aedc <__sread>:
 800aedc:	b510      	push	{r4, lr}
 800aede:	460c      	mov	r4, r1
 800aee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aee4:	f000 f8c6 	bl	800b074 <_read_r>
 800aee8:	2800      	cmp	r0, #0
 800aeea:	bfab      	itete	ge
 800aeec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800aeee:	89a3      	ldrhlt	r3, [r4, #12]
 800aef0:	181b      	addge	r3, r3, r0
 800aef2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800aef6:	bfac      	ite	ge
 800aef8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800aefa:	81a3      	strhlt	r3, [r4, #12]
 800aefc:	bd10      	pop	{r4, pc}

0800aefe <__swrite>:
 800aefe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af02:	461f      	mov	r7, r3
 800af04:	898b      	ldrh	r3, [r1, #12]
 800af06:	05db      	lsls	r3, r3, #23
 800af08:	4605      	mov	r5, r0
 800af0a:	460c      	mov	r4, r1
 800af0c:	4616      	mov	r6, r2
 800af0e:	d505      	bpl.n	800af1c <__swrite+0x1e>
 800af10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af14:	2302      	movs	r3, #2
 800af16:	2200      	movs	r2, #0
 800af18:	f000 f89a 	bl	800b050 <_lseek_r>
 800af1c:	89a3      	ldrh	r3, [r4, #12]
 800af1e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800af22:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800af26:	81a3      	strh	r3, [r4, #12]
 800af28:	4632      	mov	r2, r6
 800af2a:	463b      	mov	r3, r7
 800af2c:	4628      	mov	r0, r5
 800af2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af32:	f000 b8b1 	b.w	800b098 <_write_r>

0800af36 <__sseek>:
 800af36:	b510      	push	{r4, lr}
 800af38:	460c      	mov	r4, r1
 800af3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af3e:	f000 f887 	bl	800b050 <_lseek_r>
 800af42:	1c43      	adds	r3, r0, #1
 800af44:	89a3      	ldrh	r3, [r4, #12]
 800af46:	bf15      	itete	ne
 800af48:	6560      	strne	r0, [r4, #84]	@ 0x54
 800af4a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800af4e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800af52:	81a3      	strheq	r3, [r4, #12]
 800af54:	bf18      	it	ne
 800af56:	81a3      	strhne	r3, [r4, #12]
 800af58:	bd10      	pop	{r4, pc}

0800af5a <__sclose>:
 800af5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af5e:	f000 b809 	b.w	800af74 <_close_r>

0800af62 <memset>:
 800af62:	4402      	add	r2, r0
 800af64:	4603      	mov	r3, r0
 800af66:	4293      	cmp	r3, r2
 800af68:	d100      	bne.n	800af6c <memset+0xa>
 800af6a:	4770      	bx	lr
 800af6c:	f803 1b01 	strb.w	r1, [r3], #1
 800af70:	e7f9      	b.n	800af66 <memset+0x4>
	...

0800af74 <_close_r>:
 800af74:	b538      	push	{r3, r4, r5, lr}
 800af76:	4d06      	ldr	r5, [pc, #24]	@ (800af90 <_close_r+0x1c>)
 800af78:	2300      	movs	r3, #0
 800af7a:	4604      	mov	r4, r0
 800af7c:	4608      	mov	r0, r1
 800af7e:	602b      	str	r3, [r5, #0]
 800af80:	f7f6 fe09 	bl	8001b96 <_close>
 800af84:	1c43      	adds	r3, r0, #1
 800af86:	d102      	bne.n	800af8e <_close_r+0x1a>
 800af88:	682b      	ldr	r3, [r5, #0]
 800af8a:	b103      	cbz	r3, 800af8e <_close_r+0x1a>
 800af8c:	6023      	str	r3, [r4, #0]
 800af8e:	bd38      	pop	{r3, r4, r5, pc}
 800af90:	20003434 	.word	0x20003434

0800af94 <_reclaim_reent>:
 800af94:	4b2d      	ldr	r3, [pc, #180]	@ (800b04c <_reclaim_reent+0xb8>)
 800af96:	681b      	ldr	r3, [r3, #0]
 800af98:	4283      	cmp	r3, r0
 800af9a:	b570      	push	{r4, r5, r6, lr}
 800af9c:	4604      	mov	r4, r0
 800af9e:	d053      	beq.n	800b048 <_reclaim_reent+0xb4>
 800afa0:	69c3      	ldr	r3, [r0, #28]
 800afa2:	b31b      	cbz	r3, 800afec <_reclaim_reent+0x58>
 800afa4:	68db      	ldr	r3, [r3, #12]
 800afa6:	b163      	cbz	r3, 800afc2 <_reclaim_reent+0x2e>
 800afa8:	2500      	movs	r5, #0
 800afaa:	69e3      	ldr	r3, [r4, #28]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	5959      	ldr	r1, [r3, r5]
 800afb0:	b9b1      	cbnz	r1, 800afe0 <_reclaim_reent+0x4c>
 800afb2:	3504      	adds	r5, #4
 800afb4:	2d80      	cmp	r5, #128	@ 0x80
 800afb6:	d1f8      	bne.n	800afaa <_reclaim_reent+0x16>
 800afb8:	69e3      	ldr	r3, [r4, #28]
 800afba:	4620      	mov	r0, r4
 800afbc:	68d9      	ldr	r1, [r3, #12]
 800afbe:	f000 f8b9 	bl	800b134 <_free_r>
 800afc2:	69e3      	ldr	r3, [r4, #28]
 800afc4:	6819      	ldr	r1, [r3, #0]
 800afc6:	b111      	cbz	r1, 800afce <_reclaim_reent+0x3a>
 800afc8:	4620      	mov	r0, r4
 800afca:	f000 f8b3 	bl	800b134 <_free_r>
 800afce:	69e3      	ldr	r3, [r4, #28]
 800afd0:	689d      	ldr	r5, [r3, #8]
 800afd2:	b15d      	cbz	r5, 800afec <_reclaim_reent+0x58>
 800afd4:	4629      	mov	r1, r5
 800afd6:	4620      	mov	r0, r4
 800afd8:	682d      	ldr	r5, [r5, #0]
 800afda:	f000 f8ab 	bl	800b134 <_free_r>
 800afde:	e7f8      	b.n	800afd2 <_reclaim_reent+0x3e>
 800afe0:	680e      	ldr	r6, [r1, #0]
 800afe2:	4620      	mov	r0, r4
 800afe4:	f000 f8a6 	bl	800b134 <_free_r>
 800afe8:	4631      	mov	r1, r6
 800afea:	e7e1      	b.n	800afb0 <_reclaim_reent+0x1c>
 800afec:	6961      	ldr	r1, [r4, #20]
 800afee:	b111      	cbz	r1, 800aff6 <_reclaim_reent+0x62>
 800aff0:	4620      	mov	r0, r4
 800aff2:	f000 f89f 	bl	800b134 <_free_r>
 800aff6:	69e1      	ldr	r1, [r4, #28]
 800aff8:	b111      	cbz	r1, 800b000 <_reclaim_reent+0x6c>
 800affa:	4620      	mov	r0, r4
 800affc:	f000 f89a 	bl	800b134 <_free_r>
 800b000:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b002:	b111      	cbz	r1, 800b00a <_reclaim_reent+0x76>
 800b004:	4620      	mov	r0, r4
 800b006:	f000 f895 	bl	800b134 <_free_r>
 800b00a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b00c:	b111      	cbz	r1, 800b014 <_reclaim_reent+0x80>
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 f890 	bl	800b134 <_free_r>
 800b014:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b016:	b111      	cbz	r1, 800b01e <_reclaim_reent+0x8a>
 800b018:	4620      	mov	r0, r4
 800b01a:	f000 f88b 	bl	800b134 <_free_r>
 800b01e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b020:	b111      	cbz	r1, 800b028 <_reclaim_reent+0x94>
 800b022:	4620      	mov	r0, r4
 800b024:	f000 f886 	bl	800b134 <_free_r>
 800b028:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b02a:	b111      	cbz	r1, 800b032 <_reclaim_reent+0x9e>
 800b02c:	4620      	mov	r0, r4
 800b02e:	f000 f881 	bl	800b134 <_free_r>
 800b032:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b034:	b111      	cbz	r1, 800b03c <_reclaim_reent+0xa8>
 800b036:	4620      	mov	r0, r4
 800b038:	f000 f87c 	bl	800b134 <_free_r>
 800b03c:	6a23      	ldr	r3, [r4, #32]
 800b03e:	b11b      	cbz	r3, 800b048 <_reclaim_reent+0xb4>
 800b040:	4620      	mov	r0, r4
 800b042:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b046:	4718      	bx	r3
 800b048:	bd70      	pop	{r4, r5, r6, pc}
 800b04a:	bf00      	nop
 800b04c:	2000001c 	.word	0x2000001c

0800b050 <_lseek_r>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4d07      	ldr	r5, [pc, #28]	@ (800b070 <_lseek_r+0x20>)
 800b054:	4604      	mov	r4, r0
 800b056:	4608      	mov	r0, r1
 800b058:	4611      	mov	r1, r2
 800b05a:	2200      	movs	r2, #0
 800b05c:	602a      	str	r2, [r5, #0]
 800b05e:	461a      	mov	r2, r3
 800b060:	f7f6 fdc0 	bl	8001be4 <_lseek>
 800b064:	1c43      	adds	r3, r0, #1
 800b066:	d102      	bne.n	800b06e <_lseek_r+0x1e>
 800b068:	682b      	ldr	r3, [r5, #0]
 800b06a:	b103      	cbz	r3, 800b06e <_lseek_r+0x1e>
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	bd38      	pop	{r3, r4, r5, pc}
 800b070:	20003434 	.word	0x20003434

0800b074 <_read_r>:
 800b074:	b538      	push	{r3, r4, r5, lr}
 800b076:	4d07      	ldr	r5, [pc, #28]	@ (800b094 <_read_r+0x20>)
 800b078:	4604      	mov	r4, r0
 800b07a:	4608      	mov	r0, r1
 800b07c:	4611      	mov	r1, r2
 800b07e:	2200      	movs	r2, #0
 800b080:	602a      	str	r2, [r5, #0]
 800b082:	461a      	mov	r2, r3
 800b084:	f7f6 fd4e 	bl	8001b24 <_read>
 800b088:	1c43      	adds	r3, r0, #1
 800b08a:	d102      	bne.n	800b092 <_read_r+0x1e>
 800b08c:	682b      	ldr	r3, [r5, #0]
 800b08e:	b103      	cbz	r3, 800b092 <_read_r+0x1e>
 800b090:	6023      	str	r3, [r4, #0]
 800b092:	bd38      	pop	{r3, r4, r5, pc}
 800b094:	20003434 	.word	0x20003434

0800b098 <_write_r>:
 800b098:	b538      	push	{r3, r4, r5, lr}
 800b09a:	4d07      	ldr	r5, [pc, #28]	@ (800b0b8 <_write_r+0x20>)
 800b09c:	4604      	mov	r4, r0
 800b09e:	4608      	mov	r0, r1
 800b0a0:	4611      	mov	r1, r2
 800b0a2:	2200      	movs	r2, #0
 800b0a4:	602a      	str	r2, [r5, #0]
 800b0a6:	461a      	mov	r2, r3
 800b0a8:	f7f6 fd59 	bl	8001b5e <_write>
 800b0ac:	1c43      	adds	r3, r0, #1
 800b0ae:	d102      	bne.n	800b0b6 <_write_r+0x1e>
 800b0b0:	682b      	ldr	r3, [r5, #0]
 800b0b2:	b103      	cbz	r3, 800b0b6 <_write_r+0x1e>
 800b0b4:	6023      	str	r3, [r4, #0]
 800b0b6:	bd38      	pop	{r3, r4, r5, pc}
 800b0b8:	20003434 	.word	0x20003434

0800b0bc <__errno>:
 800b0bc:	4b01      	ldr	r3, [pc, #4]	@ (800b0c4 <__errno+0x8>)
 800b0be:	6818      	ldr	r0, [r3, #0]
 800b0c0:	4770      	bx	lr
 800b0c2:	bf00      	nop
 800b0c4:	2000001c 	.word	0x2000001c

0800b0c8 <__libc_init_array>:
 800b0c8:	b570      	push	{r4, r5, r6, lr}
 800b0ca:	4d0d      	ldr	r5, [pc, #52]	@ (800b100 <__libc_init_array+0x38>)
 800b0cc:	4c0d      	ldr	r4, [pc, #52]	@ (800b104 <__libc_init_array+0x3c>)
 800b0ce:	1b64      	subs	r4, r4, r5
 800b0d0:	10a4      	asrs	r4, r4, #2
 800b0d2:	2600      	movs	r6, #0
 800b0d4:	42a6      	cmp	r6, r4
 800b0d6:	d109      	bne.n	800b0ec <__libc_init_array+0x24>
 800b0d8:	4d0b      	ldr	r5, [pc, #44]	@ (800b108 <__libc_init_array+0x40>)
 800b0da:	4c0c      	ldr	r4, [pc, #48]	@ (800b10c <__libc_init_array+0x44>)
 800b0dc:	f000 ff6c 	bl	800bfb8 <_init>
 800b0e0:	1b64      	subs	r4, r4, r5
 800b0e2:	10a4      	asrs	r4, r4, #2
 800b0e4:	2600      	movs	r6, #0
 800b0e6:	42a6      	cmp	r6, r4
 800b0e8:	d105      	bne.n	800b0f6 <__libc_init_array+0x2e>
 800b0ea:	bd70      	pop	{r4, r5, r6, pc}
 800b0ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0f0:	4798      	blx	r3
 800b0f2:	3601      	adds	r6, #1
 800b0f4:	e7ee      	b.n	800b0d4 <__libc_init_array+0xc>
 800b0f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800b0fa:	4798      	blx	r3
 800b0fc:	3601      	adds	r6, #1
 800b0fe:	e7f2      	b.n	800b0e6 <__libc_init_array+0x1e>
 800b100:	0800c2d4 	.word	0x0800c2d4
 800b104:	0800c2d4 	.word	0x0800c2d4
 800b108:	0800c2d4 	.word	0x0800c2d4
 800b10c:	0800c2d8 	.word	0x0800c2d8

0800b110 <__retarget_lock_init_recursive>:
 800b110:	4770      	bx	lr

0800b112 <__retarget_lock_acquire_recursive>:
 800b112:	4770      	bx	lr

0800b114 <__retarget_lock_release_recursive>:
 800b114:	4770      	bx	lr

0800b116 <memcpy>:
 800b116:	440a      	add	r2, r1
 800b118:	4291      	cmp	r1, r2
 800b11a:	f100 33ff 	add.w	r3, r0, #4294967295
 800b11e:	d100      	bne.n	800b122 <memcpy+0xc>
 800b120:	4770      	bx	lr
 800b122:	b510      	push	{r4, lr}
 800b124:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b128:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b12c:	4291      	cmp	r1, r2
 800b12e:	d1f9      	bne.n	800b124 <memcpy+0xe>
 800b130:	bd10      	pop	{r4, pc}
	...

0800b134 <_free_r>:
 800b134:	b538      	push	{r3, r4, r5, lr}
 800b136:	4605      	mov	r5, r0
 800b138:	2900      	cmp	r1, #0
 800b13a:	d041      	beq.n	800b1c0 <_free_r+0x8c>
 800b13c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b140:	1f0c      	subs	r4, r1, #4
 800b142:	2b00      	cmp	r3, #0
 800b144:	bfb8      	it	lt
 800b146:	18e4      	addlt	r4, r4, r3
 800b148:	f000 f8e0 	bl	800b30c <__malloc_lock>
 800b14c:	4a1d      	ldr	r2, [pc, #116]	@ (800b1c4 <_free_r+0x90>)
 800b14e:	6813      	ldr	r3, [r2, #0]
 800b150:	b933      	cbnz	r3, 800b160 <_free_r+0x2c>
 800b152:	6063      	str	r3, [r4, #4]
 800b154:	6014      	str	r4, [r2, #0]
 800b156:	4628      	mov	r0, r5
 800b158:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b15c:	f000 b8dc 	b.w	800b318 <__malloc_unlock>
 800b160:	42a3      	cmp	r3, r4
 800b162:	d908      	bls.n	800b176 <_free_r+0x42>
 800b164:	6820      	ldr	r0, [r4, #0]
 800b166:	1821      	adds	r1, r4, r0
 800b168:	428b      	cmp	r3, r1
 800b16a:	bf01      	itttt	eq
 800b16c:	6819      	ldreq	r1, [r3, #0]
 800b16e:	685b      	ldreq	r3, [r3, #4]
 800b170:	1809      	addeq	r1, r1, r0
 800b172:	6021      	streq	r1, [r4, #0]
 800b174:	e7ed      	b.n	800b152 <_free_r+0x1e>
 800b176:	461a      	mov	r2, r3
 800b178:	685b      	ldr	r3, [r3, #4]
 800b17a:	b10b      	cbz	r3, 800b180 <_free_r+0x4c>
 800b17c:	42a3      	cmp	r3, r4
 800b17e:	d9fa      	bls.n	800b176 <_free_r+0x42>
 800b180:	6811      	ldr	r1, [r2, #0]
 800b182:	1850      	adds	r0, r2, r1
 800b184:	42a0      	cmp	r0, r4
 800b186:	d10b      	bne.n	800b1a0 <_free_r+0x6c>
 800b188:	6820      	ldr	r0, [r4, #0]
 800b18a:	4401      	add	r1, r0
 800b18c:	1850      	adds	r0, r2, r1
 800b18e:	4283      	cmp	r3, r0
 800b190:	6011      	str	r1, [r2, #0]
 800b192:	d1e0      	bne.n	800b156 <_free_r+0x22>
 800b194:	6818      	ldr	r0, [r3, #0]
 800b196:	685b      	ldr	r3, [r3, #4]
 800b198:	6053      	str	r3, [r2, #4]
 800b19a:	4408      	add	r0, r1
 800b19c:	6010      	str	r0, [r2, #0]
 800b19e:	e7da      	b.n	800b156 <_free_r+0x22>
 800b1a0:	d902      	bls.n	800b1a8 <_free_r+0x74>
 800b1a2:	230c      	movs	r3, #12
 800b1a4:	602b      	str	r3, [r5, #0]
 800b1a6:	e7d6      	b.n	800b156 <_free_r+0x22>
 800b1a8:	6820      	ldr	r0, [r4, #0]
 800b1aa:	1821      	adds	r1, r4, r0
 800b1ac:	428b      	cmp	r3, r1
 800b1ae:	bf04      	itt	eq
 800b1b0:	6819      	ldreq	r1, [r3, #0]
 800b1b2:	685b      	ldreq	r3, [r3, #4]
 800b1b4:	6063      	str	r3, [r4, #4]
 800b1b6:	bf04      	itt	eq
 800b1b8:	1809      	addeq	r1, r1, r0
 800b1ba:	6021      	streq	r1, [r4, #0]
 800b1bc:	6054      	str	r4, [r2, #4]
 800b1be:	e7ca      	b.n	800b156 <_free_r+0x22>
 800b1c0:	bd38      	pop	{r3, r4, r5, pc}
 800b1c2:	bf00      	nop
 800b1c4:	20003440 	.word	0x20003440

0800b1c8 <sbrk_aligned>:
 800b1c8:	b570      	push	{r4, r5, r6, lr}
 800b1ca:	4e0f      	ldr	r6, [pc, #60]	@ (800b208 <sbrk_aligned+0x40>)
 800b1cc:	460c      	mov	r4, r1
 800b1ce:	6831      	ldr	r1, [r6, #0]
 800b1d0:	4605      	mov	r5, r0
 800b1d2:	b911      	cbnz	r1, 800b1da <sbrk_aligned+0x12>
 800b1d4:	f000 fe26 	bl	800be24 <_sbrk_r>
 800b1d8:	6030      	str	r0, [r6, #0]
 800b1da:	4621      	mov	r1, r4
 800b1dc:	4628      	mov	r0, r5
 800b1de:	f000 fe21 	bl	800be24 <_sbrk_r>
 800b1e2:	1c43      	adds	r3, r0, #1
 800b1e4:	d103      	bne.n	800b1ee <sbrk_aligned+0x26>
 800b1e6:	f04f 34ff 	mov.w	r4, #4294967295
 800b1ea:	4620      	mov	r0, r4
 800b1ec:	bd70      	pop	{r4, r5, r6, pc}
 800b1ee:	1cc4      	adds	r4, r0, #3
 800b1f0:	f024 0403 	bic.w	r4, r4, #3
 800b1f4:	42a0      	cmp	r0, r4
 800b1f6:	d0f8      	beq.n	800b1ea <sbrk_aligned+0x22>
 800b1f8:	1a21      	subs	r1, r4, r0
 800b1fa:	4628      	mov	r0, r5
 800b1fc:	f000 fe12 	bl	800be24 <_sbrk_r>
 800b200:	3001      	adds	r0, #1
 800b202:	d1f2      	bne.n	800b1ea <sbrk_aligned+0x22>
 800b204:	e7ef      	b.n	800b1e6 <sbrk_aligned+0x1e>
 800b206:	bf00      	nop
 800b208:	2000343c 	.word	0x2000343c

0800b20c <_malloc_r>:
 800b20c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b210:	1ccd      	adds	r5, r1, #3
 800b212:	f025 0503 	bic.w	r5, r5, #3
 800b216:	3508      	adds	r5, #8
 800b218:	2d0c      	cmp	r5, #12
 800b21a:	bf38      	it	cc
 800b21c:	250c      	movcc	r5, #12
 800b21e:	2d00      	cmp	r5, #0
 800b220:	4606      	mov	r6, r0
 800b222:	db01      	blt.n	800b228 <_malloc_r+0x1c>
 800b224:	42a9      	cmp	r1, r5
 800b226:	d904      	bls.n	800b232 <_malloc_r+0x26>
 800b228:	230c      	movs	r3, #12
 800b22a:	6033      	str	r3, [r6, #0]
 800b22c:	2000      	movs	r0, #0
 800b22e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b232:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b308 <_malloc_r+0xfc>
 800b236:	f000 f869 	bl	800b30c <__malloc_lock>
 800b23a:	f8d8 3000 	ldr.w	r3, [r8]
 800b23e:	461c      	mov	r4, r3
 800b240:	bb44      	cbnz	r4, 800b294 <_malloc_r+0x88>
 800b242:	4629      	mov	r1, r5
 800b244:	4630      	mov	r0, r6
 800b246:	f7ff ffbf 	bl	800b1c8 <sbrk_aligned>
 800b24a:	1c43      	adds	r3, r0, #1
 800b24c:	4604      	mov	r4, r0
 800b24e:	d158      	bne.n	800b302 <_malloc_r+0xf6>
 800b250:	f8d8 4000 	ldr.w	r4, [r8]
 800b254:	4627      	mov	r7, r4
 800b256:	2f00      	cmp	r7, #0
 800b258:	d143      	bne.n	800b2e2 <_malloc_r+0xd6>
 800b25a:	2c00      	cmp	r4, #0
 800b25c:	d04b      	beq.n	800b2f6 <_malloc_r+0xea>
 800b25e:	6823      	ldr	r3, [r4, #0]
 800b260:	4639      	mov	r1, r7
 800b262:	4630      	mov	r0, r6
 800b264:	eb04 0903 	add.w	r9, r4, r3
 800b268:	f000 fddc 	bl	800be24 <_sbrk_r>
 800b26c:	4581      	cmp	r9, r0
 800b26e:	d142      	bne.n	800b2f6 <_malloc_r+0xea>
 800b270:	6821      	ldr	r1, [r4, #0]
 800b272:	1a6d      	subs	r5, r5, r1
 800b274:	4629      	mov	r1, r5
 800b276:	4630      	mov	r0, r6
 800b278:	f7ff ffa6 	bl	800b1c8 <sbrk_aligned>
 800b27c:	3001      	adds	r0, #1
 800b27e:	d03a      	beq.n	800b2f6 <_malloc_r+0xea>
 800b280:	6823      	ldr	r3, [r4, #0]
 800b282:	442b      	add	r3, r5
 800b284:	6023      	str	r3, [r4, #0]
 800b286:	f8d8 3000 	ldr.w	r3, [r8]
 800b28a:	685a      	ldr	r2, [r3, #4]
 800b28c:	bb62      	cbnz	r2, 800b2e8 <_malloc_r+0xdc>
 800b28e:	f8c8 7000 	str.w	r7, [r8]
 800b292:	e00f      	b.n	800b2b4 <_malloc_r+0xa8>
 800b294:	6822      	ldr	r2, [r4, #0]
 800b296:	1b52      	subs	r2, r2, r5
 800b298:	d420      	bmi.n	800b2dc <_malloc_r+0xd0>
 800b29a:	2a0b      	cmp	r2, #11
 800b29c:	d917      	bls.n	800b2ce <_malloc_r+0xc2>
 800b29e:	1961      	adds	r1, r4, r5
 800b2a0:	42a3      	cmp	r3, r4
 800b2a2:	6025      	str	r5, [r4, #0]
 800b2a4:	bf18      	it	ne
 800b2a6:	6059      	strne	r1, [r3, #4]
 800b2a8:	6863      	ldr	r3, [r4, #4]
 800b2aa:	bf08      	it	eq
 800b2ac:	f8c8 1000 	streq.w	r1, [r8]
 800b2b0:	5162      	str	r2, [r4, r5]
 800b2b2:	604b      	str	r3, [r1, #4]
 800b2b4:	4630      	mov	r0, r6
 800b2b6:	f000 f82f 	bl	800b318 <__malloc_unlock>
 800b2ba:	f104 000b 	add.w	r0, r4, #11
 800b2be:	1d23      	adds	r3, r4, #4
 800b2c0:	f020 0007 	bic.w	r0, r0, #7
 800b2c4:	1ac2      	subs	r2, r0, r3
 800b2c6:	bf1c      	itt	ne
 800b2c8:	1a1b      	subne	r3, r3, r0
 800b2ca:	50a3      	strne	r3, [r4, r2]
 800b2cc:	e7af      	b.n	800b22e <_malloc_r+0x22>
 800b2ce:	6862      	ldr	r2, [r4, #4]
 800b2d0:	42a3      	cmp	r3, r4
 800b2d2:	bf0c      	ite	eq
 800b2d4:	f8c8 2000 	streq.w	r2, [r8]
 800b2d8:	605a      	strne	r2, [r3, #4]
 800b2da:	e7eb      	b.n	800b2b4 <_malloc_r+0xa8>
 800b2dc:	4623      	mov	r3, r4
 800b2de:	6864      	ldr	r4, [r4, #4]
 800b2e0:	e7ae      	b.n	800b240 <_malloc_r+0x34>
 800b2e2:	463c      	mov	r4, r7
 800b2e4:	687f      	ldr	r7, [r7, #4]
 800b2e6:	e7b6      	b.n	800b256 <_malloc_r+0x4a>
 800b2e8:	461a      	mov	r2, r3
 800b2ea:	685b      	ldr	r3, [r3, #4]
 800b2ec:	42a3      	cmp	r3, r4
 800b2ee:	d1fb      	bne.n	800b2e8 <_malloc_r+0xdc>
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	6053      	str	r3, [r2, #4]
 800b2f4:	e7de      	b.n	800b2b4 <_malloc_r+0xa8>
 800b2f6:	230c      	movs	r3, #12
 800b2f8:	6033      	str	r3, [r6, #0]
 800b2fa:	4630      	mov	r0, r6
 800b2fc:	f000 f80c 	bl	800b318 <__malloc_unlock>
 800b300:	e794      	b.n	800b22c <_malloc_r+0x20>
 800b302:	6005      	str	r5, [r0, #0]
 800b304:	e7d6      	b.n	800b2b4 <_malloc_r+0xa8>
 800b306:	bf00      	nop
 800b308:	20003440 	.word	0x20003440

0800b30c <__malloc_lock>:
 800b30c:	4801      	ldr	r0, [pc, #4]	@ (800b314 <__malloc_lock+0x8>)
 800b30e:	f7ff bf00 	b.w	800b112 <__retarget_lock_acquire_recursive>
 800b312:	bf00      	nop
 800b314:	20003438 	.word	0x20003438

0800b318 <__malloc_unlock>:
 800b318:	4801      	ldr	r0, [pc, #4]	@ (800b320 <__malloc_unlock+0x8>)
 800b31a:	f7ff befb 	b.w	800b114 <__retarget_lock_release_recursive>
 800b31e:	bf00      	nop
 800b320:	20003438 	.word	0x20003438

0800b324 <__ssputs_r>:
 800b324:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b328:	688e      	ldr	r6, [r1, #8]
 800b32a:	461f      	mov	r7, r3
 800b32c:	42be      	cmp	r6, r7
 800b32e:	680b      	ldr	r3, [r1, #0]
 800b330:	4682      	mov	sl, r0
 800b332:	460c      	mov	r4, r1
 800b334:	4690      	mov	r8, r2
 800b336:	d82d      	bhi.n	800b394 <__ssputs_r+0x70>
 800b338:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b33c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b340:	d026      	beq.n	800b390 <__ssputs_r+0x6c>
 800b342:	6965      	ldr	r5, [r4, #20]
 800b344:	6909      	ldr	r1, [r1, #16]
 800b346:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b34a:	eba3 0901 	sub.w	r9, r3, r1
 800b34e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b352:	1c7b      	adds	r3, r7, #1
 800b354:	444b      	add	r3, r9
 800b356:	106d      	asrs	r5, r5, #1
 800b358:	429d      	cmp	r5, r3
 800b35a:	bf38      	it	cc
 800b35c:	461d      	movcc	r5, r3
 800b35e:	0553      	lsls	r3, r2, #21
 800b360:	d527      	bpl.n	800b3b2 <__ssputs_r+0x8e>
 800b362:	4629      	mov	r1, r5
 800b364:	f7ff ff52 	bl	800b20c <_malloc_r>
 800b368:	4606      	mov	r6, r0
 800b36a:	b360      	cbz	r0, 800b3c6 <__ssputs_r+0xa2>
 800b36c:	6921      	ldr	r1, [r4, #16]
 800b36e:	464a      	mov	r2, r9
 800b370:	f7ff fed1 	bl	800b116 <memcpy>
 800b374:	89a3      	ldrh	r3, [r4, #12]
 800b376:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b37a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b37e:	81a3      	strh	r3, [r4, #12]
 800b380:	6126      	str	r6, [r4, #16]
 800b382:	6165      	str	r5, [r4, #20]
 800b384:	444e      	add	r6, r9
 800b386:	eba5 0509 	sub.w	r5, r5, r9
 800b38a:	6026      	str	r6, [r4, #0]
 800b38c:	60a5      	str	r5, [r4, #8]
 800b38e:	463e      	mov	r6, r7
 800b390:	42be      	cmp	r6, r7
 800b392:	d900      	bls.n	800b396 <__ssputs_r+0x72>
 800b394:	463e      	mov	r6, r7
 800b396:	6820      	ldr	r0, [r4, #0]
 800b398:	4632      	mov	r2, r6
 800b39a:	4641      	mov	r1, r8
 800b39c:	f000 fd28 	bl	800bdf0 <memmove>
 800b3a0:	68a3      	ldr	r3, [r4, #8]
 800b3a2:	1b9b      	subs	r3, r3, r6
 800b3a4:	60a3      	str	r3, [r4, #8]
 800b3a6:	6823      	ldr	r3, [r4, #0]
 800b3a8:	4433      	add	r3, r6
 800b3aa:	6023      	str	r3, [r4, #0]
 800b3ac:	2000      	movs	r0, #0
 800b3ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b2:	462a      	mov	r2, r5
 800b3b4:	f000 fd46 	bl	800be44 <_realloc_r>
 800b3b8:	4606      	mov	r6, r0
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	d1e0      	bne.n	800b380 <__ssputs_r+0x5c>
 800b3be:	6921      	ldr	r1, [r4, #16]
 800b3c0:	4650      	mov	r0, sl
 800b3c2:	f7ff feb7 	bl	800b134 <_free_r>
 800b3c6:	230c      	movs	r3, #12
 800b3c8:	f8ca 3000 	str.w	r3, [sl]
 800b3cc:	89a3      	ldrh	r3, [r4, #12]
 800b3ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b3d2:	81a3      	strh	r3, [r4, #12]
 800b3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3d8:	e7e9      	b.n	800b3ae <__ssputs_r+0x8a>
	...

0800b3dc <_svfiprintf_r>:
 800b3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3e0:	4698      	mov	r8, r3
 800b3e2:	898b      	ldrh	r3, [r1, #12]
 800b3e4:	061b      	lsls	r3, r3, #24
 800b3e6:	b09d      	sub	sp, #116	@ 0x74
 800b3e8:	4607      	mov	r7, r0
 800b3ea:	460d      	mov	r5, r1
 800b3ec:	4614      	mov	r4, r2
 800b3ee:	d510      	bpl.n	800b412 <_svfiprintf_r+0x36>
 800b3f0:	690b      	ldr	r3, [r1, #16]
 800b3f2:	b973      	cbnz	r3, 800b412 <_svfiprintf_r+0x36>
 800b3f4:	2140      	movs	r1, #64	@ 0x40
 800b3f6:	f7ff ff09 	bl	800b20c <_malloc_r>
 800b3fa:	6028      	str	r0, [r5, #0]
 800b3fc:	6128      	str	r0, [r5, #16]
 800b3fe:	b930      	cbnz	r0, 800b40e <_svfiprintf_r+0x32>
 800b400:	230c      	movs	r3, #12
 800b402:	603b      	str	r3, [r7, #0]
 800b404:	f04f 30ff 	mov.w	r0, #4294967295
 800b408:	b01d      	add	sp, #116	@ 0x74
 800b40a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b40e:	2340      	movs	r3, #64	@ 0x40
 800b410:	616b      	str	r3, [r5, #20]
 800b412:	2300      	movs	r3, #0
 800b414:	9309      	str	r3, [sp, #36]	@ 0x24
 800b416:	2320      	movs	r3, #32
 800b418:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b41c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b420:	2330      	movs	r3, #48	@ 0x30
 800b422:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b5c0 <_svfiprintf_r+0x1e4>
 800b426:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b42a:	f04f 0901 	mov.w	r9, #1
 800b42e:	4623      	mov	r3, r4
 800b430:	469a      	mov	sl, r3
 800b432:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b436:	b10a      	cbz	r2, 800b43c <_svfiprintf_r+0x60>
 800b438:	2a25      	cmp	r2, #37	@ 0x25
 800b43a:	d1f9      	bne.n	800b430 <_svfiprintf_r+0x54>
 800b43c:	ebba 0b04 	subs.w	fp, sl, r4
 800b440:	d00b      	beq.n	800b45a <_svfiprintf_r+0x7e>
 800b442:	465b      	mov	r3, fp
 800b444:	4622      	mov	r2, r4
 800b446:	4629      	mov	r1, r5
 800b448:	4638      	mov	r0, r7
 800b44a:	f7ff ff6b 	bl	800b324 <__ssputs_r>
 800b44e:	3001      	adds	r0, #1
 800b450:	f000 80a7 	beq.w	800b5a2 <_svfiprintf_r+0x1c6>
 800b454:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b456:	445a      	add	r2, fp
 800b458:	9209      	str	r2, [sp, #36]	@ 0x24
 800b45a:	f89a 3000 	ldrb.w	r3, [sl]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	f000 809f 	beq.w	800b5a2 <_svfiprintf_r+0x1c6>
 800b464:	2300      	movs	r3, #0
 800b466:	f04f 32ff 	mov.w	r2, #4294967295
 800b46a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b46e:	f10a 0a01 	add.w	sl, sl, #1
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	9307      	str	r3, [sp, #28]
 800b476:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b47a:	931a      	str	r3, [sp, #104]	@ 0x68
 800b47c:	4654      	mov	r4, sl
 800b47e:	2205      	movs	r2, #5
 800b480:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b484:	484e      	ldr	r0, [pc, #312]	@ (800b5c0 <_svfiprintf_r+0x1e4>)
 800b486:	f7f4 fea3 	bl	80001d0 <memchr>
 800b48a:	9a04      	ldr	r2, [sp, #16]
 800b48c:	b9d8      	cbnz	r0, 800b4c6 <_svfiprintf_r+0xea>
 800b48e:	06d0      	lsls	r0, r2, #27
 800b490:	bf44      	itt	mi
 800b492:	2320      	movmi	r3, #32
 800b494:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b498:	0711      	lsls	r1, r2, #28
 800b49a:	bf44      	itt	mi
 800b49c:	232b      	movmi	r3, #43	@ 0x2b
 800b49e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b4a2:	f89a 3000 	ldrb.w	r3, [sl]
 800b4a6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4a8:	d015      	beq.n	800b4d6 <_svfiprintf_r+0xfa>
 800b4aa:	9a07      	ldr	r2, [sp, #28]
 800b4ac:	4654      	mov	r4, sl
 800b4ae:	2000      	movs	r0, #0
 800b4b0:	f04f 0c0a 	mov.w	ip, #10
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4ba:	3b30      	subs	r3, #48	@ 0x30
 800b4bc:	2b09      	cmp	r3, #9
 800b4be:	d94b      	bls.n	800b558 <_svfiprintf_r+0x17c>
 800b4c0:	b1b0      	cbz	r0, 800b4f0 <_svfiprintf_r+0x114>
 800b4c2:	9207      	str	r2, [sp, #28]
 800b4c4:	e014      	b.n	800b4f0 <_svfiprintf_r+0x114>
 800b4c6:	eba0 0308 	sub.w	r3, r0, r8
 800b4ca:	fa09 f303 	lsl.w	r3, r9, r3
 800b4ce:	4313      	orrs	r3, r2
 800b4d0:	9304      	str	r3, [sp, #16]
 800b4d2:	46a2      	mov	sl, r4
 800b4d4:	e7d2      	b.n	800b47c <_svfiprintf_r+0xa0>
 800b4d6:	9b03      	ldr	r3, [sp, #12]
 800b4d8:	1d19      	adds	r1, r3, #4
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	9103      	str	r1, [sp, #12]
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	bfbb      	ittet	lt
 800b4e2:	425b      	neglt	r3, r3
 800b4e4:	f042 0202 	orrlt.w	r2, r2, #2
 800b4e8:	9307      	strge	r3, [sp, #28]
 800b4ea:	9307      	strlt	r3, [sp, #28]
 800b4ec:	bfb8      	it	lt
 800b4ee:	9204      	strlt	r2, [sp, #16]
 800b4f0:	7823      	ldrb	r3, [r4, #0]
 800b4f2:	2b2e      	cmp	r3, #46	@ 0x2e
 800b4f4:	d10a      	bne.n	800b50c <_svfiprintf_r+0x130>
 800b4f6:	7863      	ldrb	r3, [r4, #1]
 800b4f8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4fa:	d132      	bne.n	800b562 <_svfiprintf_r+0x186>
 800b4fc:	9b03      	ldr	r3, [sp, #12]
 800b4fe:	1d1a      	adds	r2, r3, #4
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	9203      	str	r2, [sp, #12]
 800b504:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b508:	3402      	adds	r4, #2
 800b50a:	9305      	str	r3, [sp, #20]
 800b50c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b5d0 <_svfiprintf_r+0x1f4>
 800b510:	7821      	ldrb	r1, [r4, #0]
 800b512:	2203      	movs	r2, #3
 800b514:	4650      	mov	r0, sl
 800b516:	f7f4 fe5b 	bl	80001d0 <memchr>
 800b51a:	b138      	cbz	r0, 800b52c <_svfiprintf_r+0x150>
 800b51c:	9b04      	ldr	r3, [sp, #16]
 800b51e:	eba0 000a 	sub.w	r0, r0, sl
 800b522:	2240      	movs	r2, #64	@ 0x40
 800b524:	4082      	lsls	r2, r0
 800b526:	4313      	orrs	r3, r2
 800b528:	3401      	adds	r4, #1
 800b52a:	9304      	str	r3, [sp, #16]
 800b52c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b530:	4824      	ldr	r0, [pc, #144]	@ (800b5c4 <_svfiprintf_r+0x1e8>)
 800b532:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b536:	2206      	movs	r2, #6
 800b538:	f7f4 fe4a 	bl	80001d0 <memchr>
 800b53c:	2800      	cmp	r0, #0
 800b53e:	d036      	beq.n	800b5ae <_svfiprintf_r+0x1d2>
 800b540:	4b21      	ldr	r3, [pc, #132]	@ (800b5c8 <_svfiprintf_r+0x1ec>)
 800b542:	bb1b      	cbnz	r3, 800b58c <_svfiprintf_r+0x1b0>
 800b544:	9b03      	ldr	r3, [sp, #12]
 800b546:	3307      	adds	r3, #7
 800b548:	f023 0307 	bic.w	r3, r3, #7
 800b54c:	3308      	adds	r3, #8
 800b54e:	9303      	str	r3, [sp, #12]
 800b550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b552:	4433      	add	r3, r6
 800b554:	9309      	str	r3, [sp, #36]	@ 0x24
 800b556:	e76a      	b.n	800b42e <_svfiprintf_r+0x52>
 800b558:	fb0c 3202 	mla	r2, ip, r2, r3
 800b55c:	460c      	mov	r4, r1
 800b55e:	2001      	movs	r0, #1
 800b560:	e7a8      	b.n	800b4b4 <_svfiprintf_r+0xd8>
 800b562:	2300      	movs	r3, #0
 800b564:	3401      	adds	r4, #1
 800b566:	9305      	str	r3, [sp, #20]
 800b568:	4619      	mov	r1, r3
 800b56a:	f04f 0c0a 	mov.w	ip, #10
 800b56e:	4620      	mov	r0, r4
 800b570:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b574:	3a30      	subs	r2, #48	@ 0x30
 800b576:	2a09      	cmp	r2, #9
 800b578:	d903      	bls.n	800b582 <_svfiprintf_r+0x1a6>
 800b57a:	2b00      	cmp	r3, #0
 800b57c:	d0c6      	beq.n	800b50c <_svfiprintf_r+0x130>
 800b57e:	9105      	str	r1, [sp, #20]
 800b580:	e7c4      	b.n	800b50c <_svfiprintf_r+0x130>
 800b582:	fb0c 2101 	mla	r1, ip, r1, r2
 800b586:	4604      	mov	r4, r0
 800b588:	2301      	movs	r3, #1
 800b58a:	e7f0      	b.n	800b56e <_svfiprintf_r+0x192>
 800b58c:	ab03      	add	r3, sp, #12
 800b58e:	9300      	str	r3, [sp, #0]
 800b590:	462a      	mov	r2, r5
 800b592:	4b0e      	ldr	r3, [pc, #56]	@ (800b5cc <_svfiprintf_r+0x1f0>)
 800b594:	a904      	add	r1, sp, #16
 800b596:	4638      	mov	r0, r7
 800b598:	f3af 8000 	nop.w
 800b59c:	1c42      	adds	r2, r0, #1
 800b59e:	4606      	mov	r6, r0
 800b5a0:	d1d6      	bne.n	800b550 <_svfiprintf_r+0x174>
 800b5a2:	89ab      	ldrh	r3, [r5, #12]
 800b5a4:	065b      	lsls	r3, r3, #25
 800b5a6:	f53f af2d 	bmi.w	800b404 <_svfiprintf_r+0x28>
 800b5aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b5ac:	e72c      	b.n	800b408 <_svfiprintf_r+0x2c>
 800b5ae:	ab03      	add	r3, sp, #12
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	462a      	mov	r2, r5
 800b5b4:	4b05      	ldr	r3, [pc, #20]	@ (800b5cc <_svfiprintf_r+0x1f0>)
 800b5b6:	a904      	add	r1, sp, #16
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f000 f9bb 	bl	800b934 <_printf_i>
 800b5be:	e7ed      	b.n	800b59c <_svfiprintf_r+0x1c0>
 800b5c0:	0800c299 	.word	0x0800c299
 800b5c4:	0800c2a3 	.word	0x0800c2a3
 800b5c8:	00000000 	.word	0x00000000
 800b5cc:	0800b325 	.word	0x0800b325
 800b5d0:	0800c29f 	.word	0x0800c29f

0800b5d4 <__sfputc_r>:
 800b5d4:	6893      	ldr	r3, [r2, #8]
 800b5d6:	3b01      	subs	r3, #1
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	b410      	push	{r4}
 800b5dc:	6093      	str	r3, [r2, #8]
 800b5de:	da08      	bge.n	800b5f2 <__sfputc_r+0x1e>
 800b5e0:	6994      	ldr	r4, [r2, #24]
 800b5e2:	42a3      	cmp	r3, r4
 800b5e4:	db01      	blt.n	800b5ea <__sfputc_r+0x16>
 800b5e6:	290a      	cmp	r1, #10
 800b5e8:	d103      	bne.n	800b5f2 <__sfputc_r+0x1e>
 800b5ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b5ee:	f000 bb6b 	b.w	800bcc8 <__swbuf_r>
 800b5f2:	6813      	ldr	r3, [r2, #0]
 800b5f4:	1c58      	adds	r0, r3, #1
 800b5f6:	6010      	str	r0, [r2, #0]
 800b5f8:	7019      	strb	r1, [r3, #0]
 800b5fa:	4608      	mov	r0, r1
 800b5fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b600:	4770      	bx	lr

0800b602 <__sfputs_r>:
 800b602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b604:	4606      	mov	r6, r0
 800b606:	460f      	mov	r7, r1
 800b608:	4614      	mov	r4, r2
 800b60a:	18d5      	adds	r5, r2, r3
 800b60c:	42ac      	cmp	r4, r5
 800b60e:	d101      	bne.n	800b614 <__sfputs_r+0x12>
 800b610:	2000      	movs	r0, #0
 800b612:	e007      	b.n	800b624 <__sfputs_r+0x22>
 800b614:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b618:	463a      	mov	r2, r7
 800b61a:	4630      	mov	r0, r6
 800b61c:	f7ff ffda 	bl	800b5d4 <__sfputc_r>
 800b620:	1c43      	adds	r3, r0, #1
 800b622:	d1f3      	bne.n	800b60c <__sfputs_r+0xa>
 800b624:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b628 <_vfiprintf_r>:
 800b628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b62c:	460d      	mov	r5, r1
 800b62e:	b09d      	sub	sp, #116	@ 0x74
 800b630:	4614      	mov	r4, r2
 800b632:	4698      	mov	r8, r3
 800b634:	4606      	mov	r6, r0
 800b636:	b118      	cbz	r0, 800b640 <_vfiprintf_r+0x18>
 800b638:	6a03      	ldr	r3, [r0, #32]
 800b63a:	b90b      	cbnz	r3, 800b640 <_vfiprintf_r+0x18>
 800b63c:	f7ff fbd0 	bl	800ade0 <__sinit>
 800b640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b642:	07d9      	lsls	r1, r3, #31
 800b644:	d405      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b646:	89ab      	ldrh	r3, [r5, #12]
 800b648:	059a      	lsls	r2, r3, #22
 800b64a:	d402      	bmi.n	800b652 <_vfiprintf_r+0x2a>
 800b64c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b64e:	f7ff fd60 	bl	800b112 <__retarget_lock_acquire_recursive>
 800b652:	89ab      	ldrh	r3, [r5, #12]
 800b654:	071b      	lsls	r3, r3, #28
 800b656:	d501      	bpl.n	800b65c <_vfiprintf_r+0x34>
 800b658:	692b      	ldr	r3, [r5, #16]
 800b65a:	b99b      	cbnz	r3, 800b684 <_vfiprintf_r+0x5c>
 800b65c:	4629      	mov	r1, r5
 800b65e:	4630      	mov	r0, r6
 800b660:	f000 fb70 	bl	800bd44 <__swsetup_r>
 800b664:	b170      	cbz	r0, 800b684 <_vfiprintf_r+0x5c>
 800b666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b668:	07dc      	lsls	r4, r3, #31
 800b66a:	d504      	bpl.n	800b676 <_vfiprintf_r+0x4e>
 800b66c:	f04f 30ff 	mov.w	r0, #4294967295
 800b670:	b01d      	add	sp, #116	@ 0x74
 800b672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b676:	89ab      	ldrh	r3, [r5, #12]
 800b678:	0598      	lsls	r0, r3, #22
 800b67a:	d4f7      	bmi.n	800b66c <_vfiprintf_r+0x44>
 800b67c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b67e:	f7ff fd49 	bl	800b114 <__retarget_lock_release_recursive>
 800b682:	e7f3      	b.n	800b66c <_vfiprintf_r+0x44>
 800b684:	2300      	movs	r3, #0
 800b686:	9309      	str	r3, [sp, #36]	@ 0x24
 800b688:	2320      	movs	r3, #32
 800b68a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b68e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b692:	2330      	movs	r3, #48	@ 0x30
 800b694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b844 <_vfiprintf_r+0x21c>
 800b698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b69c:	f04f 0901 	mov.w	r9, #1
 800b6a0:	4623      	mov	r3, r4
 800b6a2:	469a      	mov	sl, r3
 800b6a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b6a8:	b10a      	cbz	r2, 800b6ae <_vfiprintf_r+0x86>
 800b6aa:	2a25      	cmp	r2, #37	@ 0x25
 800b6ac:	d1f9      	bne.n	800b6a2 <_vfiprintf_r+0x7a>
 800b6ae:	ebba 0b04 	subs.w	fp, sl, r4
 800b6b2:	d00b      	beq.n	800b6cc <_vfiprintf_r+0xa4>
 800b6b4:	465b      	mov	r3, fp
 800b6b6:	4622      	mov	r2, r4
 800b6b8:	4629      	mov	r1, r5
 800b6ba:	4630      	mov	r0, r6
 800b6bc:	f7ff ffa1 	bl	800b602 <__sfputs_r>
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	f000 80a7 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b6c8:	445a      	add	r2, fp
 800b6ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800b6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	f000 809f 	beq.w	800b814 <_vfiprintf_r+0x1ec>
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800b6dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6e0:	f10a 0a01 	add.w	sl, sl, #1
 800b6e4:	9304      	str	r3, [sp, #16]
 800b6e6:	9307      	str	r3, [sp, #28]
 800b6e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6ee:	4654      	mov	r4, sl
 800b6f0:	2205      	movs	r2, #5
 800b6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6f6:	4853      	ldr	r0, [pc, #332]	@ (800b844 <_vfiprintf_r+0x21c>)
 800b6f8:	f7f4 fd6a 	bl	80001d0 <memchr>
 800b6fc:	9a04      	ldr	r2, [sp, #16]
 800b6fe:	b9d8      	cbnz	r0, 800b738 <_vfiprintf_r+0x110>
 800b700:	06d1      	lsls	r1, r2, #27
 800b702:	bf44      	itt	mi
 800b704:	2320      	movmi	r3, #32
 800b706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b70a:	0713      	lsls	r3, r2, #28
 800b70c:	bf44      	itt	mi
 800b70e:	232b      	movmi	r3, #43	@ 0x2b
 800b710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b714:	f89a 3000 	ldrb.w	r3, [sl]
 800b718:	2b2a      	cmp	r3, #42	@ 0x2a
 800b71a:	d015      	beq.n	800b748 <_vfiprintf_r+0x120>
 800b71c:	9a07      	ldr	r2, [sp, #28]
 800b71e:	4654      	mov	r4, sl
 800b720:	2000      	movs	r0, #0
 800b722:	f04f 0c0a 	mov.w	ip, #10
 800b726:	4621      	mov	r1, r4
 800b728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b72c:	3b30      	subs	r3, #48	@ 0x30
 800b72e:	2b09      	cmp	r3, #9
 800b730:	d94b      	bls.n	800b7ca <_vfiprintf_r+0x1a2>
 800b732:	b1b0      	cbz	r0, 800b762 <_vfiprintf_r+0x13a>
 800b734:	9207      	str	r2, [sp, #28]
 800b736:	e014      	b.n	800b762 <_vfiprintf_r+0x13a>
 800b738:	eba0 0308 	sub.w	r3, r0, r8
 800b73c:	fa09 f303 	lsl.w	r3, r9, r3
 800b740:	4313      	orrs	r3, r2
 800b742:	9304      	str	r3, [sp, #16]
 800b744:	46a2      	mov	sl, r4
 800b746:	e7d2      	b.n	800b6ee <_vfiprintf_r+0xc6>
 800b748:	9b03      	ldr	r3, [sp, #12]
 800b74a:	1d19      	adds	r1, r3, #4
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	9103      	str	r1, [sp, #12]
 800b750:	2b00      	cmp	r3, #0
 800b752:	bfbb      	ittet	lt
 800b754:	425b      	neglt	r3, r3
 800b756:	f042 0202 	orrlt.w	r2, r2, #2
 800b75a:	9307      	strge	r3, [sp, #28]
 800b75c:	9307      	strlt	r3, [sp, #28]
 800b75e:	bfb8      	it	lt
 800b760:	9204      	strlt	r2, [sp, #16]
 800b762:	7823      	ldrb	r3, [r4, #0]
 800b764:	2b2e      	cmp	r3, #46	@ 0x2e
 800b766:	d10a      	bne.n	800b77e <_vfiprintf_r+0x156>
 800b768:	7863      	ldrb	r3, [r4, #1]
 800b76a:	2b2a      	cmp	r3, #42	@ 0x2a
 800b76c:	d132      	bne.n	800b7d4 <_vfiprintf_r+0x1ac>
 800b76e:	9b03      	ldr	r3, [sp, #12]
 800b770:	1d1a      	adds	r2, r3, #4
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	9203      	str	r2, [sp, #12]
 800b776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b77a:	3402      	adds	r4, #2
 800b77c:	9305      	str	r3, [sp, #20]
 800b77e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b854 <_vfiprintf_r+0x22c>
 800b782:	7821      	ldrb	r1, [r4, #0]
 800b784:	2203      	movs	r2, #3
 800b786:	4650      	mov	r0, sl
 800b788:	f7f4 fd22 	bl	80001d0 <memchr>
 800b78c:	b138      	cbz	r0, 800b79e <_vfiprintf_r+0x176>
 800b78e:	9b04      	ldr	r3, [sp, #16]
 800b790:	eba0 000a 	sub.w	r0, r0, sl
 800b794:	2240      	movs	r2, #64	@ 0x40
 800b796:	4082      	lsls	r2, r0
 800b798:	4313      	orrs	r3, r2
 800b79a:	3401      	adds	r4, #1
 800b79c:	9304      	str	r3, [sp, #16]
 800b79e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7a2:	4829      	ldr	r0, [pc, #164]	@ (800b848 <_vfiprintf_r+0x220>)
 800b7a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b7a8:	2206      	movs	r2, #6
 800b7aa:	f7f4 fd11 	bl	80001d0 <memchr>
 800b7ae:	2800      	cmp	r0, #0
 800b7b0:	d03f      	beq.n	800b832 <_vfiprintf_r+0x20a>
 800b7b2:	4b26      	ldr	r3, [pc, #152]	@ (800b84c <_vfiprintf_r+0x224>)
 800b7b4:	bb1b      	cbnz	r3, 800b7fe <_vfiprintf_r+0x1d6>
 800b7b6:	9b03      	ldr	r3, [sp, #12]
 800b7b8:	3307      	adds	r3, #7
 800b7ba:	f023 0307 	bic.w	r3, r3, #7
 800b7be:	3308      	adds	r3, #8
 800b7c0:	9303      	str	r3, [sp, #12]
 800b7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b7c4:	443b      	add	r3, r7
 800b7c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800b7c8:	e76a      	b.n	800b6a0 <_vfiprintf_r+0x78>
 800b7ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800b7ce:	460c      	mov	r4, r1
 800b7d0:	2001      	movs	r0, #1
 800b7d2:	e7a8      	b.n	800b726 <_vfiprintf_r+0xfe>
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	3401      	adds	r4, #1
 800b7d8:	9305      	str	r3, [sp, #20]
 800b7da:	4619      	mov	r1, r3
 800b7dc:	f04f 0c0a 	mov.w	ip, #10
 800b7e0:	4620      	mov	r0, r4
 800b7e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7e6:	3a30      	subs	r2, #48	@ 0x30
 800b7e8:	2a09      	cmp	r2, #9
 800b7ea:	d903      	bls.n	800b7f4 <_vfiprintf_r+0x1cc>
 800b7ec:	2b00      	cmp	r3, #0
 800b7ee:	d0c6      	beq.n	800b77e <_vfiprintf_r+0x156>
 800b7f0:	9105      	str	r1, [sp, #20]
 800b7f2:	e7c4      	b.n	800b77e <_vfiprintf_r+0x156>
 800b7f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7f8:	4604      	mov	r4, r0
 800b7fa:	2301      	movs	r3, #1
 800b7fc:	e7f0      	b.n	800b7e0 <_vfiprintf_r+0x1b8>
 800b7fe:	ab03      	add	r3, sp, #12
 800b800:	9300      	str	r3, [sp, #0]
 800b802:	462a      	mov	r2, r5
 800b804:	4b12      	ldr	r3, [pc, #72]	@ (800b850 <_vfiprintf_r+0x228>)
 800b806:	a904      	add	r1, sp, #16
 800b808:	4630      	mov	r0, r6
 800b80a:	f3af 8000 	nop.w
 800b80e:	4607      	mov	r7, r0
 800b810:	1c78      	adds	r0, r7, #1
 800b812:	d1d6      	bne.n	800b7c2 <_vfiprintf_r+0x19a>
 800b814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b816:	07d9      	lsls	r1, r3, #31
 800b818:	d405      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b81a:	89ab      	ldrh	r3, [r5, #12]
 800b81c:	059a      	lsls	r2, r3, #22
 800b81e:	d402      	bmi.n	800b826 <_vfiprintf_r+0x1fe>
 800b820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b822:	f7ff fc77 	bl	800b114 <__retarget_lock_release_recursive>
 800b826:	89ab      	ldrh	r3, [r5, #12]
 800b828:	065b      	lsls	r3, r3, #25
 800b82a:	f53f af1f 	bmi.w	800b66c <_vfiprintf_r+0x44>
 800b82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b830:	e71e      	b.n	800b670 <_vfiprintf_r+0x48>
 800b832:	ab03      	add	r3, sp, #12
 800b834:	9300      	str	r3, [sp, #0]
 800b836:	462a      	mov	r2, r5
 800b838:	4b05      	ldr	r3, [pc, #20]	@ (800b850 <_vfiprintf_r+0x228>)
 800b83a:	a904      	add	r1, sp, #16
 800b83c:	4630      	mov	r0, r6
 800b83e:	f000 f879 	bl	800b934 <_printf_i>
 800b842:	e7e4      	b.n	800b80e <_vfiprintf_r+0x1e6>
 800b844:	0800c299 	.word	0x0800c299
 800b848:	0800c2a3 	.word	0x0800c2a3
 800b84c:	00000000 	.word	0x00000000
 800b850:	0800b603 	.word	0x0800b603
 800b854:	0800c29f 	.word	0x0800c29f

0800b858 <_printf_common>:
 800b858:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b85c:	4616      	mov	r6, r2
 800b85e:	4698      	mov	r8, r3
 800b860:	688a      	ldr	r2, [r1, #8]
 800b862:	690b      	ldr	r3, [r1, #16]
 800b864:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b868:	4293      	cmp	r3, r2
 800b86a:	bfb8      	it	lt
 800b86c:	4613      	movlt	r3, r2
 800b86e:	6033      	str	r3, [r6, #0]
 800b870:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b874:	4607      	mov	r7, r0
 800b876:	460c      	mov	r4, r1
 800b878:	b10a      	cbz	r2, 800b87e <_printf_common+0x26>
 800b87a:	3301      	adds	r3, #1
 800b87c:	6033      	str	r3, [r6, #0]
 800b87e:	6823      	ldr	r3, [r4, #0]
 800b880:	0699      	lsls	r1, r3, #26
 800b882:	bf42      	ittt	mi
 800b884:	6833      	ldrmi	r3, [r6, #0]
 800b886:	3302      	addmi	r3, #2
 800b888:	6033      	strmi	r3, [r6, #0]
 800b88a:	6825      	ldr	r5, [r4, #0]
 800b88c:	f015 0506 	ands.w	r5, r5, #6
 800b890:	d106      	bne.n	800b8a0 <_printf_common+0x48>
 800b892:	f104 0a19 	add.w	sl, r4, #25
 800b896:	68e3      	ldr	r3, [r4, #12]
 800b898:	6832      	ldr	r2, [r6, #0]
 800b89a:	1a9b      	subs	r3, r3, r2
 800b89c:	42ab      	cmp	r3, r5
 800b89e:	dc26      	bgt.n	800b8ee <_printf_common+0x96>
 800b8a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b8a4:	6822      	ldr	r2, [r4, #0]
 800b8a6:	3b00      	subs	r3, #0
 800b8a8:	bf18      	it	ne
 800b8aa:	2301      	movne	r3, #1
 800b8ac:	0692      	lsls	r2, r2, #26
 800b8ae:	d42b      	bmi.n	800b908 <_printf_common+0xb0>
 800b8b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b8b4:	4641      	mov	r1, r8
 800b8b6:	4638      	mov	r0, r7
 800b8b8:	47c8      	blx	r9
 800b8ba:	3001      	adds	r0, #1
 800b8bc:	d01e      	beq.n	800b8fc <_printf_common+0xa4>
 800b8be:	6823      	ldr	r3, [r4, #0]
 800b8c0:	6922      	ldr	r2, [r4, #16]
 800b8c2:	f003 0306 	and.w	r3, r3, #6
 800b8c6:	2b04      	cmp	r3, #4
 800b8c8:	bf02      	ittt	eq
 800b8ca:	68e5      	ldreq	r5, [r4, #12]
 800b8cc:	6833      	ldreq	r3, [r6, #0]
 800b8ce:	1aed      	subeq	r5, r5, r3
 800b8d0:	68a3      	ldr	r3, [r4, #8]
 800b8d2:	bf0c      	ite	eq
 800b8d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8d8:	2500      	movne	r5, #0
 800b8da:	4293      	cmp	r3, r2
 800b8dc:	bfc4      	itt	gt
 800b8de:	1a9b      	subgt	r3, r3, r2
 800b8e0:	18ed      	addgt	r5, r5, r3
 800b8e2:	2600      	movs	r6, #0
 800b8e4:	341a      	adds	r4, #26
 800b8e6:	42b5      	cmp	r5, r6
 800b8e8:	d11a      	bne.n	800b920 <_printf_common+0xc8>
 800b8ea:	2000      	movs	r0, #0
 800b8ec:	e008      	b.n	800b900 <_printf_common+0xa8>
 800b8ee:	2301      	movs	r3, #1
 800b8f0:	4652      	mov	r2, sl
 800b8f2:	4641      	mov	r1, r8
 800b8f4:	4638      	mov	r0, r7
 800b8f6:	47c8      	blx	r9
 800b8f8:	3001      	adds	r0, #1
 800b8fa:	d103      	bne.n	800b904 <_printf_common+0xac>
 800b8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800b900:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b904:	3501      	adds	r5, #1
 800b906:	e7c6      	b.n	800b896 <_printf_common+0x3e>
 800b908:	18e1      	adds	r1, r4, r3
 800b90a:	1c5a      	adds	r2, r3, #1
 800b90c:	2030      	movs	r0, #48	@ 0x30
 800b90e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b912:	4422      	add	r2, r4
 800b914:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b918:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b91c:	3302      	adds	r3, #2
 800b91e:	e7c7      	b.n	800b8b0 <_printf_common+0x58>
 800b920:	2301      	movs	r3, #1
 800b922:	4622      	mov	r2, r4
 800b924:	4641      	mov	r1, r8
 800b926:	4638      	mov	r0, r7
 800b928:	47c8      	blx	r9
 800b92a:	3001      	adds	r0, #1
 800b92c:	d0e6      	beq.n	800b8fc <_printf_common+0xa4>
 800b92e:	3601      	adds	r6, #1
 800b930:	e7d9      	b.n	800b8e6 <_printf_common+0x8e>
	...

0800b934 <_printf_i>:
 800b934:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b938:	7e0f      	ldrb	r7, [r1, #24]
 800b93a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b93c:	2f78      	cmp	r7, #120	@ 0x78
 800b93e:	4691      	mov	r9, r2
 800b940:	4680      	mov	r8, r0
 800b942:	460c      	mov	r4, r1
 800b944:	469a      	mov	sl, r3
 800b946:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b94a:	d807      	bhi.n	800b95c <_printf_i+0x28>
 800b94c:	2f62      	cmp	r7, #98	@ 0x62
 800b94e:	d80a      	bhi.n	800b966 <_printf_i+0x32>
 800b950:	2f00      	cmp	r7, #0
 800b952:	f000 80d1 	beq.w	800baf8 <_printf_i+0x1c4>
 800b956:	2f58      	cmp	r7, #88	@ 0x58
 800b958:	f000 80b8 	beq.w	800bacc <_printf_i+0x198>
 800b95c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b960:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b964:	e03a      	b.n	800b9dc <_printf_i+0xa8>
 800b966:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b96a:	2b15      	cmp	r3, #21
 800b96c:	d8f6      	bhi.n	800b95c <_printf_i+0x28>
 800b96e:	a101      	add	r1, pc, #4	@ (adr r1, 800b974 <_printf_i+0x40>)
 800b970:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b974:	0800b9cd 	.word	0x0800b9cd
 800b978:	0800b9e1 	.word	0x0800b9e1
 800b97c:	0800b95d 	.word	0x0800b95d
 800b980:	0800b95d 	.word	0x0800b95d
 800b984:	0800b95d 	.word	0x0800b95d
 800b988:	0800b95d 	.word	0x0800b95d
 800b98c:	0800b9e1 	.word	0x0800b9e1
 800b990:	0800b95d 	.word	0x0800b95d
 800b994:	0800b95d 	.word	0x0800b95d
 800b998:	0800b95d 	.word	0x0800b95d
 800b99c:	0800b95d 	.word	0x0800b95d
 800b9a0:	0800badf 	.word	0x0800badf
 800b9a4:	0800ba0b 	.word	0x0800ba0b
 800b9a8:	0800ba99 	.word	0x0800ba99
 800b9ac:	0800b95d 	.word	0x0800b95d
 800b9b0:	0800b95d 	.word	0x0800b95d
 800b9b4:	0800bb01 	.word	0x0800bb01
 800b9b8:	0800b95d 	.word	0x0800b95d
 800b9bc:	0800ba0b 	.word	0x0800ba0b
 800b9c0:	0800b95d 	.word	0x0800b95d
 800b9c4:	0800b95d 	.word	0x0800b95d
 800b9c8:	0800baa1 	.word	0x0800baa1
 800b9cc:	6833      	ldr	r3, [r6, #0]
 800b9ce:	1d1a      	adds	r2, r3, #4
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	6032      	str	r2, [r6, #0]
 800b9d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b9d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b9dc:	2301      	movs	r3, #1
 800b9de:	e09c      	b.n	800bb1a <_printf_i+0x1e6>
 800b9e0:	6833      	ldr	r3, [r6, #0]
 800b9e2:	6820      	ldr	r0, [r4, #0]
 800b9e4:	1d19      	adds	r1, r3, #4
 800b9e6:	6031      	str	r1, [r6, #0]
 800b9e8:	0606      	lsls	r6, r0, #24
 800b9ea:	d501      	bpl.n	800b9f0 <_printf_i+0xbc>
 800b9ec:	681d      	ldr	r5, [r3, #0]
 800b9ee:	e003      	b.n	800b9f8 <_printf_i+0xc4>
 800b9f0:	0645      	lsls	r5, r0, #25
 800b9f2:	d5fb      	bpl.n	800b9ec <_printf_i+0xb8>
 800b9f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9f8:	2d00      	cmp	r5, #0
 800b9fa:	da03      	bge.n	800ba04 <_printf_i+0xd0>
 800b9fc:	232d      	movs	r3, #45	@ 0x2d
 800b9fe:	426d      	negs	r5, r5
 800ba00:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ba04:	4858      	ldr	r0, [pc, #352]	@ (800bb68 <_printf_i+0x234>)
 800ba06:	230a      	movs	r3, #10
 800ba08:	e011      	b.n	800ba2e <_printf_i+0xfa>
 800ba0a:	6821      	ldr	r1, [r4, #0]
 800ba0c:	6833      	ldr	r3, [r6, #0]
 800ba0e:	0608      	lsls	r0, r1, #24
 800ba10:	f853 5b04 	ldr.w	r5, [r3], #4
 800ba14:	d402      	bmi.n	800ba1c <_printf_i+0xe8>
 800ba16:	0649      	lsls	r1, r1, #25
 800ba18:	bf48      	it	mi
 800ba1a:	b2ad      	uxthmi	r5, r5
 800ba1c:	2f6f      	cmp	r7, #111	@ 0x6f
 800ba1e:	4852      	ldr	r0, [pc, #328]	@ (800bb68 <_printf_i+0x234>)
 800ba20:	6033      	str	r3, [r6, #0]
 800ba22:	bf14      	ite	ne
 800ba24:	230a      	movne	r3, #10
 800ba26:	2308      	moveq	r3, #8
 800ba28:	2100      	movs	r1, #0
 800ba2a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ba2e:	6866      	ldr	r6, [r4, #4]
 800ba30:	60a6      	str	r6, [r4, #8]
 800ba32:	2e00      	cmp	r6, #0
 800ba34:	db05      	blt.n	800ba42 <_printf_i+0x10e>
 800ba36:	6821      	ldr	r1, [r4, #0]
 800ba38:	432e      	orrs	r6, r5
 800ba3a:	f021 0104 	bic.w	r1, r1, #4
 800ba3e:	6021      	str	r1, [r4, #0]
 800ba40:	d04b      	beq.n	800bada <_printf_i+0x1a6>
 800ba42:	4616      	mov	r6, r2
 800ba44:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba48:	fb03 5711 	mls	r7, r3, r1, r5
 800ba4c:	5dc7      	ldrb	r7, [r0, r7]
 800ba4e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba52:	462f      	mov	r7, r5
 800ba54:	42bb      	cmp	r3, r7
 800ba56:	460d      	mov	r5, r1
 800ba58:	d9f4      	bls.n	800ba44 <_printf_i+0x110>
 800ba5a:	2b08      	cmp	r3, #8
 800ba5c:	d10b      	bne.n	800ba76 <_printf_i+0x142>
 800ba5e:	6823      	ldr	r3, [r4, #0]
 800ba60:	07df      	lsls	r7, r3, #31
 800ba62:	d508      	bpl.n	800ba76 <_printf_i+0x142>
 800ba64:	6923      	ldr	r3, [r4, #16]
 800ba66:	6861      	ldr	r1, [r4, #4]
 800ba68:	4299      	cmp	r1, r3
 800ba6a:	bfde      	ittt	le
 800ba6c:	2330      	movle	r3, #48	@ 0x30
 800ba6e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba72:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba76:	1b92      	subs	r2, r2, r6
 800ba78:	6122      	str	r2, [r4, #16]
 800ba7a:	f8cd a000 	str.w	sl, [sp]
 800ba7e:	464b      	mov	r3, r9
 800ba80:	aa03      	add	r2, sp, #12
 800ba82:	4621      	mov	r1, r4
 800ba84:	4640      	mov	r0, r8
 800ba86:	f7ff fee7 	bl	800b858 <_printf_common>
 800ba8a:	3001      	adds	r0, #1
 800ba8c:	d14a      	bne.n	800bb24 <_printf_i+0x1f0>
 800ba8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba92:	b004      	add	sp, #16
 800ba94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	f043 0320 	orr.w	r3, r3, #32
 800ba9e:	6023      	str	r3, [r4, #0]
 800baa0:	4832      	ldr	r0, [pc, #200]	@ (800bb6c <_printf_i+0x238>)
 800baa2:	2778      	movs	r7, #120	@ 0x78
 800baa4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800baa8:	6823      	ldr	r3, [r4, #0]
 800baaa:	6831      	ldr	r1, [r6, #0]
 800baac:	061f      	lsls	r7, r3, #24
 800baae:	f851 5b04 	ldr.w	r5, [r1], #4
 800bab2:	d402      	bmi.n	800baba <_printf_i+0x186>
 800bab4:	065f      	lsls	r7, r3, #25
 800bab6:	bf48      	it	mi
 800bab8:	b2ad      	uxthmi	r5, r5
 800baba:	6031      	str	r1, [r6, #0]
 800babc:	07d9      	lsls	r1, r3, #31
 800babe:	bf44      	itt	mi
 800bac0:	f043 0320 	orrmi.w	r3, r3, #32
 800bac4:	6023      	strmi	r3, [r4, #0]
 800bac6:	b11d      	cbz	r5, 800bad0 <_printf_i+0x19c>
 800bac8:	2310      	movs	r3, #16
 800baca:	e7ad      	b.n	800ba28 <_printf_i+0xf4>
 800bacc:	4826      	ldr	r0, [pc, #152]	@ (800bb68 <_printf_i+0x234>)
 800bace:	e7e9      	b.n	800baa4 <_printf_i+0x170>
 800bad0:	6823      	ldr	r3, [r4, #0]
 800bad2:	f023 0320 	bic.w	r3, r3, #32
 800bad6:	6023      	str	r3, [r4, #0]
 800bad8:	e7f6      	b.n	800bac8 <_printf_i+0x194>
 800bada:	4616      	mov	r6, r2
 800badc:	e7bd      	b.n	800ba5a <_printf_i+0x126>
 800bade:	6833      	ldr	r3, [r6, #0]
 800bae0:	6825      	ldr	r5, [r4, #0]
 800bae2:	6961      	ldr	r1, [r4, #20]
 800bae4:	1d18      	adds	r0, r3, #4
 800bae6:	6030      	str	r0, [r6, #0]
 800bae8:	062e      	lsls	r6, r5, #24
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	d501      	bpl.n	800baf2 <_printf_i+0x1be>
 800baee:	6019      	str	r1, [r3, #0]
 800baf0:	e002      	b.n	800baf8 <_printf_i+0x1c4>
 800baf2:	0668      	lsls	r0, r5, #25
 800baf4:	d5fb      	bpl.n	800baee <_printf_i+0x1ba>
 800baf6:	8019      	strh	r1, [r3, #0]
 800baf8:	2300      	movs	r3, #0
 800bafa:	6123      	str	r3, [r4, #16]
 800bafc:	4616      	mov	r6, r2
 800bafe:	e7bc      	b.n	800ba7a <_printf_i+0x146>
 800bb00:	6833      	ldr	r3, [r6, #0]
 800bb02:	1d1a      	adds	r2, r3, #4
 800bb04:	6032      	str	r2, [r6, #0]
 800bb06:	681e      	ldr	r6, [r3, #0]
 800bb08:	6862      	ldr	r2, [r4, #4]
 800bb0a:	2100      	movs	r1, #0
 800bb0c:	4630      	mov	r0, r6
 800bb0e:	f7f4 fb5f 	bl	80001d0 <memchr>
 800bb12:	b108      	cbz	r0, 800bb18 <_printf_i+0x1e4>
 800bb14:	1b80      	subs	r0, r0, r6
 800bb16:	6060      	str	r0, [r4, #4]
 800bb18:	6863      	ldr	r3, [r4, #4]
 800bb1a:	6123      	str	r3, [r4, #16]
 800bb1c:	2300      	movs	r3, #0
 800bb1e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bb22:	e7aa      	b.n	800ba7a <_printf_i+0x146>
 800bb24:	6923      	ldr	r3, [r4, #16]
 800bb26:	4632      	mov	r2, r6
 800bb28:	4649      	mov	r1, r9
 800bb2a:	4640      	mov	r0, r8
 800bb2c:	47d0      	blx	sl
 800bb2e:	3001      	adds	r0, #1
 800bb30:	d0ad      	beq.n	800ba8e <_printf_i+0x15a>
 800bb32:	6823      	ldr	r3, [r4, #0]
 800bb34:	079b      	lsls	r3, r3, #30
 800bb36:	d413      	bmi.n	800bb60 <_printf_i+0x22c>
 800bb38:	68e0      	ldr	r0, [r4, #12]
 800bb3a:	9b03      	ldr	r3, [sp, #12]
 800bb3c:	4298      	cmp	r0, r3
 800bb3e:	bfb8      	it	lt
 800bb40:	4618      	movlt	r0, r3
 800bb42:	e7a6      	b.n	800ba92 <_printf_i+0x15e>
 800bb44:	2301      	movs	r3, #1
 800bb46:	4632      	mov	r2, r6
 800bb48:	4649      	mov	r1, r9
 800bb4a:	4640      	mov	r0, r8
 800bb4c:	47d0      	blx	sl
 800bb4e:	3001      	adds	r0, #1
 800bb50:	d09d      	beq.n	800ba8e <_printf_i+0x15a>
 800bb52:	3501      	adds	r5, #1
 800bb54:	68e3      	ldr	r3, [r4, #12]
 800bb56:	9903      	ldr	r1, [sp, #12]
 800bb58:	1a5b      	subs	r3, r3, r1
 800bb5a:	42ab      	cmp	r3, r5
 800bb5c:	dcf2      	bgt.n	800bb44 <_printf_i+0x210>
 800bb5e:	e7eb      	b.n	800bb38 <_printf_i+0x204>
 800bb60:	2500      	movs	r5, #0
 800bb62:	f104 0619 	add.w	r6, r4, #25
 800bb66:	e7f5      	b.n	800bb54 <_printf_i+0x220>
 800bb68:	0800c2aa 	.word	0x0800c2aa
 800bb6c:	0800c2bb 	.word	0x0800c2bb

0800bb70 <__sflush_r>:
 800bb70:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bb74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb78:	0716      	lsls	r6, r2, #28
 800bb7a:	4605      	mov	r5, r0
 800bb7c:	460c      	mov	r4, r1
 800bb7e:	d454      	bmi.n	800bc2a <__sflush_r+0xba>
 800bb80:	684b      	ldr	r3, [r1, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	dc02      	bgt.n	800bb8c <__sflush_r+0x1c>
 800bb86:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	dd48      	ble.n	800bc1e <__sflush_r+0xae>
 800bb8c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bb8e:	2e00      	cmp	r6, #0
 800bb90:	d045      	beq.n	800bc1e <__sflush_r+0xae>
 800bb92:	2300      	movs	r3, #0
 800bb94:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800bb98:	682f      	ldr	r7, [r5, #0]
 800bb9a:	6a21      	ldr	r1, [r4, #32]
 800bb9c:	602b      	str	r3, [r5, #0]
 800bb9e:	d030      	beq.n	800bc02 <__sflush_r+0x92>
 800bba0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800bba2:	89a3      	ldrh	r3, [r4, #12]
 800bba4:	0759      	lsls	r1, r3, #29
 800bba6:	d505      	bpl.n	800bbb4 <__sflush_r+0x44>
 800bba8:	6863      	ldr	r3, [r4, #4]
 800bbaa:	1ad2      	subs	r2, r2, r3
 800bbac:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800bbae:	b10b      	cbz	r3, 800bbb4 <__sflush_r+0x44>
 800bbb0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800bbb2:	1ad2      	subs	r2, r2, r3
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800bbb8:	6a21      	ldr	r1, [r4, #32]
 800bbba:	4628      	mov	r0, r5
 800bbbc:	47b0      	blx	r6
 800bbbe:	1c43      	adds	r3, r0, #1
 800bbc0:	89a3      	ldrh	r3, [r4, #12]
 800bbc2:	d106      	bne.n	800bbd2 <__sflush_r+0x62>
 800bbc4:	6829      	ldr	r1, [r5, #0]
 800bbc6:	291d      	cmp	r1, #29
 800bbc8:	d82b      	bhi.n	800bc22 <__sflush_r+0xb2>
 800bbca:	4a2a      	ldr	r2, [pc, #168]	@ (800bc74 <__sflush_r+0x104>)
 800bbcc:	40ca      	lsrs	r2, r1
 800bbce:	07d6      	lsls	r6, r2, #31
 800bbd0:	d527      	bpl.n	800bc22 <__sflush_r+0xb2>
 800bbd2:	2200      	movs	r2, #0
 800bbd4:	6062      	str	r2, [r4, #4]
 800bbd6:	04d9      	lsls	r1, r3, #19
 800bbd8:	6922      	ldr	r2, [r4, #16]
 800bbda:	6022      	str	r2, [r4, #0]
 800bbdc:	d504      	bpl.n	800bbe8 <__sflush_r+0x78>
 800bbde:	1c42      	adds	r2, r0, #1
 800bbe0:	d101      	bne.n	800bbe6 <__sflush_r+0x76>
 800bbe2:	682b      	ldr	r3, [r5, #0]
 800bbe4:	b903      	cbnz	r3, 800bbe8 <__sflush_r+0x78>
 800bbe6:	6560      	str	r0, [r4, #84]	@ 0x54
 800bbe8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bbea:	602f      	str	r7, [r5, #0]
 800bbec:	b1b9      	cbz	r1, 800bc1e <__sflush_r+0xae>
 800bbee:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bbf2:	4299      	cmp	r1, r3
 800bbf4:	d002      	beq.n	800bbfc <__sflush_r+0x8c>
 800bbf6:	4628      	mov	r0, r5
 800bbf8:	f7ff fa9c 	bl	800b134 <_free_r>
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	6363      	str	r3, [r4, #52]	@ 0x34
 800bc00:	e00d      	b.n	800bc1e <__sflush_r+0xae>
 800bc02:	2301      	movs	r3, #1
 800bc04:	4628      	mov	r0, r5
 800bc06:	47b0      	blx	r6
 800bc08:	4602      	mov	r2, r0
 800bc0a:	1c50      	adds	r0, r2, #1
 800bc0c:	d1c9      	bne.n	800bba2 <__sflush_r+0x32>
 800bc0e:	682b      	ldr	r3, [r5, #0]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d0c6      	beq.n	800bba2 <__sflush_r+0x32>
 800bc14:	2b1d      	cmp	r3, #29
 800bc16:	d001      	beq.n	800bc1c <__sflush_r+0xac>
 800bc18:	2b16      	cmp	r3, #22
 800bc1a:	d11e      	bne.n	800bc5a <__sflush_r+0xea>
 800bc1c:	602f      	str	r7, [r5, #0]
 800bc1e:	2000      	movs	r0, #0
 800bc20:	e022      	b.n	800bc68 <__sflush_r+0xf8>
 800bc22:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc26:	b21b      	sxth	r3, r3
 800bc28:	e01b      	b.n	800bc62 <__sflush_r+0xf2>
 800bc2a:	690f      	ldr	r7, [r1, #16]
 800bc2c:	2f00      	cmp	r7, #0
 800bc2e:	d0f6      	beq.n	800bc1e <__sflush_r+0xae>
 800bc30:	0793      	lsls	r3, r2, #30
 800bc32:	680e      	ldr	r6, [r1, #0]
 800bc34:	bf08      	it	eq
 800bc36:	694b      	ldreq	r3, [r1, #20]
 800bc38:	600f      	str	r7, [r1, #0]
 800bc3a:	bf18      	it	ne
 800bc3c:	2300      	movne	r3, #0
 800bc3e:	eba6 0807 	sub.w	r8, r6, r7
 800bc42:	608b      	str	r3, [r1, #8]
 800bc44:	f1b8 0f00 	cmp.w	r8, #0
 800bc48:	dde9      	ble.n	800bc1e <__sflush_r+0xae>
 800bc4a:	6a21      	ldr	r1, [r4, #32]
 800bc4c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800bc4e:	4643      	mov	r3, r8
 800bc50:	463a      	mov	r2, r7
 800bc52:	4628      	mov	r0, r5
 800bc54:	47b0      	blx	r6
 800bc56:	2800      	cmp	r0, #0
 800bc58:	dc08      	bgt.n	800bc6c <__sflush_r+0xfc>
 800bc5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc62:	81a3      	strh	r3, [r4, #12]
 800bc64:	f04f 30ff 	mov.w	r0, #4294967295
 800bc68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc6c:	4407      	add	r7, r0
 800bc6e:	eba8 0800 	sub.w	r8, r8, r0
 800bc72:	e7e7      	b.n	800bc44 <__sflush_r+0xd4>
 800bc74:	20400001 	.word	0x20400001

0800bc78 <_fflush_r>:
 800bc78:	b538      	push	{r3, r4, r5, lr}
 800bc7a:	690b      	ldr	r3, [r1, #16]
 800bc7c:	4605      	mov	r5, r0
 800bc7e:	460c      	mov	r4, r1
 800bc80:	b913      	cbnz	r3, 800bc88 <_fflush_r+0x10>
 800bc82:	2500      	movs	r5, #0
 800bc84:	4628      	mov	r0, r5
 800bc86:	bd38      	pop	{r3, r4, r5, pc}
 800bc88:	b118      	cbz	r0, 800bc92 <_fflush_r+0x1a>
 800bc8a:	6a03      	ldr	r3, [r0, #32]
 800bc8c:	b90b      	cbnz	r3, 800bc92 <_fflush_r+0x1a>
 800bc8e:	f7ff f8a7 	bl	800ade0 <__sinit>
 800bc92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d0f3      	beq.n	800bc82 <_fflush_r+0xa>
 800bc9a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800bc9c:	07d0      	lsls	r0, r2, #31
 800bc9e:	d404      	bmi.n	800bcaa <_fflush_r+0x32>
 800bca0:	0599      	lsls	r1, r3, #22
 800bca2:	d402      	bmi.n	800bcaa <_fflush_r+0x32>
 800bca4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bca6:	f7ff fa34 	bl	800b112 <__retarget_lock_acquire_recursive>
 800bcaa:	4628      	mov	r0, r5
 800bcac:	4621      	mov	r1, r4
 800bcae:	f7ff ff5f 	bl	800bb70 <__sflush_r>
 800bcb2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800bcb4:	07da      	lsls	r2, r3, #31
 800bcb6:	4605      	mov	r5, r0
 800bcb8:	d4e4      	bmi.n	800bc84 <_fflush_r+0xc>
 800bcba:	89a3      	ldrh	r3, [r4, #12]
 800bcbc:	059b      	lsls	r3, r3, #22
 800bcbe:	d4e1      	bmi.n	800bc84 <_fflush_r+0xc>
 800bcc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800bcc2:	f7ff fa27 	bl	800b114 <__retarget_lock_release_recursive>
 800bcc6:	e7dd      	b.n	800bc84 <_fflush_r+0xc>

0800bcc8 <__swbuf_r>:
 800bcc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcca:	460e      	mov	r6, r1
 800bccc:	4614      	mov	r4, r2
 800bcce:	4605      	mov	r5, r0
 800bcd0:	b118      	cbz	r0, 800bcda <__swbuf_r+0x12>
 800bcd2:	6a03      	ldr	r3, [r0, #32]
 800bcd4:	b90b      	cbnz	r3, 800bcda <__swbuf_r+0x12>
 800bcd6:	f7ff f883 	bl	800ade0 <__sinit>
 800bcda:	69a3      	ldr	r3, [r4, #24]
 800bcdc:	60a3      	str	r3, [r4, #8]
 800bcde:	89a3      	ldrh	r3, [r4, #12]
 800bce0:	071a      	lsls	r2, r3, #28
 800bce2:	d501      	bpl.n	800bce8 <__swbuf_r+0x20>
 800bce4:	6923      	ldr	r3, [r4, #16]
 800bce6:	b943      	cbnz	r3, 800bcfa <__swbuf_r+0x32>
 800bce8:	4621      	mov	r1, r4
 800bcea:	4628      	mov	r0, r5
 800bcec:	f000 f82a 	bl	800bd44 <__swsetup_r>
 800bcf0:	b118      	cbz	r0, 800bcfa <__swbuf_r+0x32>
 800bcf2:	f04f 37ff 	mov.w	r7, #4294967295
 800bcf6:	4638      	mov	r0, r7
 800bcf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bcfa:	6823      	ldr	r3, [r4, #0]
 800bcfc:	6922      	ldr	r2, [r4, #16]
 800bcfe:	1a98      	subs	r0, r3, r2
 800bd00:	6963      	ldr	r3, [r4, #20]
 800bd02:	b2f6      	uxtb	r6, r6
 800bd04:	4283      	cmp	r3, r0
 800bd06:	4637      	mov	r7, r6
 800bd08:	dc05      	bgt.n	800bd16 <__swbuf_r+0x4e>
 800bd0a:	4621      	mov	r1, r4
 800bd0c:	4628      	mov	r0, r5
 800bd0e:	f7ff ffb3 	bl	800bc78 <_fflush_r>
 800bd12:	2800      	cmp	r0, #0
 800bd14:	d1ed      	bne.n	800bcf2 <__swbuf_r+0x2a>
 800bd16:	68a3      	ldr	r3, [r4, #8]
 800bd18:	3b01      	subs	r3, #1
 800bd1a:	60a3      	str	r3, [r4, #8]
 800bd1c:	6823      	ldr	r3, [r4, #0]
 800bd1e:	1c5a      	adds	r2, r3, #1
 800bd20:	6022      	str	r2, [r4, #0]
 800bd22:	701e      	strb	r6, [r3, #0]
 800bd24:	6962      	ldr	r2, [r4, #20]
 800bd26:	1c43      	adds	r3, r0, #1
 800bd28:	429a      	cmp	r2, r3
 800bd2a:	d004      	beq.n	800bd36 <__swbuf_r+0x6e>
 800bd2c:	89a3      	ldrh	r3, [r4, #12]
 800bd2e:	07db      	lsls	r3, r3, #31
 800bd30:	d5e1      	bpl.n	800bcf6 <__swbuf_r+0x2e>
 800bd32:	2e0a      	cmp	r6, #10
 800bd34:	d1df      	bne.n	800bcf6 <__swbuf_r+0x2e>
 800bd36:	4621      	mov	r1, r4
 800bd38:	4628      	mov	r0, r5
 800bd3a:	f7ff ff9d 	bl	800bc78 <_fflush_r>
 800bd3e:	2800      	cmp	r0, #0
 800bd40:	d0d9      	beq.n	800bcf6 <__swbuf_r+0x2e>
 800bd42:	e7d6      	b.n	800bcf2 <__swbuf_r+0x2a>

0800bd44 <__swsetup_r>:
 800bd44:	b538      	push	{r3, r4, r5, lr}
 800bd46:	4b29      	ldr	r3, [pc, #164]	@ (800bdec <__swsetup_r+0xa8>)
 800bd48:	4605      	mov	r5, r0
 800bd4a:	6818      	ldr	r0, [r3, #0]
 800bd4c:	460c      	mov	r4, r1
 800bd4e:	b118      	cbz	r0, 800bd58 <__swsetup_r+0x14>
 800bd50:	6a03      	ldr	r3, [r0, #32]
 800bd52:	b90b      	cbnz	r3, 800bd58 <__swsetup_r+0x14>
 800bd54:	f7ff f844 	bl	800ade0 <__sinit>
 800bd58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd5c:	0719      	lsls	r1, r3, #28
 800bd5e:	d422      	bmi.n	800bda6 <__swsetup_r+0x62>
 800bd60:	06da      	lsls	r2, r3, #27
 800bd62:	d407      	bmi.n	800bd74 <__swsetup_r+0x30>
 800bd64:	2209      	movs	r2, #9
 800bd66:	602a      	str	r2, [r5, #0]
 800bd68:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bd6c:	81a3      	strh	r3, [r4, #12]
 800bd6e:	f04f 30ff 	mov.w	r0, #4294967295
 800bd72:	e033      	b.n	800bddc <__swsetup_r+0x98>
 800bd74:	0758      	lsls	r0, r3, #29
 800bd76:	d512      	bpl.n	800bd9e <__swsetup_r+0x5a>
 800bd78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bd7a:	b141      	cbz	r1, 800bd8e <__swsetup_r+0x4a>
 800bd7c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bd80:	4299      	cmp	r1, r3
 800bd82:	d002      	beq.n	800bd8a <__swsetup_r+0x46>
 800bd84:	4628      	mov	r0, r5
 800bd86:	f7ff f9d5 	bl	800b134 <_free_r>
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	6363      	str	r3, [r4, #52]	@ 0x34
 800bd8e:	89a3      	ldrh	r3, [r4, #12]
 800bd90:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bd94:	81a3      	strh	r3, [r4, #12]
 800bd96:	2300      	movs	r3, #0
 800bd98:	6063      	str	r3, [r4, #4]
 800bd9a:	6923      	ldr	r3, [r4, #16]
 800bd9c:	6023      	str	r3, [r4, #0]
 800bd9e:	89a3      	ldrh	r3, [r4, #12]
 800bda0:	f043 0308 	orr.w	r3, r3, #8
 800bda4:	81a3      	strh	r3, [r4, #12]
 800bda6:	6923      	ldr	r3, [r4, #16]
 800bda8:	b94b      	cbnz	r3, 800bdbe <__swsetup_r+0x7a>
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bdb0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdb4:	d003      	beq.n	800bdbe <__swsetup_r+0x7a>
 800bdb6:	4621      	mov	r1, r4
 800bdb8:	4628      	mov	r0, r5
 800bdba:	f000 f897 	bl	800beec <__smakebuf_r>
 800bdbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdc2:	f013 0201 	ands.w	r2, r3, #1
 800bdc6:	d00a      	beq.n	800bdde <__swsetup_r+0x9a>
 800bdc8:	2200      	movs	r2, #0
 800bdca:	60a2      	str	r2, [r4, #8]
 800bdcc:	6962      	ldr	r2, [r4, #20]
 800bdce:	4252      	negs	r2, r2
 800bdd0:	61a2      	str	r2, [r4, #24]
 800bdd2:	6922      	ldr	r2, [r4, #16]
 800bdd4:	b942      	cbnz	r2, 800bde8 <__swsetup_r+0xa4>
 800bdd6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bdda:	d1c5      	bne.n	800bd68 <__swsetup_r+0x24>
 800bddc:	bd38      	pop	{r3, r4, r5, pc}
 800bdde:	0799      	lsls	r1, r3, #30
 800bde0:	bf58      	it	pl
 800bde2:	6962      	ldrpl	r2, [r4, #20]
 800bde4:	60a2      	str	r2, [r4, #8]
 800bde6:	e7f4      	b.n	800bdd2 <__swsetup_r+0x8e>
 800bde8:	2000      	movs	r0, #0
 800bdea:	e7f7      	b.n	800bddc <__swsetup_r+0x98>
 800bdec:	2000001c 	.word	0x2000001c

0800bdf0 <memmove>:
 800bdf0:	4288      	cmp	r0, r1
 800bdf2:	b510      	push	{r4, lr}
 800bdf4:	eb01 0402 	add.w	r4, r1, r2
 800bdf8:	d902      	bls.n	800be00 <memmove+0x10>
 800bdfa:	4284      	cmp	r4, r0
 800bdfc:	4623      	mov	r3, r4
 800bdfe:	d807      	bhi.n	800be10 <memmove+0x20>
 800be00:	1e43      	subs	r3, r0, #1
 800be02:	42a1      	cmp	r1, r4
 800be04:	d008      	beq.n	800be18 <memmove+0x28>
 800be06:	f811 2b01 	ldrb.w	r2, [r1], #1
 800be0a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800be0e:	e7f8      	b.n	800be02 <memmove+0x12>
 800be10:	4402      	add	r2, r0
 800be12:	4601      	mov	r1, r0
 800be14:	428a      	cmp	r2, r1
 800be16:	d100      	bne.n	800be1a <memmove+0x2a>
 800be18:	bd10      	pop	{r4, pc}
 800be1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800be1e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800be22:	e7f7      	b.n	800be14 <memmove+0x24>

0800be24 <_sbrk_r>:
 800be24:	b538      	push	{r3, r4, r5, lr}
 800be26:	4d06      	ldr	r5, [pc, #24]	@ (800be40 <_sbrk_r+0x1c>)
 800be28:	2300      	movs	r3, #0
 800be2a:	4604      	mov	r4, r0
 800be2c:	4608      	mov	r0, r1
 800be2e:	602b      	str	r3, [r5, #0]
 800be30:	f7f5 fee6 	bl	8001c00 <_sbrk>
 800be34:	1c43      	adds	r3, r0, #1
 800be36:	d102      	bne.n	800be3e <_sbrk_r+0x1a>
 800be38:	682b      	ldr	r3, [r5, #0]
 800be3a:	b103      	cbz	r3, 800be3e <_sbrk_r+0x1a>
 800be3c:	6023      	str	r3, [r4, #0]
 800be3e:	bd38      	pop	{r3, r4, r5, pc}
 800be40:	20003434 	.word	0x20003434

0800be44 <_realloc_r>:
 800be44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be48:	4607      	mov	r7, r0
 800be4a:	4614      	mov	r4, r2
 800be4c:	460d      	mov	r5, r1
 800be4e:	b921      	cbnz	r1, 800be5a <_realloc_r+0x16>
 800be50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800be54:	4611      	mov	r1, r2
 800be56:	f7ff b9d9 	b.w	800b20c <_malloc_r>
 800be5a:	b92a      	cbnz	r2, 800be68 <_realloc_r+0x24>
 800be5c:	f7ff f96a 	bl	800b134 <_free_r>
 800be60:	4625      	mov	r5, r4
 800be62:	4628      	mov	r0, r5
 800be64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be68:	f000 f89e 	bl	800bfa8 <_malloc_usable_size_r>
 800be6c:	4284      	cmp	r4, r0
 800be6e:	4606      	mov	r6, r0
 800be70:	d802      	bhi.n	800be78 <_realloc_r+0x34>
 800be72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800be76:	d8f4      	bhi.n	800be62 <_realloc_r+0x1e>
 800be78:	4621      	mov	r1, r4
 800be7a:	4638      	mov	r0, r7
 800be7c:	f7ff f9c6 	bl	800b20c <_malloc_r>
 800be80:	4680      	mov	r8, r0
 800be82:	b908      	cbnz	r0, 800be88 <_realloc_r+0x44>
 800be84:	4645      	mov	r5, r8
 800be86:	e7ec      	b.n	800be62 <_realloc_r+0x1e>
 800be88:	42b4      	cmp	r4, r6
 800be8a:	4622      	mov	r2, r4
 800be8c:	4629      	mov	r1, r5
 800be8e:	bf28      	it	cs
 800be90:	4632      	movcs	r2, r6
 800be92:	f7ff f940 	bl	800b116 <memcpy>
 800be96:	4629      	mov	r1, r5
 800be98:	4638      	mov	r0, r7
 800be9a:	f7ff f94b 	bl	800b134 <_free_r>
 800be9e:	e7f1      	b.n	800be84 <_realloc_r+0x40>

0800bea0 <__swhatbuf_r>:
 800bea0:	b570      	push	{r4, r5, r6, lr}
 800bea2:	460c      	mov	r4, r1
 800bea4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bea8:	2900      	cmp	r1, #0
 800beaa:	b096      	sub	sp, #88	@ 0x58
 800beac:	4615      	mov	r5, r2
 800beae:	461e      	mov	r6, r3
 800beb0:	da0d      	bge.n	800bece <__swhatbuf_r+0x2e>
 800beb2:	89a3      	ldrh	r3, [r4, #12]
 800beb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800beb8:	f04f 0100 	mov.w	r1, #0
 800bebc:	bf14      	ite	ne
 800bebe:	2340      	movne	r3, #64	@ 0x40
 800bec0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bec4:	2000      	movs	r0, #0
 800bec6:	6031      	str	r1, [r6, #0]
 800bec8:	602b      	str	r3, [r5, #0]
 800beca:	b016      	add	sp, #88	@ 0x58
 800becc:	bd70      	pop	{r4, r5, r6, pc}
 800bece:	466a      	mov	r2, sp
 800bed0:	f000 f848 	bl	800bf64 <_fstat_r>
 800bed4:	2800      	cmp	r0, #0
 800bed6:	dbec      	blt.n	800beb2 <__swhatbuf_r+0x12>
 800bed8:	9901      	ldr	r1, [sp, #4]
 800beda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bede:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bee2:	4259      	negs	r1, r3
 800bee4:	4159      	adcs	r1, r3
 800bee6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800beea:	e7eb      	b.n	800bec4 <__swhatbuf_r+0x24>

0800beec <__smakebuf_r>:
 800beec:	898b      	ldrh	r3, [r1, #12]
 800beee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bef0:	079d      	lsls	r5, r3, #30
 800bef2:	4606      	mov	r6, r0
 800bef4:	460c      	mov	r4, r1
 800bef6:	d507      	bpl.n	800bf08 <__smakebuf_r+0x1c>
 800bef8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800befc:	6023      	str	r3, [r4, #0]
 800befe:	6123      	str	r3, [r4, #16]
 800bf00:	2301      	movs	r3, #1
 800bf02:	6163      	str	r3, [r4, #20]
 800bf04:	b003      	add	sp, #12
 800bf06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf08:	ab01      	add	r3, sp, #4
 800bf0a:	466a      	mov	r2, sp
 800bf0c:	f7ff ffc8 	bl	800bea0 <__swhatbuf_r>
 800bf10:	9f00      	ldr	r7, [sp, #0]
 800bf12:	4605      	mov	r5, r0
 800bf14:	4639      	mov	r1, r7
 800bf16:	4630      	mov	r0, r6
 800bf18:	f7ff f978 	bl	800b20c <_malloc_r>
 800bf1c:	b948      	cbnz	r0, 800bf32 <__smakebuf_r+0x46>
 800bf1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf22:	059a      	lsls	r2, r3, #22
 800bf24:	d4ee      	bmi.n	800bf04 <__smakebuf_r+0x18>
 800bf26:	f023 0303 	bic.w	r3, r3, #3
 800bf2a:	f043 0302 	orr.w	r3, r3, #2
 800bf2e:	81a3      	strh	r3, [r4, #12]
 800bf30:	e7e2      	b.n	800bef8 <__smakebuf_r+0xc>
 800bf32:	89a3      	ldrh	r3, [r4, #12]
 800bf34:	6020      	str	r0, [r4, #0]
 800bf36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf3a:	81a3      	strh	r3, [r4, #12]
 800bf3c:	9b01      	ldr	r3, [sp, #4]
 800bf3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf42:	b15b      	cbz	r3, 800bf5c <__smakebuf_r+0x70>
 800bf44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf48:	4630      	mov	r0, r6
 800bf4a:	f000 f81d 	bl	800bf88 <_isatty_r>
 800bf4e:	b128      	cbz	r0, 800bf5c <__smakebuf_r+0x70>
 800bf50:	89a3      	ldrh	r3, [r4, #12]
 800bf52:	f023 0303 	bic.w	r3, r3, #3
 800bf56:	f043 0301 	orr.w	r3, r3, #1
 800bf5a:	81a3      	strh	r3, [r4, #12]
 800bf5c:	89a3      	ldrh	r3, [r4, #12]
 800bf5e:	431d      	orrs	r5, r3
 800bf60:	81a5      	strh	r5, [r4, #12]
 800bf62:	e7cf      	b.n	800bf04 <__smakebuf_r+0x18>

0800bf64 <_fstat_r>:
 800bf64:	b538      	push	{r3, r4, r5, lr}
 800bf66:	4d07      	ldr	r5, [pc, #28]	@ (800bf84 <_fstat_r+0x20>)
 800bf68:	2300      	movs	r3, #0
 800bf6a:	4604      	mov	r4, r0
 800bf6c:	4608      	mov	r0, r1
 800bf6e:	4611      	mov	r1, r2
 800bf70:	602b      	str	r3, [r5, #0]
 800bf72:	f7f5 fe1c 	bl	8001bae <_fstat>
 800bf76:	1c43      	adds	r3, r0, #1
 800bf78:	d102      	bne.n	800bf80 <_fstat_r+0x1c>
 800bf7a:	682b      	ldr	r3, [r5, #0]
 800bf7c:	b103      	cbz	r3, 800bf80 <_fstat_r+0x1c>
 800bf7e:	6023      	str	r3, [r4, #0]
 800bf80:	bd38      	pop	{r3, r4, r5, pc}
 800bf82:	bf00      	nop
 800bf84:	20003434 	.word	0x20003434

0800bf88 <_isatty_r>:
 800bf88:	b538      	push	{r3, r4, r5, lr}
 800bf8a:	4d06      	ldr	r5, [pc, #24]	@ (800bfa4 <_isatty_r+0x1c>)
 800bf8c:	2300      	movs	r3, #0
 800bf8e:	4604      	mov	r4, r0
 800bf90:	4608      	mov	r0, r1
 800bf92:	602b      	str	r3, [r5, #0]
 800bf94:	f7f5 fe1b 	bl	8001bce <_isatty>
 800bf98:	1c43      	adds	r3, r0, #1
 800bf9a:	d102      	bne.n	800bfa2 <_isatty_r+0x1a>
 800bf9c:	682b      	ldr	r3, [r5, #0]
 800bf9e:	b103      	cbz	r3, 800bfa2 <_isatty_r+0x1a>
 800bfa0:	6023      	str	r3, [r4, #0]
 800bfa2:	bd38      	pop	{r3, r4, r5, pc}
 800bfa4:	20003434 	.word	0x20003434

0800bfa8 <_malloc_usable_size_r>:
 800bfa8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bfac:	1f18      	subs	r0, r3, #4
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	bfbc      	itt	lt
 800bfb2:	580b      	ldrlt	r3, [r1, r0]
 800bfb4:	18c0      	addlt	r0, r0, r3
 800bfb6:	4770      	bx	lr

0800bfb8 <_init>:
 800bfb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfba:	bf00      	nop
 800bfbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfbe:	bc08      	pop	{r3}
 800bfc0:	469e      	mov	lr, r3
 800bfc2:	4770      	bx	lr

0800bfc4 <_fini>:
 800bfc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfc6:	bf00      	nop
 800bfc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfca:	bc08      	pop	{r3}
 800bfcc:	469e      	mov	lr, r3
 800bfce:	4770      	bx	lr
