# Projetos para Lab 4 2018.1 UFBA
- Plataforma [DE2-115](http://www.terasic.com.tw/cgi-bin/page/archive.pl?Language=English&CategoryNo=163&No=502&PartNo=1), da Altera
-  Verilog
### Problema 1 - Processador Pipeline
Entrega: 23/05/2018

### Colaboradores:
[Felipe](https://github.com/Toxad)

[Lennon Roseira]

[Rafael Ritzel Tischler](https://github.com/rrtischler)

