// Seed: 4032659212
module module_0 (
    output wire id_0,
    output wor id_1,
    output supply0 id_2
);
  wire id_4;
  wire id_5;
  id_6(
      .id_0(id_5), .id_1(1), .id_2(id_2)
  );
endmodule
module module_1 (
    output wor  id_0,
    input  wire id_1,
    input  tri0 id_2
);
  module_0(
      id_0, id_0, id_0
  );
  assign id_0 = 1 < id_0++;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic [7:0] id_11;
  id_12 :
  assert property (@(posedge 1 == 1) id_11[1])
  else $display;
endmodule
module module_3 (
    input supply1 id_0,
    input supply1 id_1
);
  tri id_3 = 1;
  assign id_3 = 1'h0;
  always @(1 == 1 or negedge id_3 < 1 or 1'b0) begin
    $display(1);
  end
  uwire id_4;
  assign id_4 = 1;
  module_2(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_4, id_3, id_3
  );
endmodule
