

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-1c1adf09f9d1bccf70ff97255c2b46b40ff0e800_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                          7.8MB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-invalidate_clean                       0 # Should directly invalidate clean pages
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwidth                  16.0GB/s # PCI-e bandwidth per direction, in GB/s.
-enable_dma                             0 # Enable direct access to CPU memory
-multiply_dma_penalty                    2 # Oversubscription Multiplicative Penalty Factor for Adaptive DMA
-migrate_threshold                      8 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     1 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
fd0e239e19bce071704461e9b41cb476  /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /root/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_nt8x1n
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gyIm03"
Running: cat _ptx_gyIm03 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_pejcZJ
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_pejcZJ --output-file  /dev/null 2> _ptx_gyIm03info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gyIm03 _ptx2_pejcZJ _ptx_gyIm03info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 184798
gpu_sim_insn = 4970238
gpu_ipc =      26.8955
gpu_tot_sim_cycle = 409484
gpu_tot_sim_insn = 4970238
gpu_tot_ipc =      12.1378
gpu_tot_issued_cta = 511
max_total_param_size = 0
gpu_stall_dramfull = 87
gpu_stall_icnt2sh    = 5713
partiton_reqs_in_parallel = 4065469
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9995
partiton_level_parallism_total  =       9.9283
partiton_reqs_in_parallel_util = 4065469
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 184798
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9995
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8336
partiton_replys_in_parallel_total    = 0
L2_BW  =       4.2756 GB/Sec
L2_BW_total  =       1.9295 GB/Sec
gpu_total_sim_rate=24727

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 90013
	L1I_total_cache_misses = 2778
	L1I_total_cache_miss_rate = 0.0309
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 57232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0313
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 55440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 87235
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2778
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 57232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 90013
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
115, 115, 114, 115, 114, 115, 114, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 115, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 92, 
gpgpu_n_tot_thrd_icount = 5237440
gpgpu_n_tot_w_icount = 163670
gpgpu_n_stall_shd_mem = 5731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8208
gpgpu_n_mem_write_global = 15
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 261481
gpgpu_n_store_insn = 15
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1831424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 845
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33925	W0_Idle:7738305	W0_Scoreboard:2430278	W1:180	W2:0	W3:0	W4:6	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163484
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65664 {8:8208,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 600 {40:15,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 328320 {40:8208,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 120 {8:15,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 83 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 7389 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 367098 
mrq_lat_table:983 	145 	158 	258 	208 	283 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1042 	2426 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1116 	29 	24 	0 	2384 	0 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3274 	3543 	1400 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0        10         0         0         2         0         0         0 
dram[1]:         0         0         0         0         0         1         0         0         0         0        11         0         0         0         0         2 
dram[2]:         0         0         1         0         0         0         0         0         0        10         0         0         0         0         0         0 
dram[3]:         0         0         1         0         0         0         0         0         0         0         0        10         0         0         0         0 
dram[4]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0        11         0         0         0         2         0         0         0 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659         0         0      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670         0      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714         0         0      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714         0         0      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670         0         0      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652         0         0      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972         0      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730         0         0      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672         0      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735         0         0      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683         0         0    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  6.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000  3.000000  2.000000  2.000000      -nan 10.000000 10.000000  4.500000 16.000000 16.000000 16.000000 16.000000  9.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000  3.000000  3.000000      -nan      -nan 10.000000  5.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000  5.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000  6.000000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[5]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000  8.500000  8.500000 
dram[6]: 16.000000 16.000000 16.000000 16.000000  3.000000  3.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000  3.000000  2.000000      -nan      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  2.000000  2.000000  2.000000      -nan 10.000000 10.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[9]: 16.000000 16.000000  8.500000 16.000000  2.000000  2.000000      -nan      -nan 11.000000 11.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[10]: 16.000000 16.000000 16.000000 16.000000  4.000000  2.000000      -nan      -nan  6.500000 11.000000 16.000000 16.000000  9.000000 16.000000 16.000000 16.000000 
average row locality = 2084/181 = 11.513812
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16         3         3         0         0        10        11        16        16        17        16        16        16 
dram[1]:        16        16        16        16         3         4         1         0        10        10        18        16        16        16        16        17 
dram[2]:        16        16        17        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[3]:        16        16        17        16         4         3         0         0        10        10        16        17        16        16        16        16 
dram[4]:        17        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[5]:        16        16        16        16         3         3         0         0        10        10        16        16        16        16        17        17 
dram[6]:        16        16        16        16         3         3         1         0        10        10        16        16        17        16        16        16 
dram[7]:        16        16        17        16         3         2         0         0        10        10        16        16        16        16        16        16 
dram[8]:        16        16        16        16         3         2         1         0        10        10        16        16        16        16        16        16 
dram[9]:        16        16        17        16         2         2         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16        16        16        16         3         2         0         0        12        11        16        16        17        16        16        16 
total reads: 2071
min_bank_accesses = 0!
chip skew: 191/186 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21825     23414      1185      1153      1202      1160    none      none       25935     23921     31411     31468     45104     49521     38979     38966
dram[1]:      23443     23395      1171      1119      1169      8885      9089    none       25930     26005     29729     32077     49363     49476     38959     35730
dram[2]:      23415     23382      1099      1100      1258      1255    none      none       25928     26534     29428     29483     49335     49438     38862     38851
dram[3]:      23432     23388      1776      1107       802      1217    none      none       25939     25987     29441     26833     49324     49425     42670     42702
dram[4]:      22059     23396      1156      1124      1242      1183    none      none       25920     25971     29420     29464     49324     49402     40833     40830
dram[5]:      23410     23371      1156      1136      1191      1133    none      none       25917     25979     29420     29475     49268     49398     40787     40806
dram[6]:      23430     23380      1159      1141      1213      1178       170    none       25901     25970     30053     30098     42576     46207     43364     43361
dram[7]:      23434     23413      1144      1156      1135      1217    none      none       28645     28708     30075     30127     46107     46193     43349     43339
dram[8]:      18981     18983      1106      1081       731      1200      8662    none       28665     28754     30088     30126     46088     46189     43399     43378
dram[9]:      19004     18969      1082      1086      1275      1247    none      none       27488     27531     30085     30126     46079     46175     43375     43364
dram[10]:      18984     18934      1165      1136      3297      1162    none      none       24364     27509     30080     30130     41016     46287     43386     43381
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       353       354         0         0     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       352     31869     18179         0     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       359       372         0         0     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       360       362         0         0     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       352       355         0         0     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       353       352         0         0     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       352       350       341         0     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       352       353         0         0     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       362       352     17325         0     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       363       366         0         0     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       367         0         0     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342357 n_act=18 n_pre=4 n_req=192 n_rd=760 n_write=2 bw_util=0.004441
n_activity=2182 dram_eff=0.6984
bk0: 72a 342892i bk1: 64a 342893i bk2: 64a 343009i bk3: 64a 342961i bk4: 12a 343105i bk5: 12a 343103i bk6: 0a 343142i bk7: 0a 343146i bk8: 40a 343048i bk9: 44a 342946i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342881i bk14: 64a 342994i bk15: 64a 342886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0145684
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342350 n_act=20 n_pre=5 n_req=193 n_rd=764 n_write=2 bw_util=0.004465
n_activity=2195 dram_eff=0.6979
bk0: 64a 342959i bk1: 64a 342912i bk2: 64a 343000i bk3: 64a 342974i bk4: 12a 343107i bk5: 16a 343073i bk6: 4a 343115i bk7: 0a 343142i bk8: 40a 343052i bk9: 40a 342980i bk10: 72a 342887i bk11: 64a 342858i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 342997i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0124905
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2034 dram_eff=0.7394
bk0: 64a 342962i bk1: 64a 342913i bk2: 68a 342935i bk3: 64a 342966i bk4: 12a 343106i bk5: 12a 343090i bk6: 0a 343141i bk7: 0a 343143i bk8: 40a 343052i bk9: 44a 342950i bk10: 64a 342952i bk11: 64a 342860i bk12: 64a 342997i bk13: 64a 342889i bk14: 64a 343005i bk15: 64a 342914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0113831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342363 n_act=17 n_pre=3 n_req=191 n_rd=756 n_write=2 bw_util=0.004418
n_activity=2083 dram_eff=0.7278
bk0: 64a 342927i bk1: 64a 342888i bk2: 68a 342974i bk3: 64a 342969i bk4: 16a 343094i bk5: 12a 343099i bk6: 0a 343142i bk7: 0a 343143i bk8: 40a 343053i bk9: 40a 342984i bk10: 64a 342975i bk11: 68a 342820i bk12: 64a 342992i bk13: 64a 342885i bk14: 64a 342985i bk15: 64a 342905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0127236
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342365 n_act=17 n_pre=3 n_req=189 n_rd=756 n_write=0 bw_util=0.004406
n_activity=2098 dram_eff=0.7207
bk0: 68a 342916i bk1: 64a 342892i bk2: 64a 343010i bk3: 64a 342959i bk4: 12a 343107i bk5: 12a 343104i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343051i bk9: 40a 342985i bk10: 64a 342956i bk11: 64a 342853i bk12: 64a 342995i bk13: 64a 342889i bk14: 68a 342952i bk15: 68a 342862i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0126916
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342371 n_act=16 n_pre=2 n_req=188 n_rd=752 n_write=0 bw_util=0.004383
n_activity=2054 dram_eff=0.7322
bk0: 64a 342942i bk1: 64a 342893i bk2: 64a 343007i bk3: 64a 342970i bk4: 12a 343106i bk5: 12a 343108i bk6: 0a 343142i bk7: 0a 343142i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342964i bk11: 64a 342870i bk12: 64a 343005i bk13: 64a 342890i bk14: 68a 342961i bk15: 68a 342872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0118785
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342370 n_act=16 n_pre=1 n_req=190 n_rd=752 n_write=2 bw_util=0.004395
n_activity=2036 dram_eff=0.7407
bk0: 64a 342925i bk1: 64a 342877i bk2: 64a 342986i bk3: 64a 342938i bk4: 12a 343105i bk5: 12a 343105i bk6: 4a 343117i bk7: 0a 343142i bk8: 40a 343053i bk9: 40a 342988i bk10: 64a 342950i bk11: 64a 342854i bk12: 68a 342962i bk13: 64a 342887i bk14: 64a 342990i bk15: 64a 342858i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0134435
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342381 n_act=15 n_pre=1 n_req=186 n_rd=744 n_write=0 bw_util=0.004336
n_activity=1962 dram_eff=0.7584
bk0: 64a 342936i bk1: 64a 342884i bk2: 68a 342976i bk3: 64a 342942i bk4: 12a 343106i bk5: 8a 343112i bk6: 0a 343138i bk7: 0a 343139i bk8: 40a 343050i bk9: 40a 342979i bk10: 64a 342951i bk11: 64a 342856i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 342996i bk15: 64a 342898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0131753
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342378 n_act=16 n_pre=1 n_req=188 n_rd=744 n_write=2 bw_util=0.004348
n_activity=1998 dram_eff=0.7467
bk0: 64a 342927i bk1: 64a 342877i bk2: 64a 343001i bk3: 64a 342962i bk4: 12a 343071i bk5: 8a 343106i bk6: 4a 343114i bk7: 0a 343140i bk8: 40a 343050i bk9: 40a 342981i bk10: 64a 342994i bk11: 64a 342890i bk12: 64a 342996i bk13: 64a 342900i bk14: 64a 342990i bk15: 64a 342888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0128402
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342377 n_act=15 n_pre=1 n_req=187 n_rd=748 n_write=0 bw_util=0.00436
n_activity=2001 dram_eff=0.7476
bk0: 64a 342942i bk1: 64a 342890i bk2: 68a 342983i bk3: 64a 342969i bk4: 8a 343113i bk5: 8a 343105i bk6: 0a 343140i bk7: 0a 343141i bk8: 44a 343035i bk9: 44a 342967i bk10: 64a 342980i bk11: 64a 342882i bk12: 64a 343006i bk13: 64a 342898i bk14: 64a 343004i bk15: 64a 342909i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0116133
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=343141 n_nop=342364 n_act=16 n_pre=2 n_req=192 n_rd=756 n_write=3 bw_util=0.004424
n_activity=2063 dram_eff=0.7358
bk0: 64a 342944i bk1: 64a 342919i bk2: 64a 343011i bk3: 64a 342969i bk4: 12a 343102i bk5: 8a 343102i bk6: 0a 343139i bk7: 0a 343142i bk8: 48a 343000i bk9: 44a 342965i bk10: 64a 342981i bk11: 64a 342877i bk12: 68a 342961i bk13: 64a 342890i bk14: 64a 342989i bk15: 64a 342899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0125021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 402, Miss = 96, Miss_rate = 0.239, Pending_hits = 305, Reservation_fails = 0
L2_cache_bank[1]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[2]: Access = 396, Miss = 96, Miss_rate = 0.242, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[3]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 275, Reservation_fails = 0
L2_cache_bank[4]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[5]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[6]: Access = 381, Miss = 95, Miss_rate = 0.249, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[7]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[8]: Access = 401, Miss = 95, Miss_rate = 0.237, Pending_hits = 304, Reservation_fails = 0
L2_cache_bank[9]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 301, Reservation_fails = 0
L2_cache_bank[10]: Access = 373, Miss = 94, Miss_rate = 0.252, Pending_hits = 279, Reservation_fails = 0
L2_cache_bank[11]: Access = 400, Miss = 94, Miss_rate = 0.235, Pending_hits = 303, Reservation_fails = 0
L2_cache_bank[12]: Access = 374, Miss = 95, Miss_rate = 0.254, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[13]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[14]: Access = 372, Miss = 94, Miss_rate = 0.253, Pending_hits = 278, Reservation_fails = 0
L2_cache_bank[15]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 274, Reservation_fails = 0
L2_cache_bank[16]: Access = 370, Miss = 94, Miss_rate = 0.254, Pending_hits = 272, Reservation_fails = 0
L2_cache_bank[17]: Access = 368, Miss = 92, Miss_rate = 0.250, Pending_hits = 269, Reservation_fails = 0
L2_cache_bank[18]: Access = 374, Miss = 94, Miss_rate = 0.251, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[19]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 273, Reservation_fails = 0
L2_cache_bank[20]: Access = 375, Miss = 96, Miss_rate = 0.256, Pending_hits = 277, Reservation_fails = 0
L2_cache_bank[21]: Access = 372, Miss = 93, Miss_rate = 0.250, Pending_hits = 276, Reservation_fails = 0
L2_total_cache_accesses = 8336
L2_total_cache_misses = 2071
L2_total_cache_miss_rate = 0.2484
L2_total_cache_pending_hits = 6164
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6056
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2053
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 81
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8208
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 15
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=16940
icnt_total_pkts_simt_to_mem=8351
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.511
	minimum = 6
	maximum = 96
Network latency average = 15.5411
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 14.4738
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Accepted packet rate average = 0.000902179
	minimum = 0.000746765 (at node 10)
	maximum = 0.00108768 (at node 28)
Injected flit rate average = 0.00136858
	minimum = 0.000746765 (at node 10)
	maximum = 0.00239723 (at node 36)
Accepted flit rate average= 0.00136858
	minimum = 0.000995687 (at node 43)
	maximum = 0.00194808 (at node 1)
Injected packet length average = 1.51697
Accepted packet length average = 1.51697
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.511 (1 samples)
	minimum = 6 (1 samples)
	maximum = 96 (1 samples)
Network latency average = 15.5411 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 14.4738 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Accepted packet rate average = 0.000902179 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00108768 (1 samples)
Injected flit rate average = 0.00136858 (1 samples)
	minimum = 0.000746765 (1 samples)
	maximum = 0.00239723 (1 samples)
Accepted flit rate average = 0.00136858 (1 samples)
	minimum = 0.000995687 (1 samples)
	maximum = 0.00194808 (1 samples)
Injected packet size average = 1.51697 (1 samples)
Accepted packet size average = 1.51697 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 21 sec (201 sec)
gpgpu_simulation_rate = 24727 (inst/sec)
gpgpu_simulation_rate = 2037 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4197
gpu_sim_insn = 4446874
gpu_ipc =    1059.5364
gpu_tot_sim_cycle = 635831
gpu_tot_sim_insn = 9417112
gpu_tot_ipc =      14.8107
gpu_tot_issued_cta = 1022
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 92222
partiton_reqs_in_parallel_total    = 4065469
partiton_level_parallism =      21.9733
partiton_level_parallism_total  =       6.5390
partiton_reqs_in_parallel_util = 92222
partiton_reqs_in_parallel_util_total    = 4065469
gpu_sim_cycle_parition_util = 4197
gpu_tot_sim_cycle_parition_util    = 184798
partiton_level_parallism_util =      21.9733
partiton_level_parallism_util_total  =      21.9989
partiton_replys_in_parallel = 8255
partiton_replys_in_parallel_total    = 8336
L2_BW  =     186.4289 GB/Sec
L2_BW_total  =       2.4732 GB/Sec
gpu_total_sim_rate=43000

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 171793
	L1I_total_cache_misses = 5466
	L1I_total_cache_miss_rate = 0.0318
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98112
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0183
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 166327
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5466
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98112
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 171793
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
220, 220, 219, 220, 219, 220, 219, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 220, 191, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 176, 
gpgpu_n_tot_thrd_icount = 9948320
gpgpu_n_tot_w_icount = 310885
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 16379
gpgpu_n_mem_write_global = 43
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 522925
gpgpu_n_store_insn = 43
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3139584
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:51482	W0_Idle:7762351	W0_Scoreboard:2492463	W1:257	W2:0	W3:0	W4:12	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:310616
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131032 {8:16379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1720 {40:43,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 655160 {40:16379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 344 {8:43,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 32067 
averagemflatency = 3673 
max_icnt2mem_latency = 31815 
max_icnt2sh_latency = 635602 
mrq_lat_table:2437 	267 	270 	377 	299 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2585 	9046 	36 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3028 	229 	109 	3 	8388 	51 	0 	0 	0 	896 	128 	2567 	1192 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6136 	6218 	3692 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	28 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	10 	0 	0 	5 	2 	11 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[1]:         0         0         0         0         0         1         0         0        10        10        11        16        16        16        16        16 
dram[2]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[3]:         0         0         1         0         0         0         0         0        10        10        16        10        16        16        16        16 
dram[4]:         1         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[5]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[6]:         0         0         0         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[7]:         0         0         1         0         0         0         0         0        10        10        16        16        16        16        16        16 
dram[8]:         0         0         0         0         2         0         0         0        10        10        16        16        16        16        16        16 
dram[9]:         0         0         1         0         0         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:         0         0         0         0         0         0         0         0        11        11        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971       975      4581    137814     11447     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018      4580      4581    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024      4580     76138     11447     11452    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714      1019      1021      4580      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670      1021      1028      4580      4584     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652      1022      1024      4580      4584     11455     11459    164840    164843    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972       987      4580      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995      4580      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    102622    184728     65672       984      4580      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683       903       966    125355      4582     11468     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.500000 16.000000 16.000000 11.333333 16.000000 16.000000 16.000000 
dram[1]: 16.000000 16.000000 16.000000 16.000000 16.000000  8.500000 17.000000 16.000000 13.000000 13.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[3]: 16.000000 16.000000  8.500000 16.000000 17.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  8.500000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[6]: 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 11.333333 16.000000 11.000000 11.000000 
dram[7]: 16.000000 16.000000  8.500000 16.000000 16.000000 15.000000 16.000000 16.000000 13.000000 13.000000 16.000000 16.000000 16.000000 16.000000 16.000000 16.000000 
dram[8]: 16.000000 16.000000 16.000000 16.000000  8.500000 15.000000 17.000000 16.000000 13.000000 13.000000 16.000000 16.000000 12.333333 16.000000 16.000000 15.500000 
dram[9]: 16.000000 16.000000  8.500000 16.000000 15.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 16.000000 16.000000 15.500000 15.500000 
dram[10]: 16.000000 16.000000 16.000000 16.000000 17.000000 16.000000 16.000000 16.000000  9.666667 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4127/290 = 14.231034
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16        16        16        16        16        16        16        26        26        32        32        33        32        32        32 
dram[1]:        16        16        16        16        16        17        16        16        26        26        34        32        32        32        32        32 
dram[2]:        16        16        17        16        16        16        16        16        26        27        32        32        32        32        32        32 
dram[3]:        16        16        17        16        16        16        16        16        26        26        32        33        32        32        32        32 
dram[4]:        17        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[5]:        16        16        16        16        16        16        16        16        26        26        32        32        32        32        33        33 
dram[6]:        16        16        16        16        16        16        16        16        26        26        32        32        33        32        33        33 
dram[7]:        16        16        17        16        16        15        16        16        26        26        32        32        32        32        32        32 
dram[8]:        16        16        16        16        16        15        16        16        26        26        32        32        33        32        32        31 
dram[9]:        16        16        17        16        15        15        16        16        27        27        32        32        32        32        31        31 
dram[10]:        16        16        16        16        16        16        16        16        28        27        32        32        33        32        31        31 
total reads: 4110
bank skew: 34/15 = 2.27
chip skew: 375/371 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         1         0         0         1         0         0         0 
dram[1]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         1         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         1         0         0         0         0         0         4         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         1         0         0         0         1         0         0         0         1         0         0         0 
total reads: 17
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21838     23414      1185      1168      1326      1322      1350      1378     10741     11352     16359     16380     24458     25345     20130     20120
dram[1]:      23443     23395      1171      1119      1325      3168      2293      1404     10683     10719     16356     16709     25291     25325     20115     20088
dram[2]:      23415     23382      1113      1100      1435      1331      1412      1378     10717     11519     15398     15408     25277     25302     20057     20035
dram[3]:      23432     23388      1776      1107      1365      1467      1295      1419     10707     10731     15372     14816     25274     25315     21976     21980
dram[4]:      22072     23396      1156      1124      1450      1405      1427      1467     10751     10736     15371     15390     25293     25311     21682     21666
dram[5]:      23410     23371      1156      1136      1332      1405      1372      1408     10691     10726     15365     15385     25259     25309     21651     21641
dram[6]:      23430     23380      1159      1141      1313      1407      1202      1294     10674     10709     15678     15710     23119     23701     21643     21643
dram[7]:      23434     23413      1158      1156      1281      1389      1273      1253     11745     11785     15704     15721     23662     23669     22317     22307
dram[8]:      18981     18983      1106      1081      1249      1368      2282      1329     11740     11777     15697     15713     20494     23696     22321     22980
dram[9]:      19004     18969      1096      1086      1321      1330      1298      1334     11943     11910     15707     15714     23656     23689     22999     22973
dram[10]:      18984     18934      1165      1136      1848      1338      1220      1283     11601     11932     15692     15711     22308     23754     23026     23016
maximum mf latency per bank:
dram[0]:      18192     18205       356       368       412       423       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163       360       364       407     31869     18179       492     10616     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363       458       410       496       474     10607     32067     10648     10682     13306     13318     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     10612     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     18181       365       371       497       463       548       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360       411       441       480       518     10607     10623     10640     10678     13300     13310     18268     18300
dram[6]:      18170     18183       360       373       412       444       463       512     10601     10618     10644     10682     27745     13322     18274     18306
dram[7]:      18158     18197       363       367       405       413       473       437     10616     10646     10643     10679     13300     13316     18256     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     18353
dram[10]:      18175     18207       357       364     10795       430       472       489     14952     10662     10672     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4275 dram_eff=0.7027
bk0: 72a 350682i bk1: 64a 350685i bk2: 64a 350801i bk3: 64a 350754i bk4: 64a 350781i bk5: 64a 350669i bk6: 64a 350606i bk7: 64a 350522i bk8: 104a 350679i bk9: 104a 350547i bk10: 128a 350599i bk11: 128a 350442i bk12: 132a 350611i bk13: 128a 350510i bk14: 128a 350648i bk15: 128a 350506i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0206564
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349389 n_act=29 n_pre=13 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4320 dram_eff=0.6954
bk0: 64a 350748i bk1: 64a 350704i bk2: 64a 350792i bk3: 64a 350767i bk4: 64a 350779i bk5: 68a 350665i bk6: 64a 350620i bk7: 64a 350553i bk8: 104a 350660i bk9: 104a 350540i bk10: 136a 350523i bk11: 128a 350435i bk12: 128a 350650i bk13: 128a 350516i bk14: 128a 350648i bk15: 128a 350474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0194425
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4129 dram_eff=0.7246
bk0: 64a 350752i bk1: 64a 350706i bk2: 68a 350728i bk3: 64a 350760i bk4: 64a 350778i bk5: 64a 350681i bk6: 64a 350637i bk7: 64a 350553i bk8: 104a 350646i bk9: 108a 350475i bk10: 128a 350592i bk11: 128a 350464i bk12: 128a 350648i bk13: 128a 350500i bk14: 128a 350655i bk15: 128a 350517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0184822
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349397 n_act=27 n_pre=11 n_req=376 n_rd=1496 n_write=2 bw_util=0.008537
n_activity=4230 dram_eff=0.7083
bk0: 64a 350717i bk1: 64a 350680i bk2: 68a 350766i bk3: 64a 350761i bk4: 64a 350780i bk5: 64a 350730i bk6: 64a 350682i bk7: 64a 350577i bk8: 104a 350694i bk9: 104a 350518i bk10: 128a 350627i bk11: 132a 350438i bk12: 128a 350633i bk13: 128a 350497i bk14: 128a 350619i bk15: 128a 350526i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0171115
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349395 n_act=27 n_pre=11 n_req=375 n_rd=1500 n_write=0 bw_util=0.008549
n_activity=4208 dram_eff=0.7129
bk0: 68a 350705i bk1: 64a 350684i bk2: 64a 350802i bk3: 64a 350754i bk4: 64a 350775i bk5: 64a 350714i bk6: 64a 350622i bk7: 64a 350541i bk8: 104a 350621i bk9: 104a 350502i bk10: 128a 350594i bk11: 128a 350442i bk12: 128a 350646i bk13: 128a 350504i bk14: 132a 350600i bk15: 132a 350452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0191176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349401 n_act=26 n_pre=10 n_req=374 n_rd=1496 n_write=0 bw_util=0.008526
n_activity=4149 dram_eff=0.7211
bk0: 64a 350730i bk1: 64a 350684i bk2: 64a 350799i bk3: 64a 350763i bk4: 64a 350781i bk5: 64a 350682i bk6: 64a 350590i bk7: 64a 350530i bk8: 104a 350681i bk9: 104a 350546i bk10: 128a 350613i bk11: 128a 350468i bk12: 128a 350656i bk13: 128a 350501i bk14: 132a 350608i bk15: 132a 350483i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0204426
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349393 n_act=27 n_pre=11 n_req=377 n_rd=1500 n_write=2 bw_util=0.00856
n_activity=4268 dram_eff=0.7038
bk0: 64a 350711i bk1: 64a 350667i bk2: 64a 350776i bk3: 64a 350730i bk4: 64a 350778i bk5: 64a 350689i bk6: 64a 350638i bk7: 64a 350577i bk8: 104a 350688i bk9: 104a 350525i bk10: 128a 350602i bk11: 128a 350438i bk12: 132a 350610i bk13: 128a 350506i bk14: 132a 350608i bk15: 132a 350375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.01928
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349411 n_act=25 n_pre=9 n_req=372 n_rd=1488 n_write=0 bw_util=0.00848
n_activity=4041 dram_eff=0.7365
bk0: 64a 350724i bk1: 64a 350676i bk2: 68a 350768i bk3: 64a 350734i bk4: 64a 350790i bk5: 60a 350688i bk6: 64a 350605i bk7: 64a 350640i bk8: 104a 350682i bk9: 104a 350528i bk10: 128a 350600i bk11: 128a 350437i bk12: 128a 350649i bk13: 128a 350496i bk14: 128a 350645i bk15: 128a 350508i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0179778
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349407 n_act=26 n_pre=10 n_req=377 n_rd=1484 n_write=6 bw_util=0.008492
n_activity=4183 dram_eff=0.7124
bk0: 64a 350716i bk1: 64a 350668i bk2: 64a 350793i bk3: 64a 350754i bk4: 64a 350740i bk5: 60a 350668i bk6: 64a 350579i bk7: 64a 350539i bk8: 104a 350664i bk9: 104a 350540i bk10: 128a 350635i bk11: 128a 350485i bk12: 132a 350598i bk13: 128a 350515i bk14: 128a 350637i bk15: 124a 350505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0185933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349415 n_act=25 n_pre=9 n_req=371 n_rd=1484 n_write=0 bw_util=0.008457
n_activity=4093 dram_eff=0.7251
bk0: 64a 350732i bk1: 64a 350682i bk2: 68a 350775i bk3: 64a 350762i bk4: 60a 350807i bk5: 60a 350707i bk6: 64a 350615i bk7: 64a 350519i bk8: 108a 350629i bk9: 108a 350524i bk10: 128a 350628i bk11: 128a 350467i bk12: 128a 350656i bk13: 128a 350516i bk14: 124a 350662i bk15: 124a 350550i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0156953
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=350933 n_nop=349398 n_act=26 n_pre=10 n_req=377 n_rd=1496 n_write=3 bw_util=0.008543
n_activity=4230 dram_eff=0.7087
bk0: 64a 350734i bk1: 64a 350710i bk2: 64a 350804i bk3: 64a 350763i bk4: 64a 350785i bk5: 64a 350674i bk6: 64a 350599i bk7: 64a 350540i bk8: 112a 350635i bk9: 108a 350552i bk10: 128a 350631i bk11: 128a 350448i bk12: 132a 350614i bk13: 128a 350510i bk14: 124a 350635i bk15: 124a 350497i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0164932

========= L2 cache stats =========
L2_cache_bank[0]: Access = 776, Miss = 189, Miss_rate = 0.244, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 747, Miss = 186, Miss_rate = 0.249, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 769, Miss = 188, Miss_rate = 0.244, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 748, Miss = 187, Miss_rate = 0.250, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 747, Miss = 187, Miss_rate = 0.250, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 754, Miss = 187, Miss_rate = 0.248, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 745, Miss = 187, Miss_rate = 0.251, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 774, Miss = 188, Miss_rate = 0.243, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 775, Miss = 188, Miss_rate = 0.243, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 772, Miss = 187, Miss_rate = 0.242, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 746, Miss = 187, Miss_rate = 0.251, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 749, Miss = 187, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 736, Miss = 184, Miss_rate = 0.250, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 744, Miss = 186, Miss_rate = 0.250, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 740, Miss = 185, Miss_rate = 0.250, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 748, Miss = 188, Miss_rate = 0.251, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 745, Miss = 186, Miss_rate = 0.250, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 16591
L2_total_cache_misses = 4110
L2_total_cache_miss_rate = 0.2477
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 14
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16379
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 43
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=33590
icnt_total_pkts_simt_to_mem=16634
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 16.7335
	minimum = 6
	maximum = 113
Network latency average = 13.295
	minimum = 6
	maximum = 80
Slowest packet = 16689
Flit latency average = 14.2378
	minimum = 6
	maximum = 79
Slowest flit = 30257
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Accepted packet rate average = 0.039347
	minimum = 0.0326501 (at node 9)
	maximum = 0.0477836 (at node 40)
Injected flit rate average = 0.0594209
	minimum = 0.0326501 (at node 9)
	maximum = 0.105458 (at node 40)
Accepted flit rate average= 0.0594209
	minimum = 0.0438513 (at node 45)
	maximum = 0.0774547 (at node 1)
Injected packet length average = 1.51018
Accepted packet length average = 1.51018
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.1222 (2 samples)
	minimum = 6 (2 samples)
	maximum = 104.5 (2 samples)
Network latency average = 14.418 (2 samples)
	minimum = 6 (2 samples)
	maximum = 70 (2 samples)
Flit latency average = 14.3558 (2 samples)
	minimum = 6 (2 samples)
	maximum = 69.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Accepted packet rate average = 0.0201246 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0244356 (2 samples)
Injected flit rate average = 0.0303947 (2 samples)
	minimum = 0.0166985 (2 samples)
	maximum = 0.0539274 (2 samples)
Accepted flit rate average = 0.0303947 (2 samples)
	minimum = 0.0224235 (2 samples)
	maximum = 0.0397014 (2 samples)
Injected packet size average = 1.51033 (2 samples)
Accepted packet size average = 1.51033 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 39 sec (219 sec)
gpgpu_simulation_rate = 43000 (inst/sec)
gpgpu_simulation_rate = 2903 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 221982
gpu_sim_insn = 4971019
gpu_ipc =      22.3938
gpu_tot_sim_cycle = 1085035
gpu_tot_sim_insn = 14388131
gpu_tot_ipc =      13.2605
gpu_tot_issued_cta = 1533
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14384
partiton_reqs_in_parallel = 4883604
partiton_reqs_in_parallel_total    = 4157691
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.3327
partiton_reqs_in_parallel_util = 4883604
partiton_reqs_in_parallel_util_total    = 4157691
gpu_sim_cycle_parition_util = 221982
gpu_tot_sim_cycle_parition_util    = 188995
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8451
partiton_replys_in_parallel_total    = 16591
L2_BW  =       3.6085 GB/Sec
L2_BW_total  =       2.1876 GB/Sec
gpu_total_sim_rate=34503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 262234
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0209
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 155344
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0115
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 153552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 256761
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 155344
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 262234
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
358, 358, 357, 358, 357, 358, 357, 358, 358, 358, 358, 358, 358, 358, 358, 358, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 335, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 312, 457, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 
gpgpu_n_tot_thrd_icount = 15212192
gpgpu_n_tot_w_icount = 475381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 24748
gpgpu_n_mem_write_global = 118
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 784567
gpgpu_n_store_insn = 118
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4971008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:74464	W0_Idle:19530948	W0_Scoreboard:2933263	W1:1263	W2:0	W3:0	W4:18	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:474100
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 197984 {8:24748,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4720 {40:118,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 989920 {40:24748,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 944 {8:118,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 2509 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1085034 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10951 	9095 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	8049 	237 	109 	3 	11781 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	14100 	6622 	3693 	361 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	17 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	70 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21363     24071      1837      4080      1482      5978      1350      1318     11051      9858     16216     16726     24806     25681     19972     20439
dram[1]:      24152     24085      8762      1764      1461      3141      2293      1404     11597     10613     16797     17073     25630     25654     20444     20401
dram[2]:      24143     22678      1736      1764     10251      1455      1412      1378      9918     11812     15433     14839     25613     27301     20409     20386
dram[3]:      24175     21434      2452      1764      1361      1532      1240      1280     11462     10627     15745     15164     25600     25642     22309     22314
dram[4]:      21514     22955      1847      1813      1579      1543      1630      1467     11062     10635     15748     15751     25626     25627     21993     21977
dram[5]:      24126     22668      1806      1780      5672      1542      5030      1408     10602     11015     15699     15735     24110     26637     21982     21964
dram[6]:      24147     23458      9079      1792      5116      1545      1209      1127      9873     11007     15574     16068     23241     24032     21516     21948
dram[7]:      24115     22684      1851      5134      1409      1488      1273      1253     11210     12072     15586     15134     23997     23993     22619     22624
dram[8]:      19672     18518      1814      1756      1197      1451      2282      1343     11624     12072     16052     16058     20784     22618     22646     23310
dram[9]:      18599     19672      1738      1648      1222      1413      1298      1334     12281     12231     16058     16056     22586     24017     23329     24010
dram[10]:      18532     19612      1828      1787      1953      1366      5609      1283     11929     11814     17623     16054     22646     24095     23366     23351
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761515 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004054
n_activity=4795 dram_eff=0.6453
bk0: 76a 762840i bk1: 64a 762873i bk2: 64a 762990i bk3: 72a 762867i bk4: 64a 762967i bk5: 68a 762817i bk6: 64a 762793i bk7: 68a 762677i bk8: 104a 762866i bk9: 116a 762628i bk10: 132a 762750i bk11: 128a 762624i bk12: 132a 762797i bk13: 128a 762697i bk14: 132a 762805i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00961841
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761550 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4528 dram_eff=0.6714
bk0: 64a 762937i bk1: 64a 762893i bk2: 68a 762943i bk3: 64a 762954i bk4: 64a 762966i bk5: 72a 762820i bk6: 64a 762805i bk7: 64a 762740i bk8: 108a 762809i bk9: 108a 762693i bk10: 136a 762706i bk11: 128a 762621i bk12: 128a 762836i bk13: 128a 762703i bk14: 128a 762837i bk15: 128a 762663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0089881
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761532 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.004026
n_activity=4570 dram_eff=0.6722
bk0: 64a 762940i bk1: 68a 762862i bk2: 68a 762915i bk3: 64a 762949i bk4: 76a 762868i bk5: 64a 762866i bk6: 64a 762823i bk7: 64a 762740i bk8: 112a 762764i bk9: 108a 762660i bk10: 132a 762748i bk11: 132a 762614i bk12: 128a 762834i bk13: 132a 762655i bk14: 128a 762841i bk15: 128a 762705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0086736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0xc08d6080, atomic=0 1 entries : 0x7f92b8368420 :  mf: uid=463971, sid23:w63, part=3, addr=0xc08d60e0, load , size=32, unknown  status = IN_PARTITION_DRAM (1085034), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761533 n_act=35 n_pre=19 n_req=388 n_rd=1527 n_write=6 bw_util=0.004018
n_activity=4629 dram_eff=0.6623
bk0: 64a 762904i bk1: 68a 762831i bk2: 68a 762954i bk3: 64a 762951i bk4: 68a 762933i bk5: 68a 762887i bk6: 68a 762837i bk7: 67a 762728i bk8: 112a 762810i bk9: 108a 762668i bk10: 128a 762809i bk11: 132a 762624i bk12: 128a 762820i bk13: 128a 762684i bk14: 128a 762806i bk15: 128a 762713i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00796336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761552 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003984
n_activity=4468 dram_eff=0.6804
bk0: 72a 762861i bk1: 72a 762808i bk2: 64a 762986i bk3: 64a 762942i bk4: 64a 762963i bk5: 64a 762902i bk6: 68a 762778i bk7: 64a 762727i bk8: 104a 762808i bk9: 108a 762657i bk10: 128a 762779i bk11: 128a 762628i bk12: 128a 762833i bk13: 128a 762691i bk14: 132a 762787i bk15: 132a 762640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00879154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761541 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.004007
n_activity=4471 dram_eff=0.684
bk0: 64a 762917i bk1: 68a 762839i bk2: 64a 762985i bk3: 64a 762951i bk4: 68a 762918i bk5: 64a 762868i bk6: 68a 762738i bk7: 64a 762715i bk8: 108a 762836i bk9: 104a 762732i bk10: 132a 762763i bk11: 128a 762656i bk12: 132a 762807i bk13: 132a 762644i bk14: 132a 762794i bk15: 132a 762670i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00952668
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761503 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004075
n_activity=4850 dram_eff=0.6412
bk0: 64a 762900i bk1: 68a 762826i bk2: 76a 762856i bk3: 64a 762913i bk4: 68a 762916i bk5: 64a 762874i bk6: 64a 762824i bk7: 72a 762695i bk8: 112a 762805i bk9: 104a 762709i bk10: 132a 762756i bk11: 128a 762622i bk12: 136a 762766i bk13: 128a 762693i bk14: 136a 762760i bk15: 132a 762564i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00898679
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761553 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003981
n_activity=4405 dram_eff=0.6897
bk0: 64a 762911i bk1: 68a 762832i bk2: 68a 762956i bk3: 72a 762853i bk4: 64a 762975i bk5: 60a 762875i bk6: 64a 762792i bk7: 64a 762827i bk8: 108a 762831i bk9: 104a 762715i bk10: 132a 762756i bk11: 132a 762586i bk12: 128a 762835i bk13: 128a 762682i bk14: 132a 762800i bk15: 128a 762694i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00833945
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761562 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.003963
n_activity=4443 dram_eff=0.6806
bk0: 64a 762905i bk1: 68a 762825i bk2: 64a 762980i bk3: 64a 762942i bk4: 72a 762859i bk5: 60a 762853i bk6: 64a 762765i bk7: 64a 762726i bk8: 108a 762819i bk9: 104a 762725i bk10: 128a 762821i bk11: 128a 762671i bk12: 132a 762785i bk13: 132a 762665i bk14: 128a 762824i bk15: 124a 762692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0085976
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761563 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.00396
n_activity=4405 dram_eff=0.686
bk0: 68a 762888i bk1: 64a 762868i bk2: 68a 762962i bk3: 68a 762917i bk4: 68a 762922i bk5: 60a 762890i bk6: 64a 762799i bk7: 64a 762704i bk8: 108a 762815i bk9: 108a 762710i bk10: 128a 762815i bk11: 128a 762657i bk12: 132a 762808i bk13: 128a 762705i bk14: 124a 762851i bk15: 128a 762702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0072885
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=763120 n_nop=761554 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003984
n_activity=4490 dram_eff=0.6771
bk0: 68a 762889i bk1: 64a 762895i bk2: 64a 762991i bk3: 64a 762951i bk4: 64a 762975i bk5: 68a 762832i bk6: 68a 762755i bk7: 64a 762727i bk8: 112a 762823i bk9: 112a 762708i bk10: 132a 762779i bk11: 128a 762633i bk12: 132a 762799i bk13: 128a 762695i bk14: 124a 762821i bk15: 124a 762684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00760824

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1174, Miss = 192, Miss_rate = 0.164, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1130, Miss = 193, Miss_rate = 0.171, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1165, Miss = 190, Miss_rate = 0.163, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1123, Miss = 189, Miss_rate = 0.168, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1138, Miss = 193, Miss_rate = 0.170, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1129, Miss = 190, Miss_rate = 0.168, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1126, Miss = 191, Miss_rate = 0.170, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1160, Miss = 190, Miss_rate = 0.164, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1161, Miss = 190, Miss_rate = 0.164, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1134, Miss = 192, Miss_rate = 0.169, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1147, Miss = 189, Miss_rate = 0.165, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1181, Miss = 197, Miss_rate = 0.167, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1154, Miss = 190, Miss_rate = 0.165, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1133, Miss = 190, Miss_rate = 0.168, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1113, Miss = 189, Miss_rate = 0.170, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1126, Miss = 190, Miss_rate = 0.169, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1107, Miss = 186, Miss_rate = 0.168, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1122, Miss = 190, Miss_rate = 0.169, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1116, Miss = 187, Miss_rate = 0.168, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1140, Miss = 191, Miss_rate = 0.168, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1123, Miss = 188, Miss_rate = 0.167, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 25042
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1672
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8486
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 67
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 24748
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 118
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=50438
icnt_total_pkts_simt_to_mem=25160
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.4419
	minimum = 6
	maximum = 30
Network latency average = 7.42918
	minimum = 6
	maximum = 26
Slowest packet = 42240
Flit latency average = 7.08867
	minimum = 6
	maximum = 25
Slowest flit = 63700
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Accepted packet rate average = 0.000761417
	minimum = 0.000648704 (at node 1)
	maximum = 0.000914493 (at node 40)
Injected flit rate average = 0.00114307
	minimum = 0.000648704 (at node 1)
	maximum = 0.00181547 (at node 40)
Accepted flit rate average= 0.00114307
	minimum = 0.000840162 (at node 45)
	maximum = 0.00149112 (at node 0)
Injected packet length average = 1.50124
Accepted packet length average = 1.50124
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2288 (3 samples)
	minimum = 6 (3 samples)
	maximum = 79.6667 (3 samples)
Network latency average = 12.0884 (3 samples)
	minimum = 6 (3 samples)
	maximum = 55.3333 (3 samples)
Flit latency average = 11.9334 (3 samples)
	minimum = 6 (3 samples)
	maximum = 54.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Accepted packet rate average = 0.0136702 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0165953 (3 samples)
Injected flit rate average = 0.0206442 (3 samples)
	minimum = 0.0113485 (3 samples)
	maximum = 0.0365568 (3 samples)
Accepted flit rate average = 0.0206442 (3 samples)
	minimum = 0.015229 (3 samples)
	maximum = 0.0269646 (3 samples)
Injected packet size average = 1.51016 (3 samples)
Accepted packet size average = 1.51016 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 57 sec (417 sec)
gpgpu_simulation_rate = 34503 (inst/sec)
gpgpu_simulation_rate = 2602 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 3406
gpu_sim_insn = 4447144
gpu_ipc =    1305.6794
gpu_tot_sim_cycle = 1310591
gpu_tot_sim_insn = 18835275
gpu_tot_ipc =      14.3716
gpu_tot_issued_cta = 2044
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 74932
partiton_reqs_in_parallel_total    = 9041295
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.9558
partiton_reqs_in_parallel_util = 74932
partiton_reqs_in_parallel_util_total    = 9041295
gpu_sim_cycle_parition_util = 3406
gpu_tot_sim_cycle_parition_util    = 410977
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9995
partiton_replys_in_parallel = 8307
partiton_replys_in_parallel_total    = 25042
L2_BW  =     231.1717 GB/Sec
L2_BW_total  =       2.4119 GB/Sec
gpu_total_sim_rate=43600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 344149
	L1I_total_cache_misses = 5473
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196224
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194432
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 338676
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5473
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196224
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 344149
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
463, 463, 462, 463, 462, 463, 462, 463, 463, 463, 463, 463, 463, 463, 463, 463, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 440, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 396, 541, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 329, 
gpgpu_n_tot_thrd_icount = 19932576
gpgpu_n_tot_w_icount = 622893
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32919
gpgpu_n_mem_write_global = 254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1046011
gpgpu_n_store_insn = 254
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6279168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:90937	W0_Idle:19534447	W0_Scoreboard:2966224	W1:1637	W2:0	W3:0	W4:24	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:621232
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 263352 {8:32919,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10160 {40:254,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1316760 {40:32919,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2032 {8:254,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 128582 
averagemflatency = 1952 
max_icnt2mem_latency = 128341 
max_icnt2sh_latency = 1310590 
mrq_lat_table:2514 	267 	270 	410 	301 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	19249 	9104 	36 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11926 	352 	109 	3 	16096 	51 	0 	0 	0 	899 	128 	2570 	1197 	4 	14 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	20992 	7804 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	153 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	77 	21 	1 	3 	5 	3 	15 	9 	3 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16         0         0        16         0        16         0        16        10        17        16        16        16        16        16        16 
dram[1]:         0         0        16         0         0        16         0         0        16        16        11        16        16        16        16        16 
dram[2]:         0        16         1         0        16         0         0         0        16        10        16        16        16        16        16        16 
dram[3]:         0        16         1         0        17        16        16        16        16        16        16        10        16        16        16        16 
dram[4]:        16        16         0         0         0         0        16         0        10        16        16        16        16        16        16        16 
dram[5]:         0        16         0         0        16         0        16         0        16        10        16        16        16        16        16        16 
dram[6]:         0        16        16         0        16         0         0        16        16        10        16        16        16        16        16        16 
dram[7]:         0        16         1        16         0         0         0         0        16        10        16        16        16        16        16        16 
dram[8]:         0        16         0         0        15         0         0         0        16        10        16        16        16        16        16        16 
dram[9]:        16         0         1        16        15         0         0         0        11        11        16        16        16        16        16        16 
dram[10]:        16         0         0         0         0        16        16         0        11        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    147751    183498    184262    184267    184656    184659       971    198350      4581    137814    217900     11452     96084    164844    165058    165044 
dram[1]:    183502    183504    184159    184158    184672    114810     65670      1018    127965    109967    126954     11459    164840    164843    165053    101055 
dram[2]:    183501    183504    136746    184047    184709    184714      1018      1024    105242     76138    201991     89399    164840    164844    165031    165044 
dram[3]:    183492    183495    137468    184063     82115    184714     92204    220942    127933      4584     11455     80736    164840    164843    165032    165045 
dram[4]:    101913    183499    184058    184061    184663    184670    181522      1028      4580     92129     11447     11452    164840    164844    164803    164255 
dram[5]:    183501    183504    184065    184077    184646    184652    115552      1024     47801      4584     31553     11459    196814    175486    150713    160206 
dram[6]:    183490    183492    184124    184152    184653    184668     82972    110085     98670      4584     11447     11452     88762    164844    165056    165044 
dram[7]:    183495    183499    101768    184209    184694    184730       991       995     49625      4584     11455     11459    164840    164843    165038    165044 
dram[8]:    183492    183496    184108    184123    171335    184728     65672       984    198246      4584     11475     11479    164840    164844    165031    165044 
dram[9]:    183500    183504    135990    184165    184730    184735       987       990      4580      4584     11470     11473    164840    164843    165032    165044 
dram[10]:    183500    183504    184265    184269     57430    184683     96221       966    125355     89487    175851     11472     82958    164844    165038    165044 
average row accesses per activate:
dram[0]:  6.333333 16.000000 16.000000  6.666667 16.000000  9.000000 16.000000  8.500000 13.000000  6.400000 11.000000 16.000000 11.333333 16.000000 11.000000 16.000000 
dram[1]: 16.000000 16.000000  9.000000 16.000000 16.000000  6.000000 17.000000 16.000000  9.333333  9.000000  6.800000 16.000000 16.000000 16.000000 16.000000 11.000000 
dram[2]: 16.000000  8.500000  8.500000 16.000000  7.000000 16.000000 16.000000 16.000000  7.250000  9.000000 11.000000 11.333333 16.000000 11.000000 16.000000 16.000000 
dram[3]: 16.000000  9.000000  8.500000 16.000000  9.500000  8.500000  8.500000  9.000000  7.250000  9.000000 16.000000  8.500000 16.000000 16.000000 16.000000 16.000000 
dram[4]:  6.000000  6.000000 16.000000 16.000000 16.000000 16.000000  8.500000 16.000000 13.000000  9.000000 16.000000 16.000000 16.000000 16.000000 11.000000 11.000000 
dram[5]: 16.000000  8.500000 16.000000 16.000000  9.000000 16.000000  9.000000 16.000000  9.000000 13.000000 11.333333 16.000000 11.333333 11.333333 11.000000 11.000000 
dram[6]: 16.000000  8.500000  5.000000 16.000000  9.000000 16.000000 17.000000  6.333333  7.250000 13.000000 11.000000 16.000000  8.750000 16.000000  8.750000 11.000000 
dram[7]: 16.000000  8.500000  8.500000  6.333333 16.000000 15.000000 16.000000 16.000000  9.333333 13.000000 11.000000 11.333333 16.000000 16.000000 11.000000 16.000000 
dram[8]: 16.000000  8.500000 16.000000 16.000000  5.000000 15.000000 17.000000 16.000000  9.000000 13.000000 16.000000 16.000000 12.333333 11.333333 16.000000 15.500000 
dram[9]:  8.500000 16.000000  8.500000  8.500000  6.000000 15.000000 16.000000 16.000000 13.500000 13.500000 16.000000 16.000000 11.333333 16.000000 15.500000 11.000000 
dram[10]:  8.500000 16.000000 16.000000 16.000000 17.000000  8.500000  8.500000 16.000000  9.666667  9.333333 11.333333 16.000000 11.333333 16.000000 15.500000 15.500000 
average row locality = 4239/367 = 11.550408
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        19        16        16        18        16        17        16        17        26        29        33        32        33        32        33        32 
dram[1]:        16        16        17        16        16        18        16        16        27        27        34        32        32        32        32        32 
dram[2]:        16        17        17        16        19        16        16        16        28        27        33        33        32        33        32        32 
dram[3]:        16        17        17        16        17        17        17        17        28        27        32        33        32        32        32        32 
dram[4]:        18        18        16        16        16        16        17        16        26        27        32        32        32        32        33        33 
dram[5]:        16        17        16        16        17        16        17        16        27        26        33        32        33        33        33        33 
dram[6]:        16        17        19        16        17        16        16        18        28        26        33        32        34        32        34        33 
dram[7]:        16        17        17        18        16        15        16        16        27        26        33        33        32        32        33        32 
dram[8]:        16        17        16        16        18        15        16        16        27        26        32        32        33        33        32        31 
dram[9]:        17        16        17        17        17        15        16        16        27        27        32        32        33        32        31        32 
dram[10]:        17        16        16        16        16        17        17        16        28        28        33        32        33        32        31        31 
total reads: 4188
bank skew: 34/15 = 2.27
chip skew: 387/376 = 1.03
number of total write accesses:
dram[0]:         0         0         0         2         0         1         0         0         0         3         0         0         1         0         0         0 
dram[1]:         0         0         1         0         0         0         1         0         1         0         0         0         0         0         0         1 
dram[2]:         0         0         0         0         2         0         0         0         1         0         0         1         0         0         0         0 
dram[3]:         0         1         0         0         2         0         0         1         1         0         0         1         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         1         0         1         0         0         0         1         0         1         1         0         0 
dram[6]:         0         0         1         0         1         0         1         1         1         0         0         0         1         0         1         0 
dram[7]:         0         0         0         1         0         0         0         0         1         0         0         1         0         0         0         0 
dram[8]:         0         0         0         0         2         0         1         0         0         0         0         0         4         1         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         0         0         1         0         0         1 
dram[10]:         0         0         0         0         1         0         0         0         1         0         1         0         1         0         0         0 
total reads: 51
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      21375     24071      1852      4080      2047      6466      2094      1988     11508     10241     16609     17123     25146     26032     20372     20842
dram[1]:      24152     24085      8762      1778      2028      3652      2919      2025     12025     11058     17189     17480     25992     26014     20870     20796
dram[2]:      24143     22700      1736      1764     10673      1995      2123      2069     10353     12265     15833     15210     26013     27676     20809     20788
dram[3]:      24183     21434      2452      1764      1844      2088      1950      1901     11873     11057     16122     15509     26004     26036     22680     22681
dram[4]:      21534     22975      1862      1813      2126      2090      2368      2235     11495     11060     16150     16138     26007     25986     22354     22325
dram[5]:      24126     22676      1814      1780      6160      2089      5710      2127     11011     11428     16086     16139     24463     26985     22358     22321
dram[6]:      24147     23458      9102      1792      5615      2096      1898      1728     10263     11431     15950     16435     23593     24386     21868     22301
dram[7]:      24115     22698      1864      5141      1945      2062      2035      1991     11657     12529     15943     15470     24407     24381     22982     22978
dram[8]:      19672     18532      1814      1771      1658      2037      3000      2063     12109     12542     16443     16436     21270     23009     23019     23669
dram[9]:      18613     19689      1738      1662      1753      2009      2065      2083     12747     12685     16450     16432     22934     24358     23742     24392
dram[10]:      18540     19626      1828      1787      2511      1927      6360      2047     12371     12255     17981     16424     22987     24463     23771     23747
maximum mf latency per bank:
dram[0]:      18192     18205       356     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     10630     10647     10689     13300     13318     18301     20137
dram[2]:      18149     18175       369       363     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268     18283
dram[3]:      18164     18198     10825       371       479       499       491       556     31713     10627     10645     11297     13300     13310     18309     18339
dram[4]:      18159     25583       365       371       497       463      3445       526     10603     10616     10657     10691     13300     13301     18277     18308
dram[5]:      18169     18189       355       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721       373     69001       444       463       512     10601     10618     10644     10682     27745     13322     28241     18306
dram[7]:      18158     18197       363     67274       405       413       473       437     10616     10646     10643     10679     13300     13316     20756     18268
dram[8]:      18166     18213       365       366       460       441     17325       489     10633     10673     10670     10703     13300     13301     18291     18242
dram[9]:      18177     18204       352       359       402       418       440       501     10643     10643     10680     10705     13300     13316     18328     69677
dram[10]:      18175     18207       357       364     10795       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767838 n_act=37 n_pre=21 n_req=392 n_rd=1540 n_write=7 bw_util=0.004021
n_activity=4795 dram_eff=0.6453
bk0: 76a 769163i bk1: 64a 769196i bk2: 64a 769313i bk3: 72a 769190i bk4: 64a 769290i bk5: 68a 769140i bk6: 64a 769116i bk7: 68a 769000i bk8: 104a 769189i bk9: 116a 768951i bk10: 132a 769073i bk11: 128a 768947i bk12: 132a 769120i bk13: 128a 769020i bk14: 132a 769128i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00953937
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767873 n_act=33 n_pre=17 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4528 dram_eff=0.6714
bk0: 64a 769260i bk1: 64a 769216i bk2: 68a 769266i bk3: 64a 769277i bk4: 64a 769289i bk5: 72a 769143i bk6: 64a 769128i bk7: 64a 769063i bk8: 108a 769132i bk9: 108a 769016i bk10: 136a 769029i bk11: 128a 768944i bk12: 128a 769159i bk13: 128a 769026i bk14: 128a 769160i bk15: 128a 768986i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891424
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=34 n_pre=18 n_req=387 n_rd=1532 n_write=4 bw_util=0.003992
n_activity=4570 dram_eff=0.6722
bk0: 64a 769263i bk1: 68a 769185i bk2: 68a 769238i bk3: 64a 769272i bk4: 76a 769191i bk5: 64a 769189i bk6: 64a 769146i bk7: 64a 769063i bk8: 112a 769087i bk9: 108a 768983i bk10: 132a 769071i bk11: 132a 768937i bk12: 128a 769157i bk13: 132a 768978i bk14: 128a 769164i bk15: 128a 769028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00860233
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767855 n_act=35 n_pre=19 n_req=388 n_rd=1528 n_write=6 bw_util=0.003987
n_activity=4646 dram_eff=0.6604
bk0: 64a 769227i bk1: 68a 769154i bk2: 68a 769277i bk3: 64a 769274i bk4: 68a 769256i bk5: 68a 769210i bk6: 68a 769160i bk7: 68a 769049i bk8: 112a 769133i bk9: 108a 768991i bk10: 128a 769132i bk11: 132a 768947i bk12: 128a 769143i bk13: 128a 769007i bk14: 128a 769129i bk15: 128a 769036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00789792
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767875 n_act=32 n_pre=16 n_req=380 n_rd=1520 n_write=0 bw_util=0.003951
n_activity=4468 dram_eff=0.6804
bk0: 72a 769184i bk1: 72a 769131i bk2: 64a 769309i bk3: 64a 769265i bk4: 64a 769286i bk5: 64a 769225i bk6: 68a 769101i bk7: 64a 769050i bk8: 104a 769131i bk9: 108a 768980i bk10: 128a 769102i bk11: 128a 768951i bk12: 128a 769156i bk13: 128a 769014i bk14: 132a 769110i bk15: 132a 768963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00871929
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767864 n_act=33 n_pre=17 n_req=386 n_rd=1524 n_write=5 bw_util=0.003974
n_activity=4471 dram_eff=0.684
bk0: 64a 769240i bk1: 68a 769162i bk2: 64a 769308i bk3: 64a 769274i bk4: 68a 769241i bk5: 64a 769191i bk6: 68a 769061i bk7: 64a 769038i bk8: 108a 769159i bk9: 104a 769055i bk10: 132a 769086i bk11: 128a 768979i bk12: 132a 769130i bk13: 132a 768967i bk14: 132a 769117i bk15: 132a 768993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00944839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767826 n_act=39 n_pre=23 n_req=394 n_rd=1548 n_write=7 bw_util=0.004042
n_activity=4850 dram_eff=0.6412
bk0: 64a 769223i bk1: 68a 769149i bk2: 76a 769179i bk3: 64a 769236i bk4: 68a 769239i bk5: 64a 769197i bk6: 64a 769147i bk7: 72a 769018i bk8: 112a 769128i bk9: 104a 769032i bk10: 132a 769079i bk11: 128a 768945i bk12: 136a 769089i bk13: 128a 769016i bk14: 136a 769083i bk15: 132a 768887i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00891294
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767876 n_act=32 n_pre=16 n_req=382 n_rd=1516 n_write=3 bw_util=0.003948
n_activity=4405 dram_eff=0.6897
bk0: 64a 769234i bk1: 68a 769155i bk2: 68a 769279i bk3: 72a 769176i bk4: 64a 769298i bk5: 60a 769198i bk6: 64a 769115i bk7: 64a 769150i bk8: 108a 769154i bk9: 104a 769038i bk10: 132a 769079i bk11: 132a 768909i bk12: 128a 769158i bk13: 128a 769005i bk14: 132a 769123i bk15: 128a 769017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00827092
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767885 n_act=31 n_pre=15 n_req=384 n_rd=1504 n_write=8 bw_util=0.00393
n_activity=4443 dram_eff=0.6806
bk0: 64a 769228i bk1: 68a 769148i bk2: 64a 769303i bk3: 64a 769265i bk4: 72a 769182i bk5: 60a 769176i bk6: 64a 769088i bk7: 64a 769049i bk8: 108a 769142i bk9: 104a 769048i bk10: 128a 769144i bk11: 128a 768994i bk12: 132a 769108i bk13: 132a 768988i bk14: 128a 769147i bk15: 124a 769015i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00852695
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767886 n_act=31 n_pre=15 n_req=380 n_rd=1508 n_write=3 bw_util=0.003928
n_activity=4405 dram_eff=0.686
bk0: 68a 769211i bk1: 64a 769191i bk2: 68a 769285i bk3: 68a 769240i bk4: 68a 769245i bk5: 60a 769213i bk6: 64a 769122i bk7: 64a 769027i bk8: 108a 769138i bk9: 108a 769033i bk10: 128a 769138i bk11: 128a 768980i bk12: 132a 769131i bk13: 128a 769028i bk14: 124a 769174i bk15: 128a 769025i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00722861
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=769443 n_nop=767877 n_act=31 n_pre=15 n_req=383 n_rd=1516 n_write=4 bw_util=0.003951
n_activity=4490 dram_eff=0.6771
bk0: 68a 769212i bk1: 64a 769218i bk2: 64a 769314i bk3: 64a 769274i bk4: 64a 769298i bk5: 68a 769155i bk6: 68a 769078i bk7: 64a 769050i bk8: 112a 769146i bk9: 112a 769031i bk10: 132a 769102i bk11: 128a 768956i bk12: 132a 769122i bk13: 128a 769018i bk14: 124a 769144i bk15: 124a 769007i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00754572

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1549, Miss = 192, Miss_rate = 0.124, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1508, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1539, Miss = 190, Miss_rate = 0.123, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1500, Miss = 189, Miss_rate = 0.126, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1513, Miss = 193, Miss_rate = 0.128, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1506, Miss = 190, Miss_rate = 0.126, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1503, Miss = 191, Miss_rate = 0.127, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1537, Miss = 190, Miss_rate = 0.124, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1512, Miss = 192, Miss_rate = 0.127, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1523, Miss = 189, Miss_rate = 0.124, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1560, Miss = 197, Miss_rate = 0.126, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1530, Miss = 190, Miss_rate = 0.124, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1511, Miss = 190, Miss_rate = 0.126, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1489, Miss = 189, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1536, Miss = 190, Miss_rate = 0.124, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1479, Miss = 186, Miss_rate = 0.126, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1495, Miss = 190, Miss_rate = 0.127, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1490, Miss = 187, Miss_rate = 0.126, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1515, Miss = 191, Miss_rate = 0.126, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1502, Miss = 188, Miss_rate = 0.125, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 33349
L2_total_cache_misses = 4188
L2_total_cache_miss_rate = 0.1256
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 16657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4133
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 21
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32919
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 254
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=66916
icnt_total_pkts_simt_to_mem=33603
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.45793
	minimum = 6
	maximum = 66
Network latency average = 8.32888
	minimum = 6
	maximum = 50
Slowest packet = 51514
Flit latency average = 8.18603
	minimum = 6
	maximum = 49
Slowest flit = 85037
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Accepted packet rate average = 0.048793
	minimum = 0.0422907 (at node 0)
	maximum = 0.0602056 (at node 44)
Injected flit rate average = 0.0731894
	minimum = 0.0422907 (at node 0)
	maximum = 0.114684 (at node 44)
Accepted flit rate average= 0.0731894
	minimum = 0.0552129 (at node 30)
	maximum = 0.09163 (at node 11)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.5361 (4 samples)
	minimum = 6 (4 samples)
	maximum = 76.25 (4 samples)
Network latency average = 11.1485 (4 samples)
	minimum = 6 (4 samples)
	maximum = 54 (4 samples)
Flit latency average = 10.9966 (4 samples)
	minimum = 6 (4 samples)
	maximum = 53.25 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Accepted packet rate average = 0.0224509 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0274978 (4 samples)
Injected flit rate average = 0.0337805 (4 samples)
	minimum = 0.0190841 (4 samples)
	maximum = 0.0560886 (4 samples)
Accepted flit rate average = 0.0337805 (4 samples)
	minimum = 0.025225 (4 samples)
	maximum = 0.043131 (4 samples)
Injected packet size average = 1.50464 (4 samples)
Accepted packet size average = 1.50464 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 12 sec (432 sec)
gpgpu_simulation_rate = 43600 (inst/sec)
gpgpu_simulation_rate = 3033 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 760134
gpu_sim_insn = 4974794
gpu_ipc =       6.5446
gpu_tot_sim_cycle = 2297947
gpu_tot_sim_insn = 23810069
gpu_tot_ipc =      10.3615
gpu_tot_issued_cta = 2555
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14446
partiton_reqs_in_parallel = 16722948
partiton_reqs_in_parallel_total    = 9116227
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.2445
partiton_reqs_in_parallel_util = 16722948
partiton_reqs_in_parallel_util_total    = 9116227
gpu_sim_cycle_parition_util = 760134
gpu_tot_sim_cycle_parition_util    = 414383
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 9545
partiton_replys_in_parallel_total    = 33349
L2_BW  =       1.1902 GB/Sec
L2_BW_total  =       1.7693 GB/Sec
gpu_total_sim_rate=23412

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 436654
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0126
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 253456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0071
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 251664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 431167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 253456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 436654
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
601, 601, 600, 601, 600, 601, 849, 601, 601, 601, 601, 601, 601, 601, 601, 601, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 555, 465, 465, 465, 465, 465, 465, 714, 465, 465, 465, 465, 465, 465, 465, 465, 465, 633, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 421, 
gpgpu_n_tot_thrd_icount = 25324192
gpgpu_n_tot_w_icount = 791381
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 42076
gpgpu_n_mem_write_global = 628
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1308441
gpgpu_n_store_insn = 628
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8110592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:113885	W0_Idle:53607093	W0_Scoreboard:7901050	W1:6635	W2:0	W3:0	W4:30	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:784716
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 336608 {8:42076,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25120 {40:628,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1683040 {40:42076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5024 {8:628,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1658 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2292019 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	28389 	9458 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	18792 	365 	109 	3 	18725 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	29959 	7994 	3788 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	62 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	302 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26028     23302      2159      4456      1963      5985      1838      2025      9903      9087     15954     15127     25436     23433     19003     19919
dram[1]:      19113     19887      8892      1983      2058      3189      2553      1847     12277     12326     20615     15858     26320     25566     19961     18840
dram[2]:      17441     22057     10268      3258     10395      1875      1632      1793      9925     10259     14813     14272     26328     24975     19895     26688
dram[3]:      29871     14786      2925      2287     11038      3170      1640      1983     11699     14924     15452     14527     27051     30090     21650     20459
dram[4]:      16050     18501     12355      2156      2295      2150      1629      1944     10195     10894     20021     15942     23412     26311     18286     20226
dram[5]:      20937     18146      2186      2014      5485      2009      5779      1841      9510      8717     13643     14261     23420     25135     20841     22645
dram[6]:      19941     21556      9234     14873      6972      2051      4556      1507      8057     10143     16256     15333     27229     26141     21011     22029
dram[7]:      19875     19855      2085      5717      2090      1767     12084      4119     11491     11856     18307     24708     19860     22620     20300     29571
dram[8]:      19248     17150      1611      1791      1611      2006      4757      1572     12324     11875     16247     15762     21531     20408     28460     24002
dram[9]:      18206     17168      2263      2044      1833      1643      3567      2098     12558     20023     15784     16255     23246     23233     22651     26262
dram[10]:      15630     17349      1777     16580      3889      1681      4983      1768     10838     10375     17834     14103     23296     20892     22005     22632
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179109 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.001544
n_activity=6169 dram_eff=0.546
bk0: 92a 2180477i bk1: 68a 2180615i bk2: 76a 2180694i bk3: 76a 2180613i bk4: 68a 2180708i bk5: 76a 2180559i bk6: 76a 2180526i bk7: 68a 2180460i bk8: 120a 2180566i bk9: 128a 2180302i bk10: 136a 2180491i bk11: 140a 2180299i bk12: 132a 2180575i bk13: 136a 2180401i bk14: 140a 2180538i bk15: 132a 2180433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00347288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179110 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001536
n_activity=6242 dram_eff=0.5367
bk0: 80a 2180583i bk1: 76a 2180566i bk2: 72a 2180687i bk3: 76a 2180633i bk4: 68a 2180713i bk5: 84a 2180524i bk6: 72a 2180517i bk7: 68a 2180483i bk8: 108a 2180592i bk9: 132a 2180276i bk10: 152a 2180337i bk11: 140a 2180319i bk12: 128a 2180610i bk13: 132a 2180449i bk14: 132a 2180578i bk15: 136a 2180388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032615
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179055 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001581
n_activity=6522 dram_eff=0.5287
bk0: 84a 2180551i bk1: 72a 2180632i bk2: 92a 2180493i bk3: 88a 2180576i bk4: 80a 2180609i bk5: 72a 2180574i bk6: 84a 2180458i bk7: 76a 2180469i bk8: 120a 2180502i bk9: 120a 2180345i bk10: 140a 2180458i bk11: 140a 2180322i bk12: 128a 2180613i bk13: 140a 2180382i bk14: 132a 2180587i bk15: 136a 2180425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00315145
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179088 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001558
n_activity=6342 dram_eff=0.5358
bk0: 80a 2180546i bk1: 92a 2180469i bk2: 72a 2180697i bk3: 68a 2180697i bk4: 76a 2180646i bk5: 84a 2180545i bk6: 80a 2180562i bk7: 68a 2180506i bk8: 116a 2180562i bk9: 124a 2180317i bk10: 132a 2180549i bk11: 140a 2180334i bk12: 140a 2180512i bk13: 136a 2180393i bk14: 132a 2180547i bk15: 136a 2180439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00289422
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179097 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.00155
n_activity=6229 dram_eff=0.5426
bk0: 88a 2180493i bk1: 84a 2180477i bk2: 84a 2180611i bk3: 72a 2180643i bk4: 64a 2180739i bk5: 68a 2180651i bk6: 88a 2180396i bk7: 76a 2180456i bk8: 112a 2180509i bk9: 112a 2180430i bk10: 136a 2180497i bk11: 132a 2180377i bk12: 136a 2180541i bk13: 128a 2180473i bk14: 148a 2180417i bk15: 140a 2180345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00324178
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001574
n_activity=6394 dram_eff=0.5368
bk0: 72a 2180633i bk1: 84a 2180513i bk2: 84a 2180594i bk3: 76a 2180650i bk4: 76a 2180626i bk5: 68a 2180609i bk6: 68a 2180518i bk7: 76a 2180451i bk8: 120a 2180537i bk9: 128a 2180328i bk10: 148a 2180390i bk11: 144a 2180320i bk12: 136a 2180562i bk13: 140a 2180352i bk14: 140a 2180503i bk15: 132a 2180451i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00348297
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179077 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6369 dram_eff=0.5376
bk0: 80a 2180621i bk1: 72a 2180567i bk2: 80a 2180602i bk3: 68a 2180659i bk4: 80a 2180609i bk5: 72a 2180592i bk6: 80a 2180527i bk7: 80a 2180421i bk8: 136a 2180444i bk9: 116a 2180410i bk10: 132a 2180532i bk11: 136a 2180335i bk12: 140a 2180514i bk13: 136a 2180402i bk14: 140a 2180519i bk15: 144a 2180241i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00321106
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179065 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.00157
n_activity=6437 dram_eff=0.5319
bk0: 76a 2180608i bk1: 80a 2180591i bk2: 76a 2180663i bk3: 72a 2180634i bk4: 68a 2180725i bk5: 72a 2180582i bk6: 76a 2180470i bk7: 88a 2180425i bk8: 112a 2180575i bk9: 108a 2180456i bk10: 148a 2180434i bk11: 152a 2180202i bk12: 148a 2180434i bk13: 136a 2180384i bk14: 144a 2180464i bk15: 136a 2180404i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00307213
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179154 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.00152
n_activity=5769 dram_eff=0.5744
bk0: 68a 2180653i bk1: 76a 2180591i bk2: 92a 2180595i bk3: 92a 2180642i bk4: 76a 2180597i bk5: 64a 2180598i bk6: 68a 2180512i bk7: 80a 2180368i bk8: 108a 2180594i bk9: 112a 2180465i bk10: 132a 2180570i bk11: 136a 2180415i bk12: 132a 2180567i bk13: 144a 2180340i bk14: 136a 2180531i bk15: 124a 2180469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00308267
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179202 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001477
n_activity=5499 dram_eff=0.5859
bk0: 72a 2180656i bk1: 72a 2180576i bk2: 72a 2180710i bk3: 76a 2180683i bk4: 72a 2180672i bk5: 72a 2180564i bk6: 76a 2180480i bk7: 64a 2180477i bk8: 112a 2180561i bk9: 116a 2180426i bk10: 132a 2180554i bk11: 132a 2180404i bk12: 132a 2180588i bk13: 132a 2180450i bk14: 128a 2180594i bk15: 140a 2180374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261635
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2180899 n_nop=2179074 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001565
n_activity=6470 dram_eff=0.5277
bk0: 88a 2180582i bk1: 76a 2180604i bk2: 80a 2180626i bk3: 72a 2180665i bk4: 72a 2180682i bk5: 80a 2180534i bk6: 80a 2180447i bk7: 72a 2180438i bk8: 128a 2180471i bk9: 128a 2180348i bk10: 136a 2180523i bk11: 140a 2180300i bk12: 132a 2180578i bk13: 140a 2180362i bk14: 132a 2180530i bk15: 128a 2180422i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00281123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1967, Miss = 210, Miss_rate = 0.107, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 1934, Miss = 206, Miss_rate = 0.107, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 1966, Miss = 203, Miss_rate = 0.103, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 1935, Miss = 211, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 1968, Miss = 215, Miss_rate = 0.109, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 1942, Miss = 211, Miss_rate = 0.109, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 1925, Miss = 207, Miss_rate = 0.108, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 1947, Miss = 212, Miss_rate = 0.109, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 1978, Miss = 214, Miss_rate = 0.108, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 1936, Miss = 203, Miss_rate = 0.105, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 1972, Miss = 211, Miss_rate = 0.107, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 1952, Miss = 212, Miss_rate = 0.109, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 1995, Miss = 217, Miss_rate = 0.109, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 1953, Miss = 206, Miss_rate = 0.105, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 1992, Miss = 212, Miss_rate = 0.106, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 1966, Miss = 211, Miss_rate = 0.107, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 1958, Miss = 203, Miss_rate = 0.104, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 1895, Miss = 207, Miss_rate = 0.109, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 1909, Miss = 199, Miss_rate = 0.104, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 1898, Miss = 201, Miss_rate = 0.106, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 1961, Miss = 212, Miss_rate = 0.108, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 1945, Miss = 209, Miss_rate = 0.107, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 42894
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.1071
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25578
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 409
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 42076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 628
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=85674
icnt_total_pkts_simt_to_mem=43522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.11414
	minimum = 6
	maximum = 29
Network latency average = 7.11016
	minimum = 6
	maximum = 29
Slowest packet = 81016
Flit latency average = 6.70876
	minimum = 6
	maximum = 28
Slowest flit = 121795
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Accepted packet rate average = 0.00025114
	minimum = 0.000189441 (at node 18)
	maximum = 0.000316392 (at node 42)
Injected flit rate average = 0.000377263
	minimum = 0.000189441 (at node 18)
	maximum = 0.000620944 (at node 42)
Accepted flit rate average= 0.000377263
	minimum = 0.000274952 (at node 37)
	maximum = 0.000542668 (at node 21)
Injected packet length average = 1.5022
Accepted packet length average = 1.5022
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2517 (5 samples)
	minimum = 6 (5 samples)
	maximum = 66.8 (5 samples)
Network latency average = 10.3409 (5 samples)
	minimum = 6 (5 samples)
	maximum = 49 (5 samples)
Flit latency average = 10.139 (5 samples)
	minimum = 6 (5 samples)
	maximum = 48.2 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Accepted packet rate average = 0.0180109 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0220615 (5 samples)
Injected flit rate average = 0.0270998 (5 samples)
	minimum = 0.0153052 (5 samples)
	maximum = 0.0449951 (5 samples)
Accepted flit rate average = 0.0270998 (5 samples)
	minimum = 0.020235 (5 samples)
	maximum = 0.0346133 (5 samples)
Injected packet size average = 1.50463 (5 samples)
Accepted packet size average = 1.50463 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 57 sec (1017 sec)
gpgpu_simulation_rate = 23412 (inst/sec)
gpgpu_simulation_rate = 2259 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 3545
gpu_sim_insn = 4448504
gpu_ipc =    1254.8672
gpu_tot_sim_cycle = 2523642
gpu_tot_sim_insn = 28258573
gpu_tot_ipc =      11.1975
gpu_tot_issued_cta = 3066
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 77990
partiton_reqs_in_parallel_total    = 25839175
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.2697
partiton_reqs_in_parallel_util = 77990
partiton_reqs_in_parallel_util_total    = 25839175
gpu_sim_cycle_parition_util = 3545
gpu_tot_sim_cycle_parition_util    = 1174517
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 8843
partiton_replys_in_parallel_total    = 42894
L2_BW  =     236.4386 GB/Sec
L2_BW_total  =       1.9432 GB/Sec
gpu_total_sim_rate=27382

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 519239
	L1I_total_cache_misses = 5487
	L1I_total_cache_miss_rate = 0.0106
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 294336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 292544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 513752
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5487
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 294336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 519239
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
685, 685, 684, 685, 684, 685, 933, 700, 685, 685, 715, 685, 685, 685, 685, 700, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 660, 549, 549, 549, 549, 549, 549, 798, 549, 549, 564, 549, 549, 549, 549, 549, 549, 717, 505, 505, 505, 505, 505, 520, 520, 505, 505, 505, 505, 505, 505, 505, 505, 
gpgpu_n_tot_thrd_icount = 30091744
gpgpu_n_tot_w_icount = 940367
gpgpu_n_stall_shd_mem = 5738
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50247
gpgpu_n_mem_write_global = 1300
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1569885
gpgpu_n_store_insn = 1308
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 9418752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:130543	W0_Idle:53614009	W0_Scoreboard:7936875	W1:8461	W2:22	W3:0	W4:36	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:931848
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 401976 {8:50247,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 52000 {40:1300,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2009880 {40:50247,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10400 {8:1300,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 258751 
averagemflatency = 1404 
max_icnt2mem_latency = 258498 
max_icnt2sh_latency = 2523641 
mrq_lat_table:2933 	267 	270 	562 	302 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	37230 	9460 	36 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24005 	453 	109 	3 	22267 	51 	0 	0 	0 	899 	129 	2571 	1205 	6 	17 	22 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	37080 	8973 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	734 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	309 	64 	1 	3 	6 	4 	15 	13 	7 	11 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16         0        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16         0        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    184656    184659    468563    198350    278201    431495    332834    513748     96084    272911    382917    291049 
dram[1]:    462666    282763    299030    430418    202531    263728    219296      4511    127965    181665    246719    496733    164840    164843    212028    746041 
dram[2]:    428347    183504    260748    336633    184709    184714    266664    216360    105242    275627    201991    201344    164840    466819    485654    747175 
dram[3]:    264056    248262    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    172398    306908    271712    301586    184663    184670    181522    293141    349571     92129    289887    446124    381675    164844    252585    215109 
dram[5]:    237690    203007    376647    458191    358050    336072    115552    387904    402845    267494    184045    216411    196814    265856    471366    160206 
dram[6]:    183490    307636    308929    184152    268224    329934    301590    233602    254644    387833     11447    251938    421221    363717    165056    289203 
dram[7]:    477618    183499    206112    184209    184694    285261    464461    251619    483280    579749    285909    265307    476070    434990    234259    287778 
dram[8]:    183492    183496    211781    184123    171335    267354     65672    217263    198246    579987    584718    248614    164840    250109    278163    165044 
dram[9]:    183500    210163    135990    184165    335491    471074    291452       990    516484    496384     11470    503333    164840    496868    493711    210553 
dram[10]:    443420    183504    249074    222505    416755    184683    246211    289556    276797    290418    175851    281505     82958    281056    473219    548809 
average row accesses per activate:
dram[0]:  3.571429  8.500000  6.333333  5.250000  9.000000  6.666667  9.500000  8.500000  7.750000  4.625000  8.750000  7.400000 11.333333  9.000000  9.000000 11.333333 
dram[1]:  4.200000  5.000000  6.333333  5.000000  8.500000  4.400000  6.666667  9.000000  9.333333  3.888889  4.555555  9.000000 16.000000 11.000000 11.333333  9.250000 
dram[2]:  3.833333  9.000000  3.125000  4.600000  5.500000  6.333333  4.600000  9.500000  6.200000  6.600000  7.200000  7.400000 16.000000  9.250000 11.333333  8.500000 
dram[3]:  4.400000  5.400000  6.000000  8.500000  5.250000  4.600000  7.000000  9.000000  6.000000  4.571429 11.333333  6.166667  9.250000  8.750000 11.333333 12.000000 
dram[4]:  3.571429  3.833333  4.600000  6.333333 16.000000  8.500000  4.333333  9.500000  7.500000  9.333333  8.500000 11.000000  9.000000 16.000000  5.857143  7.400000 
dram[5]:  6.333333  4.400000  3.833333  6.666667  5.250000  9.000000  9.000000  9.500000  6.400000  5.000000  5.857143  7.400000 12.000000  7.400000  7.200000 11.000000 
dram[6]: 10.000000  6.333333  4.200000  8.500000  5.750000  6.000000  7.000000  5.750000  5.428571  7.500000 11.000000  8.750000  7.200000  8.750000  9.250000  6.166667 
dram[7]:  6.666667 10.000000  5.250000  6.333333  8.500000  6.333333  5.250000  4.166667  7.250000  9.333333  6.166667  5.000000  5.714286  8.750000  6.333333  8.500000 
dram[8]:  8.500000  9.500000  5.200000 11.500000  4.400000  8.000000  9.000000  4.400000  9.000000  9.333333 11.000000 11.333333 12.333333  6.500000  8.750000 15.500000 
dram[9]:  9.000000  6.333333  6.000000  9.500000  4.750000  5.000000  4.750000 16.000000  9.333333  7.250000 11.333333 11.000000 11.333333 11.333333 11.000000  6.333333 
dram[10]:  5.500000  6.333333  4.600000  6.000000  6.666667  5.250000  5.500000  6.333333  4.857143  4.857143  8.750000  7.600000 11.333333  7.600000  8.500000 11.000000 
average row locality = 4811/690 = 6.972464
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        23        17        19        19        17        19        19        17        30        32        34        35        33        34        35        33 
dram[1]:        20        19        18        19        17        21        18        17        27        33        38        35        32        33        33        34 
dram[2]:        21        18        23        22        20        18        21        19        30        30        35        35        32        35        33        34 
dram[3]:        20        23        18        17        19        21        20        17        29        31        33        35        35        34        33        34 
dram[4]:        22        21        21        18        16        17        22        19        28        28        34        33        34        32        37        35 
dram[5]:        18        21        21        19        19        17        17        19        30        32        37        36        34        35        35        33 
dram[6]:        20        18        20        17        20        18        20        20        34        29        33        34        35        34        35        36 
dram[7]:        19        20        19        18        17        18        19        22        28        27        37        38        37        34        36        34 
dram[8]:        17        19        23        23        19        16        17        20        27        28        33        34        33        36        34        31 
dram[9]:        18        18        18        19        18        18        19        16        28        29        33        33        33        33        32        35 
dram[10]:        22        19        20        18        18        20        20        18        32        32        34        35        33        35        33        32 
total reads: 4592
bank skew: 38/16 = 2.38
chip skew: 426/400 = 1.07
number of total write accesses:
dram[0]:         2         0         0         2         1         1         0         0         1         5         1         2         1         2         1         1 
dram[1]:         1         1         1         1         0         1         2         1         1         2         3         1         0         0         1         3 
dram[2]:         2         0         2         1         2         1         2         0         1         3         1         2         0         2         1         0 
dram[3]:         2         4         0         0         2         2         1         1         1         1         1         2         2         1         1         2 
dram[4]:         3         2         2         1         0         0         4         0         2         0         0         0         2         0         4         2 
dram[5]:         1         1         2         1         2         1         1         0         2         3         4         1         2         2         1         0 
dram[6]:         0         1         1         0         3         0         1         3         4         1         0         1         1         1         2         1 
dram[7]:         1         0         2         1         0         1         2         3         1         1         0         2         3         1         2         0 
dram[8]:         0         0         3         0         3         0         1         2         0         0         0         0         4         3         1         0 
dram[9]:         0         1         0         0         1         2         0         0         0         0         1         0         1         1         1         3 
dram[10]:         0         0         3         0         2         1         2         1         2         2         1         3         1         3         1         1 
total reads: 219
min_bank_accesses = 0!
chip skew: 24/11 = 2.18
average mf latency per bank:
dram[0]:      26049     23323      2192      4467      2440      6440      2430      2650     10296      9405     16293     15451     25786     23765     19306     20253
dram[1]:      19147     19929      8905      2007      2568      3595      3134      2463     12722     12689     20914     16210     26707     25937     20302     19144
dram[2]:      17451     22083     10296      3295     10770      2320      2156      2406     10320     10593     15167     14599     26690     25284     20240     27037
dram[3]:      29892     14836      2951      2336     11442      3533      2201      2577     12097     15292     15785     14842     27370     30432     22035     20822
dram[4]:      16078     18513     12392      2193      2811      2653      2076      2549     10591     11299     20347     16273     23740     26685     18614     20583
dram[5]:      20961     18162      2212      2043      5915      2469      6453      2471      9873      9054     13917     14566     23749     25449     21168     22999
dram[6]:      19989     21568      9252     14902      7331      2521      5168      2018      8388     10569     16577     15651     27565     26465     21325     22342
dram[7]:      19899     19891      2085      5724      2594      2237     12660      4603     11926     12287     18596     24982     20151     22958     20658     29964
dram[8]:      19256     17174      1649      1864      1996      2544      5415      2120     12787     12313     16583     16083     22428     20695     28810     24375
dram[9]:      18254     17180      2276      2076      2302      2067      4170      2774     12988     20436     16132     16622     23564     23538     22986     26536
dram[10]:      15672     17381      1787     16619      4337      2129      5485      2330     11174     10700     18174     14404     23646     21193     22318     22944
maximum mf latency per bank:
dram[0]:     230680     18205       358     52123       412     84262       502       490     10608     27397     10680     10723     21279     13337     18334     18365
dram[1]:      18152     18163    128582       364       407     31869     18179       492     39113     90833    248804     10689     13300     13318     18301     20137
dram[2]:      18149     18175    213550     32738     98251       410       496       474     10607     32067     10648     10682     13306     79960     18268    230279
dram[3]:     257915     18198     10825       371    193082     32575       491       556     31713    171042     10645     11297    157904    208804     18309     18339
dram[4]:      18159     25583    240381       371       497       463      3445       526     10603     10616    151099     10691     13300     13301     18277     18308
dram[5]:      18169     18189      6771       360     78590       441     68354       518     10607     10623     30159     10678     13300     85125     18268     18300
dram[6]:      18170     18183     77721    213540     69001       444     61562       512     10601     10618     10644     10682    143804    124249     28241     66251
dram[7]:      18158     18197       363     67274       405       413    219375     32761     10616     10646    137045    248157     13300     13316     20756    257910
dram[8]:      18166     18213       365       366       460       441     32701       489     10633     10673     10670     10703     13300     13301    248288     18242
dram[9]:      18177     18204       359       359       402       418     32618       501     10643    230458     10680     10705     13300     13316     18328    180433
dram[10]:      18175     18207       359    258751     32574       430     75319       489     14952     10662     85985     10706     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185690 n_act=61 n_pre=45 n_req=436 n_rd=1664 n_write=20 bw_util=0.00154
n_activity=6169 dram_eff=0.546
bk0: 92a 2187058i bk1: 68a 2187196i bk2: 76a 2187275i bk3: 76a 2187194i bk4: 68a 2187289i bk5: 76a 2187140i bk6: 76a 2187107i bk7: 68a 2187041i bk8: 120a 2187147i bk9: 128a 2186883i bk10: 136a 2187072i bk11: 140a 2186880i bk12: 132a 2187156i bk13: 136a 2186982i bk14: 140a 2187119i bk15: 132a 2187014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00346243
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185691 n_act=65 n_pre=49 n_req=433 n_rd=1656 n_write=19 bw_util=0.001531
n_activity=6242 dram_eff=0.5367
bk0: 80a 2187164i bk1: 76a 2187147i bk2: 72a 2187268i bk3: 76a 2187214i bk4: 68a 2187294i bk5: 84a 2187105i bk6: 72a 2187098i bk7: 68a 2187064i bk8: 108a 2187173i bk9: 132a 2186857i bk10: 152a 2186918i bk11: 140a 2186900i bk12: 128a 2187191i bk13: 132a 2187030i bk14: 132a 2187159i bk15: 136a 2186969i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00325169
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185636 n_act=68 n_pre=52 n_req=446 n_rd=1704 n_write=20 bw_util=0.001576
n_activity=6522 dram_eff=0.5287
bk0: 84a 2187132i bk1: 72a 2187213i bk2: 92a 2187074i bk3: 88a 2187157i bk4: 80a 2187190i bk5: 72a 2187155i bk6: 84a 2187039i bk7: 76a 2187050i bk8: 120a 2187083i bk9: 120a 2186926i bk10: 140a 2187039i bk11: 140a 2186903i bk12: 128a 2187194i bk13: 140a 2186963i bk14: 132a 2187168i bk15: 136a 2187006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00314197
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185669 n_act=64 n_pre=48 n_req=442 n_rd=1676 n_write=23 bw_util=0.001553
n_activity=6342 dram_eff=0.5358
bk0: 80a 2187127i bk1: 92a 2187050i bk2: 72a 2187278i bk3: 68a 2187278i bk4: 76a 2187227i bk5: 84a 2187126i bk6: 80a 2187143i bk7: 68a 2187087i bk8: 116a 2187143i bk9: 124a 2186898i bk10: 132a 2187130i bk11: 140a 2186915i bk12: 140a 2187093i bk13: 136a 2186974i bk14: 132a 2187128i bk15: 136a 2187020i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00288551
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185678 n_act=64 n_pre=48 n_req=439 n_rd=1668 n_write=22 bw_util=0.001545
n_activity=6229 dram_eff=0.5426
bk0: 88a 2187074i bk1: 84a 2187058i bk2: 84a 2187192i bk3: 72a 2187224i bk4: 64a 2187320i bk5: 68a 2187232i bk6: 88a 2186977i bk7: 76a 2187037i bk8: 112a 2187090i bk9: 112a 2187011i bk10: 136a 2187078i bk11: 132a 2186958i bk12: 136a 2187122i bk13: 128a 2187054i bk14: 148a 2186998i bk15: 140a 2186926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00323203
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=67 n_pre=51 n_req=447 n_rd=1692 n_write=24 bw_util=0.001569
n_activity=6394 dram_eff=0.5368
bk0: 72a 2187214i bk1: 84a 2187094i bk2: 84a 2187175i bk3: 76a 2187231i bk4: 76a 2187207i bk5: 68a 2187190i bk6: 68a 2187099i bk7: 76a 2187032i bk8: 120a 2187118i bk9: 128a 2186909i bk10: 148a 2186971i bk11: 144a 2186901i bk12: 136a 2187143i bk13: 140a 2186933i bk14: 140a 2187084i bk15: 132a 2187032i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00347249
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185658 n_act=63 n_pre=47 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6369 dram_eff=0.5376
bk0: 80a 2187202i bk1: 72a 2187148i bk2: 80a 2187183i bk3: 68a 2187240i bk4: 80a 2187190i bk5: 72a 2187173i bk6: 80a 2187108i bk7: 80a 2187002i bk8: 136a 2187025i bk9: 116a 2186991i bk10: 132a 2187113i bk11: 136a 2186916i bk12: 140a 2187095i bk13: 136a 2186983i bk14: 140a 2187100i bk15: 144a 2186822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0032014
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185646 n_act=69 n_pre=53 n_req=443 n_rd=1692 n_write=20 bw_util=0.001565
n_activity=6437 dram_eff=0.5319
bk0: 76a 2187189i bk1: 80a 2187172i bk2: 76a 2187244i bk3: 72a 2187215i bk4: 68a 2187306i bk5: 72a 2187163i bk6: 76a 2187051i bk7: 88a 2187006i bk8: 112a 2187156i bk9: 108a 2187037i bk10: 148a 2187015i bk11: 152a 2186783i bk12: 148a 2187015i bk13: 136a 2186965i bk14: 144a 2187045i bk15: 136a 2186985i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00306289
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185735 n_act=52 n_pre=36 n_req=427 n_rd=1640 n_write=17 bw_util=0.001515
n_activity=5769 dram_eff=0.5744
bk0: 68a 2187234i bk1: 76a 2187172i bk2: 92a 2187176i bk3: 92a 2187223i bk4: 76a 2187178i bk5: 64a 2187179i bk6: 68a 2187093i bk7: 80a 2186949i bk8: 108a 2187175i bk9: 112a 2187046i bk10: 132a 2187151i bk11: 136a 2186996i bk12: 132a 2187148i bk13: 144a 2186921i bk14: 136a 2187112i bk15: 124a 2187050i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0030734
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185783 n_act=51 n_pre=35 n_req=411 n_rd=1600 n_write=11 bw_util=0.001473
n_activity=5499 dram_eff=0.5859
bk0: 72a 2187237i bk1: 72a 2187157i bk2: 72a 2187291i bk3: 76a 2187264i bk4: 72a 2187253i bk5: 72a 2187145i bk6: 76a 2187061i bk7: 64a 2187058i bk8: 112a 2187142i bk9: 116a 2187007i bk10: 132a 2187135i bk11: 132a 2186985i bk12: 132a 2187169i bk13: 132a 2187031i bk14: 128a 2187175i bk15: 140a 2186955i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00260848
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2187480 n_nop=2185655 n_act=67 n_pre=51 n_req=444 n_rd=1684 n_write=23 bw_util=0.001561
n_activity=6470 dram_eff=0.5277
bk0: 88a 2187163i bk1: 76a 2187185i bk2: 80a 2187207i bk3: 72a 2187246i bk4: 72a 2187263i bk5: 80a 2187115i bk6: 80a 2187028i bk7: 72a 2187019i bk8: 128a 2187052i bk9: 128a 2186929i bk10: 136a 2187104i bk11: 140a 2186881i bk12: 132a 2187159i bk13: 140a 2186943i bk14: 132a 2187111i bk15: 128a 2187003i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00280277

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2363, Miss = 210, Miss_rate = 0.089, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[1]: Access = 2330, Miss = 206, Miss_rate = 0.088, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 2359, Miss = 203, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 2334, Miss = 211, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 2360, Miss = 215, Miss_rate = 0.091, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 2339, Miss = 211, Miss_rate = 0.090, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 2313, Miss = 207, Miss_rate = 0.089, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 2373, Miss = 214, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 2333, Miss = 203, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 2368, Miss = 211, Miss_rate = 0.089, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 2348, Miss = 212, Miss_rate = 0.090, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 2391, Miss = 217, Miss_rate = 0.091, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 2352, Miss = 206, Miss_rate = 0.088, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 2379, Miss = 212, Miss_rate = 0.089, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 2367, Miss = 211, Miss_rate = 0.089, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 2515, Miss = 203, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2291, Miss = 207, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2298, Miss = 199, Miss_rate = 0.087, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2283, Miss = 201, Miss_rate = 0.088, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 2355, Miss = 212, Miss_rate = 0.090, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 2338, Miss = 209, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 51737
L2_total_cache_misses = 4592
L2_total_cache_miss_rate = 0.0888
L2_total_cache_pending_hits = 12280
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 33749
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12129
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1081
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 50247
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1300
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 162
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=102688
icnt_total_pkts_simt_to_mem=53037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.09018
	minimum = 6
	maximum = 47
Network latency average = 8.02895
	minimum = 6
	maximum = 45
Slowest packet = 87629
Flit latency average = 7.82751
	minimum = 6
	maximum = 44
Slowest flit = 154438
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Accepted packet rate average = 0.0499041
	minimum = 0.0395034 (at node 12)
	maximum = 0.0785835 (at node 44)
Injected flit rate average = 0.0748561
	minimum = 0.0428894 (at node 12)
	maximum = 0.130926 (at node 44)
Accepted flit rate average= 0.0748561
	minimum = 0.0567156 (at node 42)
	maximum = 0.104825 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.5581 (6 samples)
	minimum = 6 (6 samples)
	maximum = 63.5 (6 samples)
Network latency average = 9.95554 (6 samples)
	minimum = 6 (6 samples)
	maximum = 48.3333 (6 samples)
Flit latency average = 9.75376 (6 samples)
	minimum = 6 (6 samples)
	maximum = 47.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Accepted packet rate average = 0.0233265 (6 samples)
	minimum = 0.0193382 (6 samples)
	maximum = 0.0314819 (6 samples)
Injected flit rate average = 0.0350592 (6 samples)
	minimum = 0.0199025 (6 samples)
	maximum = 0.0593168 (6 samples)
Accepted flit rate average = 0.0350592 (6 samples)
	minimum = 0.0263151 (6 samples)
	maximum = 0.0463153 (6 samples)
Injected packet size average = 1.50298 (6 samples)
Accepted packet size average = 1.50298 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 12 sec (1032 sec)
gpgpu_simulation_rate = 27382 (inst/sec)
gpgpu_simulation_rate = 2445 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 724744
gpu_sim_insn = 4995458
gpu_ipc =       6.8927
gpu_tot_sim_cycle = 3475608
gpu_tot_sim_insn = 33254031
gpu_tot_ipc =       9.5678
gpu_tot_issued_cta = 3577
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14463
partiton_reqs_in_parallel = 15944368
partiton_reqs_in_parallel_total    = 25917165
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.0444
partiton_reqs_in_parallel_util = 15944368
partiton_reqs_in_parallel_util_total    = 25917165
gpu_sim_cycle_parition_util = 724744
gpu_tot_sim_cycle_parition_util    = 1178062
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 15509
partiton_replys_in_parallel_total    = 51737
L2_BW  =       2.0283 GB/Sec
L2_BW_total  =       1.8339 GB/Sec
gpu_total_sim_rate=20129

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 622936
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0088
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 351568
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0051
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 349776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 617443
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 351568
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 622936
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
823, 823, 822, 823, 822, 823, 1071, 838, 823, 823, 1102, 823, 823, 823, 1124, 838, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 775, 618, 618, 618, 618, 618, 618, 867, 814, 618, 633, 789, 618, 618, 618, 618, 618, 832, 620, 620, 620, 620, 620, 635, 635, 620, 620, 620, 790, 620, 620, 620, 620, 
gpgpu_n_tot_thrd_icount = 36175520
gpgpu_n_tot_w_icount = 1130485
gpgpu_n_stall_shd_mem = 5762
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63722
gpgpu_n_mem_write_global = 3328
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1836659
gpgpu_n_store_insn = 3338
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11250176
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 28
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 848
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153555	W0_Idle:79826654	W0_Scoreboard:21875615	W1:34887	W2:224	W3:0	W4:42	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1095332
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 509776 {8:63722,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 133120 {40:3328,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2549808 {40:63709,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 26624 {8:3328,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1391 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3475607 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	51022 	11055 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	35789 	471 	109 	3 	25858 	51 	0 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	50379 	9149 	3859 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	2762 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	629 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15549     15178      4604     10992      3914      2836      4313      6537      6503     16528      9669     11386     27197     27593     18180     15957
dram[1]:      17181     14151      4972      1816      1599      2473      8389     12508      7250     20471     18560     14486     19744     22498     13364     13950
dram[2]:      17104     12659      7108      2502      6409     12306      8257      1521      6071     11288      9705     17907     28410     27953     18978     25479
dram[3]:      13533     10746      9949      1556      5706      5710      1644      1287      8503      9692     11961     11081     21931     22992     22423     22230
dram[4]:       9739     18248     15397      2625     10688      4642      2301      1232      6639      7345     13137     13711     16831     20656     16569     21230
dram[5]:      12998     26259      7717      1395      7105      1661      4720     19865      8221      5863     10810     16769     20335     23270     17856     19002
dram[6]:      21616     13726      7101     18448     13109      6333      4089      6267     14478     11108     11960     15326     23868     19210     16397     18688
dram[7]:      10684     10379      2199      3871     13535      1672      7049      6540      8489      8109     13055     20005     21170     20931     18806     27794
dram[8]:      12608     22803      4217      1576      1510      1709      2981      7089      8111     10451     11092     10244     16340     17123     19672     19711
dram[9]:      21006     13686      1557      1608      1402      1463      2454      1592      8198     15141     10903     17331     17387     16676     17003     25769
dram[10]:      10863      8237      7711     10776      2350      1312      3291      1544     12527      6808     14141     15800     16373     18236     15234     18776
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530323 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001418
n_activity=13893 dram_eff=0.3606
bk0: 136a 3532455i bk1: 112a 3532576i bk2: 116a 3532670i bk3: 116a 3532730i bk4: 132a 3532596i bk5: 144a 3532336i bk6: 156a 3532232i bk7: 108a 3532446i bk8: 172a 3532573i bk9: 172a 3532240i bk10: 200a 3532303i bk11: 188a 3532256i bk12: 168a 3532571i bk13: 156a 3532553i bk14: 168a 3532593i bk15: 152a 3532633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00255489
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530442 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13130 dram_eff=0.3683
bk0: 136a 3532552i bk1: 124a 3532519i bk2: 116a 3532677i bk3: 112a 3532732i bk4: 116a 3532685i bk5: 132a 3532563i bk6: 124a 3532460i bk7: 128a 3532343i bk8: 168a 3532434i bk9: 180a 3532238i bk10: 176a 3532552i bk11: 172a 3532457i bk12: 152a 3532753i bk13: 148a 3532643i bk14: 172a 3532561i bk15: 168a 3532421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235677
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530303 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001426
n_activity=14040 dram_eff=0.3588
bk0: 156a 3532332i bk1: 124a 3532684i bk2: 132a 3532479i bk3: 144a 3532481i bk4: 124a 3532637i bk5: 128a 3532527i bk6: 128a 3532475i bk7: 124a 3532437i bk8: 188a 3532339i bk9: 192a 3532167i bk10: 200a 3532300i bk11: 176a 3532346i bk12: 148a 3532727i bk13: 164a 3532491i bk14: 140a 3532844i bk15: 160a 3532574i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229451
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530307 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001429
n_activity=14231 dram_eff=0.3549
bk0: 152a 3532312i bk1: 128a 3532525i bk2: 128a 3532726i bk3: 120a 3532640i bk4: 148a 3532463i bk5: 132a 3532444i bk6: 128a 3532578i bk7: 140a 3532328i bk8: 172a 3532495i bk9: 176a 3532229i bk10: 164a 3532613i bk11: 180a 3532431i bk12: 164a 3532624i bk13: 160a 3532525i bk14: 148a 3532740i bk15: 176a 3532428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0xc08e4800, atomic=0 1 entries : 0x7f929902b910 :  mf: uid=1064115, sid06:w08, part=4, addr=0xc08e4860, load , size=32, unknown  status = IN_PARTITION_DRAM (3475607), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530438 n_act=187 n_pre=171 n_req=682 n_rd=2326 n_write=100 bw_util=0.001373
n_activity=13024 dram_eff=0.3725
bk0: 128a 3532471i bk1: 136a 3532424i bk2: 132a 3532648i bk3: 104a 3532733i bk4: 104a 3532754i bk5: 120a 3532675i bk6: 132a 3532396i bk7: 140a 3532221i bk8: 166a 3532439i bk9: 164a 3532400i bk10: 184a 3532443i bk11: 180a 3532380i bk12: 172a 3532569i bk13: 148a 3532619i bk14: 160a 3532647i bk15: 156a 3532536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530273 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.001443
n_activity=14271 dram_eff=0.3572
bk0: 140a 3532498i bk1: 136a 3532364i bk2: 140a 3532429i bk3: 128a 3532704i bk4: 124a 3532592i bk5: 104a 3532696i bk6: 96a 3532665i bk7: 108a 3532555i bk8: 164a 3532595i bk9: 188a 3532246i bk10: 212a 3532277i bk11: 180a 3532341i bk12: 156a 3532737i bk13: 216a 3532027i bk14: 172a 3532538i bk15: 176a 3532419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00250423
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530364 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.001403
n_activity=13422 dram_eff=0.3692
bk0: 144a 3532487i bk1: 112a 3532658i bk2: 128a 3532613i bk3: 108a 3532693i bk4: 128a 3532539i bk5: 112a 3532601i bk6: 112a 3532617i bk7: 128a 3532376i bk8: 192a 3532391i bk9: 180a 3532221i bk10: 172a 3532547i bk11: 188a 3532240i bk12: 188a 3532395i bk13: 164a 3532506i bk14: 168a 3532642i bk15: 164a 3532365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229734
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530448 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001369
n_activity=13221 dram_eff=0.3658
bk0: 136a 3532593i bk1: 136a 3532537i bk2: 92a 3532881i bk3: 104a 3532693i bk4: 144a 3532470i bk5: 108a 3532612i bk6: 132a 3532384i bk7: 136a 3532403i bk8: 148a 3532623i bk9: 148a 3532483i bk10: 204a 3532353i bk11: 192a 3532210i bk12: 172a 3532570i bk13: 144a 3532655i bk14: 172a 3532579i bk15: 156a 3532565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00223196
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530497 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.00135
n_activity=12618 dram_eff=0.378
bk0: 100a 3532781i bk1: 124a 3532616i bk2: 128a 3532675i bk3: 140a 3532660i bk4: 116a 3532653i bk5: 96a 3532667i bk6: 124a 3532447i bk7: 124a 3532345i bk8: 164a 3532630i bk9: 152a 3532502i bk10: 188a 3532500i bk11: 188a 3532284i bk12: 172a 3532563i bk13: 164a 3532450i bk14: 172a 3532524i bk15: 148a 3532570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224526
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530528 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.001332
n_activity=12394 dram_eff=0.3799
bk0: 104a 3532736i bk1: 96a 3532729i bk2: 132a 3532602i bk3: 128a 3532624i bk4: 136a 3532484i bk5: 120a 3532632i bk6: 112a 3532549i bk7: 108a 3532495i bk8: 164a 3532477i bk9: 148a 3532519i bk10: 184a 3532508i bk11: 176a 3532394i bk12: 160a 3532694i bk13: 164a 3532495i bk14: 168a 3532635i bk15: 168a 3532402i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194553
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3533222 n_nop=3530289 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001436
n_activity=14409 dram_eff=0.3521
bk0: 116a 3532738i bk1: 132a 3532473i bk2: 148a 3532487i bk3: 104a 3532751i bk4: 128a 3532599i bk5: 132a 3532486i bk6: 140a 3532248i bk7: 160a 3532134i bk8: 188a 3532342i bk9: 192a 3532240i bk10: 164a 3532600i bk11: 176a 3532312i bk12: 164a 3532630i bk13: 156a 3532536i bk14: 172a 3532540i bk15: 144a 3532661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00214054

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3090, Miss = 312, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3052, Miss = 287, Miss_rate = 0.094, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3024, Miss = 290, Miss_rate = 0.096, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3040, Miss = 291, Miss_rate = 0.096, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3040, Miss = 304, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3058, Miss = 303, Miss_rate = 0.099, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3044, Miss = 301, Miss_rate = 0.099, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3104, Miss = 303, Miss_rate = 0.098, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3109, Miss = 295, Miss_rate = 0.095, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3007, Miss = 287, Miss_rate = 0.095, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3164, Miss = 301, Miss_rate = 0.095, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3093, Miss = 309, Miss_rate = 0.100, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3101, Miss = 308, Miss_rate = 0.099, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3048, Miss = 289, Miss_rate = 0.095, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3072, Miss = 300, Miss_rate = 0.098, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3030, Miss = 281, Miss_rate = 0.093, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 3196, Miss = 291, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 2957, Miss = 284, Miss_rate = 0.096, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 2977, Miss = 290, Miss_rate = 0.097, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 2961, Miss = 277, Miss_rate = 0.094, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3069, Miss = 305, Miss_rate = 0.099, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3010, Miss = 299, Miss_rate = 0.099, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 67246
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0968
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 46177
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63722
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 3328
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=131725
icnt_total_pkts_simt_to_mem=70574
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.94548
	minimum = 6
	maximum = 24
Network latency average = 6.94226
	minimum = 6
	maximum = 24
Slowest packet = 118921
Flit latency average = 6.49373
	minimum = 6
	maximum = 23
Slowest flit = 178666
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Accepted packet rate average = 0.000427986
	minimum = 0.000293207 (at node 17)
	maximum = 0.00054916 (at node 38)
Injected flit rate average = 0.000642628
	minimum = 0.000322183 (at node 17)
	maximum = 0.00105348 (at node 38)
Accepted flit rate average= 0.000642628
	minimum = 0.000515355 (at node 43)
	maximum = 0.00089618 (at node 11)
Injected packet length average = 1.50152
Accepted packet length average = 1.50152
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8992 (7 samples)
	minimum = 6 (7 samples)
	maximum = 57.8571 (7 samples)
Network latency average = 9.52507 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44.8571 (7 samples)
Flit latency average = 9.28804 (7 samples)
	minimum = 6 (7 samples)
	maximum = 44 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Accepted packet rate average = 0.0200552 (7 samples)
	minimum = 0.0166175 (7 samples)
	maximum = 0.0270629 (7 samples)
Injected flit rate average = 0.0301426 (7 samples)
	minimum = 0.0171053 (7 samples)
	maximum = 0.0509935 (7 samples)
Accepted flit rate average = 0.0301426 (7 samples)
	minimum = 0.0226294 (7 samples)
	maximum = 0.0398268 (7 samples)
Injected packet size average = 1.50298 (7 samples)
Accepted packet size average = 1.50298 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 32 sec (1652 sec)
gpgpu_simulation_rate = 20129 (inst/sec)
gpgpu_simulation_rate = 2103 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3872
gpu_sim_insn = 4456084
gpu_ipc =    1150.8481
gpu_tot_sim_cycle = 3701630
gpu_tot_sim_insn = 37710115
gpu_tot_ipc =      10.1874
gpu_tot_issued_cta = 4088
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 85184
partiton_reqs_in_parallel_total    = 41861533
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      11.3320
partiton_reqs_in_parallel_util = 85184
partiton_reqs_in_parallel_util_total    = 41861533
gpu_sim_cycle_parition_util = 3872
gpu_tot_sim_cycle_parition_util    = 1902806
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 11731
partiton_replys_in_parallel_total    = 67246
L2_BW  =     287.1671 GB/Sec
L2_BW_total  =       2.0223 GB/Sec
gpu_total_sim_rate=22607

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 709131
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0077
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 392448
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 390656
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 703638
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 392448
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 709131
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
907, 907, 906, 922, 921, 922, 1155, 937, 922, 922, 1186, 922, 907, 922, 1208, 937, 880, 880, 880, 910, 880, 880, 880, 880, 895, 895, 910, 895, 880, 880, 910, 880, 717, 702, 702, 702, 702, 702, 951, 913, 732, 732, 873, 702, 702, 702, 717, 717, 931, 704, 704, 704, 704, 704, 734, 734, 719, 704, 704, 874, 719, 704, 734, 704, 
gpgpu_n_tot_thrd_icount = 41197216
gpgpu_n_tot_w_icount = 1287413
gpgpu_n_stall_shd_mem = 7555
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 71893
gpgpu_n_mem_write_global = 6888
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2098103
gpgpu_n_store_insn = 7050
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 12558336
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1644
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:171592	W0_Idle:79840212	W0_Scoreboard:21916875	W1:44259	W2:642	W3:0	W4:48	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1242464
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 575144 {8:71893,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 275520 {40:6888,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2876648 {40:71880,72:5,136:8,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 55104 {8:6888,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1211 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 3701629 
mrq_lat_table:4971 	269 	277 	1275 	326 	381 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	62655 	11153 	36 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	44603 	1035 	365 	218 	27645 	131 	15 	0 	0 	900 	131 	2574 	1213 	21 	30 	59 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	57857 	9821 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	6322 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	637 	89 	2 	5 	6 	9 	20 	15 	13 	15 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    199832    478896    403510    188450    189264    468563    244427    278201    431495    332834    513748    192472    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    220942    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    206112    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    287778 
dram[8]:    388439    191122    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    251281    246211    289556    276797    290418    267779    281505    256218    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.687500  2.384615  2.692308  3.777778  3.153846  2.882353  2.611111  2.727273  5.100000  3.117647  3.588235  3.714286  4.363636  4.666667  4.272727  8.800000 
dram[1]:  3.076923  2.642857  3.363636  3.100000  3.181818  3.083333  3.333333  2.600000  3.400000  2.526316  4.272727  5.000000  7.333333  5.571429  4.416667  4.333333 
dram[2]:  2.400000  4.250000  2.166667  2.750000  3.454545  2.846154  2.923077  2.916667  3.055556  3.111111  3.222222  3.769231  5.714286  5.222222  7.400000  4.777778 
dram[3]:  2.500000  3.250000  3.400000  3.083333  2.500000  2.625000  3.181818  3.214286  3.333333  3.058824  4.600000  4.636364  4.700000  5.875000  5.714286  4.416667 
dram[4]:  2.687500  2.437500  3.083333  3.333333  3.333333  3.200000  2.733333  2.705882  3.571429  4.090909  4.153846  4.545455  4.727273  7.000000  5.222222  5.500000 
dram[5]:  3.071429  2.333333  2.315789  5.714286  3.000000  3.875000  3.714286  3.625000  3.916667  3.352941  3.210526  3.769231  6.142857  3.285714  3.769231  4.166667 
dram[6]:  3.142857  3.444444  2.846154  2.900000  2.714286  2.818182  2.900000  2.533333  3.933333  3.375000  4.272727  3.250000  3.235294  6.125000  6.125000  4.090909 
dram[7]:  3.250000  3.333333  3.714286  3.200000  2.647059  3.100000  2.600000  2.733333  3.818182  4.400000  3.933333  3.375000  4.636364  7.800000  4.636364  4.666667 
dram[8]:  3.857143  3.300000  3.545455  3.900000  2.916667  3.111111  2.769231  2.466667  5.111111  3.727273  3.642857  3.666667  4.727273  4.363636  4.333333  5.125000 
dram[9]:  3.222222  3.125000  2.533333  3.083333  2.277778  3.888889  3.400000  3.444444  3.285714  4.000000  4.000000  4.363636  5.875000  4.900000  5.666667  3.846154 
dram[10]:  4.125000  2.800000  2.388889  3.222222  2.928571  3.230769  2.611111  2.944444  2.842105  3.294118  4.600000  4.000000  5.555555  5.000000  4.250000 10.250000 
average row locality = 7595/2145 = 3.540792
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        34        28        29        29        33        36        39        27        43        43        50        47        42        39        42        38 
dram[1]:        34        31        29        28        29        33        31        32        42        45        44        43        38        37        43        42 
dram[2]:        39        31        33        36        31        32        32        31        47        48        50        44        37        41        35        40 
dram[3]:        38        32        32        30        37        33        32        35        43        44        41        45        41        40        37        44 
dram[4]:        32        34        33        26        26        30        33        35        42        41        46        45        43        37        40        39 
dram[5]:        35        34        35        32        31        26        24        27        41        47        53        45        39        54        43        44 
dram[6]:        36        28        32        27        32        28        28        32        48        45        43        47        47        41        42        41 
dram[7]:        34        34        23        26        36        27        33        34        37        37        51        48        43        36        43        39 
dram[8]:        25        31        32        35        29        24        31        31        41        38        47        47        43        41        43        37 
dram[9]:        26        24        33        32        34        30        28        27        41        37        46        44        40        41        42        42 
dram[10]:        29        33        37        26        32        33        35        40        47        48        41        44        41        39        43        36 
total reads: 6507
bank skew: 54/23 = 2.35
chip skew: 610/567 = 1.08
number of total write accesses:
dram[0]:         9         3         6         5         8        13         8         3         8        10        11         5         6         3         5         6 
dram[1]:         6         6         8         3         6         4         9         7         9         3         3         2         6         2        10        10 
dram[2]:         9         3         6         8         7         5         6         4         8         8         8         5         3         6         2         3 
dram[3]:        12         7         2         7         8         9         3        10         7         8         5         6         6         7         3         9 
dram[4]:        11         5         4         4         4         2         8        11         8         4         8         5         9         5         7         5 
dram[5]:         8         8         9         8         8         5         2         2         6        10         8         4         4        15         6         6 
dram[6]:         8         3         5         2         6         3         1         6        11         9         4         5         8         8         7         4 
dram[7]:         5         6         3         6         9         4         6         7         5         7         8         6         8         3         8         3 
dram[8]:         2         2         7         4         6         4         5         6         5         3         4         8         9         7         9         4 
dram[9]:         3         1         5         5         7         5         6         4         5         3         6         4         7         8         9         8 
dram[10]:         4         9         6         3         9         9        12        13         7         8         5         8         9         6         8         5 
total reads: 1088
bank skew: 15/1 = 15.00
chip skew: 121/85 = 1.42
average mf latency per bank:
dram[0]:      15596     15258      4659     11071      4166      3017      4598      6947      6761     16787      9870     11628     27421     27864     18398     16221
dram[1]:      17278     14189      5013      1903      1865      2807      8709     12811      7501     20748     18816     14756     20027     22788     13593     14168
dram[2]:      17146     12763      7153      2562      6662     12574      8596      1869      6298     11507      9924     18146     28718     28191     19284     25769
dram[3]:      13573     10798     10023      1589      5936      5932      2024      1571      8760      9918     12196     11309     22145     23223     22678     22430
dram[4]:       9773     18326     15468      2670     11043      4982      2600      1502      6890      7645     13339     13961     17026     20892     16792     21447
dram[5]:      13059     26298      7755      1454      7368      1977      5170     20280      8523      6080     11016     17014     20573     23431     18079     19200
dram[6]:      21690     13827      7179     18524     13397      6652      4462      6570     14686     11354     12243     15581     24046     19412     16633     18921
dram[7]:      10763     10443      2257      3925     13746      1983      7382      6852      8790      8373     13269     20228     21408     21220     19026     28062
dram[8]:      12704     22906      4262      1641      1790      2058      3383      7462      8405     10732     11322     10444     18962     17342     19886     19982
dram[9]:      21100     13739      1623      1684      1653      1745      2827      2000      8454     15413     11146     17614     17655     16933     17203     25951
dram[10]:      10934      8292      7778     10863      2588      1533      3533      1786     12782      7035     14423     16020     16614     18515     15434     19032
maximum mf latency per bank:
dram[0]:     230680     39480    105074    266058    105100     84262    143726    143595     10608    256510     10680     10723    265958    272225    143584     18365
dram[1]:     265988     71557    128582       364       407     31869    266046    266052     39113    265880    248804     52213     13300     13318     18301     20137
dram[2]:     265982     18175    213550     32738     98251    266277    256191       474     10607    265911     10648    256122    265781    265987     18268    230279
dram[3]:     257915     18198    266019       371    193082    143676       491       556     48854    171042     10645     11297    157904    208804    133898    266321
dram[4]:      18159    265872    266075     21428    265948     91944     31542       526     10603     10616    151099    133974     13300     13301     18277    158426
dram[5]:     143610    284595    266042       360    143606       441     68354    266130     55078     10623     62754    266154     13300    272169     96320    133696
dram[6]:     266112     18183     77721    265869    265544     91995     61562    143025    265865    265913     10644    158322    158431    124249     28241     66251
dram[7]:      18158     18197       363     67274    265963       413    219375    143582     10616     10646    137045    248157    256256     13316    158478    257910
dram[8]:      18166    265954    105087       366       460       441     32701    134002     14319     71800     10670     10703     13300     13301    248288     39511
dram[9]:     266002     18204       359       359       402       418     32618       501     10643    230458     10680    266010     13300     13316     91847    265815
dram[10]:      18175     18207    265804    258751     32574       430     75319     26263    266035     10662     85985    256444     13310     13326     18338     18369
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537511 n_act=205 n_pre=189 n_req=708 n_rd=2396 n_write=109 bw_util=0.001415
n_activity=13893 dram_eff=0.3606
bk0: 136a 3539643i bk1: 112a 3539764i bk2: 116a 3539858i bk3: 116a 3539918i bk4: 132a 3539784i bk5: 144a 3539524i bk6: 156a 3539420i bk7: 108a 3539634i bk8: 172a 3539761i bk9: 172a 3539428i bk10: 200a 3539491i bk11: 188a 3539444i bk12: 168a 3539759i bk13: 156a 3539741i bk14: 168a 3539781i bk15: 152a 3539821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0025497
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537630 n_act=189 n_pre=173 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13130 dram_eff=0.3683
bk0: 136a 3539740i bk1: 124a 3539707i bk2: 116a 3539865i bk3: 112a 3539920i bk4: 116a 3539873i bk5: 132a 3539751i bk6: 124a 3539648i bk7: 128a 3539531i bk8: 168a 3539622i bk9: 180a 3539426i bk10: 176a 3539740i bk11: 172a 3539645i bk12: 152a 3539941i bk13: 148a 3539831i bk14: 172a 3539749i bk15: 168a 3539609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00235199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537491 n_act=208 n_pre=192 n_req=698 n_rd=2428 n_write=91 bw_util=0.001423
n_activity=14040 dram_eff=0.3588
bk0: 156a 3539520i bk1: 124a 3539872i bk2: 132a 3539667i bk3: 144a 3539669i bk4: 124a 3539825i bk5: 128a 3539715i bk6: 128a 3539663i bk7: 124a 3539625i bk8: 188a 3539527i bk9: 192a 3539355i bk10: 200a 3539488i bk11: 176a 3539534i bk12: 148a 3539915i bk13: 164a 3539679i bk14: 140a 3540032i bk15: 160a 3539762i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00228985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537495 n_act=203 n_pre=187 n_req=713 n_rd=2416 n_write=109 bw_util=0.001426
n_activity=14231 dram_eff=0.3549
bk0: 152a 3539500i bk1: 128a 3539713i bk2: 128a 3539914i bk3: 120a 3539828i bk4: 148a 3539651i bk5: 132a 3539632i bk6: 128a 3539766i bk7: 140a 3539516i bk8: 172a 3539683i bk9: 176a 3539417i bk10: 164a 3539801i bk11: 180a 3539619i bk12: 164a 3539812i bk13: 160a 3539713i bk14: 148a 3539928i bk15: 176a 3539616i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00218252
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537624 n_act=187 n_pre=171 n_req=682 n_rd=2328 n_write=100 bw_util=0.001372
n_activity=13042 dram_eff=0.3723
bk0: 128a 3539659i bk1: 136a 3539612i bk2: 132a 3539836i bk3: 104a 3539921i bk4: 104a 3539942i bk5: 120a 3539863i bk6: 132a 3539584i bk7: 140a 3539409i bk8: 168a 3539624i bk9: 164a 3539588i bk10: 184a 3539631i bk11: 180a 3539568i bk12: 172a 3539757i bk13: 148a 3539807i bk14: 160a 3539835i bk15: 156a 3539724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00234069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537461 n_act=208 n_pre=192 n_req=719 n_rd=2440 n_write=109 bw_util=0.00144
n_activity=14271 dram_eff=0.3572
bk0: 140a 3539686i bk1: 136a 3539552i bk2: 140a 3539617i bk3: 128a 3539892i bk4: 124a 3539780i bk5: 104a 3539884i bk6: 96a 3539853i bk7: 108a 3539743i bk8: 164a 3539783i bk9: 188a 3539434i bk10: 212a 3539465i bk11: 180a 3539529i bk12: 156a 3539925i bk13: 216a 3539215i bk14: 172a 3539726i bk15: 176a 3539607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00249915
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537552 n_act=198 n_pre=182 n_req=687 n_rd=2388 n_write=90 bw_util=0.0014
n_activity=13422 dram_eff=0.3692
bk0: 144a 3539675i bk1: 112a 3539846i bk2: 128a 3539801i bk3: 108a 3539881i bk4: 128a 3539727i bk5: 112a 3539789i bk6: 112a 3539805i bk7: 128a 3539564i bk8: 192a 3539579i bk9: 180a 3539409i bk10: 172a 3539735i bk11: 188a 3539428i bk12: 188a 3539583i bk13: 164a 3539694i bk14: 168a 3539830i bk15: 164a 3539553i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00229267
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537636 n_act=186 n_pre=170 n_req=675 n_rd=2324 n_write=94 bw_util=0.001366
n_activity=13221 dram_eff=0.3658
bk0: 136a 3539781i bk1: 136a 3539725i bk2: 92a 3540069i bk3: 104a 3539881i bk4: 144a 3539658i bk5: 108a 3539800i bk6: 132a 3539572i bk7: 136a 3539591i bk8: 148a 3539811i bk9: 148a 3539671i bk10: 204a 3539541i bk11: 192a 3539398i bk12: 172a 3539758i bk13: 144a 3539843i bk14: 172a 3539767i bk15: 156a 3539753i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00222743
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537685 n_act=178 n_pre=162 n_req=660 n_rd=2300 n_write=85 bw_util=0.001347
n_activity=12618 dram_eff=0.378
bk0: 100a 3539969i bk1: 124a 3539804i bk2: 128a 3539863i bk3: 140a 3539848i bk4: 116a 3539841i bk5: 96a 3539855i bk6: 124a 3539635i bk7: 124a 3539533i bk8: 164a 3539818i bk9: 152a 3539690i bk10: 188a 3539688i bk11: 188a 3539472i bk12: 172a 3539751i bk13: 164a 3539638i bk14: 172a 3539712i bk15: 148a 3539758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022407
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537716 n_act=178 n_pre=162 n_req=653 n_rd=2268 n_write=86 bw_util=0.00133
n_activity=12394 dram_eff=0.3799
bk0: 104a 3539924i bk1: 96a 3539917i bk2: 132a 3539790i bk3: 128a 3539812i bk4: 136a 3539672i bk5: 120a 3539820i bk6: 112a 3539737i bk7: 108a 3539683i bk8: 164a 3539665i bk9: 148a 3539707i bk10: 184a 3539696i bk11: 176a 3539582i bk12: 160a 3539882i bk13: 164a 3539683i bk14: 168a 3539823i bk15: 168a 3539590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00194158
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3540410 n_nop=3537477 n_act=206 n_pre=190 n_req=725 n_rd=2416 n_write=121 bw_util=0.001433
n_activity=14409 dram_eff=0.3521
bk0: 116a 3539926i bk1: 132a 3539661i bk2: 148a 3539675i bk3: 104a 3539939i bk4: 128a 3539787i bk5: 132a 3539674i bk6: 140a 3539436i bk7: 160a 3539322i bk8: 188a 3539530i bk9: 192a 3539428i bk10: 164a 3539788i bk11: 176a 3539500i bk12: 164a 3539818i bk13: 156a 3539724i bk14: 172a 3539728i bk15: 144a 3539849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00213619

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3578, Miss = 312, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 3559, Miss = 287, Miss_rate = 0.081, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 3524, Miss = 290, Miss_rate = 0.082, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[3]: Access = 3548, Miss = 291, Miss_rate = 0.082, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 3540, Miss = 304, Miss_rate = 0.086, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[5]: Access = 3566, Miss = 303, Miss_rate = 0.085, Pending_hits = 548, Reservation_fails = 0
L2_cache_bank[6]: Access = 3539, Miss = 301, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 3590, Miss = 303, Miss_rate = 0.084, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[8]: Access = 3590, Miss = 295, Miss_rate = 0.082, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[9]: Access = 3498, Miss = 287, Miss_rate = 0.082, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 3653, Miss = 301, Miss_rate = 0.082, Pending_hits = 556, Reservation_fails = 0
L2_cache_bank[11]: Access = 3573, Miss = 309, Miss_rate = 0.086, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[12]: Access = 3600, Miss = 308, Miss_rate = 0.086, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 3538, Miss = 289, Miss_rate = 0.082, Pending_hits = 565, Reservation_fails = 0
L2_cache_bank[14]: Access = 3571, Miss = 300, Miss_rate = 0.084, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[15]: Access = 3518, Miss = 281, Miss_rate = 0.080, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[16]: Access = 4586, Miss = 291, Miss_rate = 0.063, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 3440, Miss = 284, Miss_rate = 0.083, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 3466, Miss = 290, Miss_rate = 0.084, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[19]: Access = 3437, Miss = 277, Miss_rate = 0.081, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[20]: Access = 3560, Miss = 305, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 3503, Miss = 299, Miss_rate = 0.085, Pending_hits = 555, Reservation_fails = 0
L2_total_cache_accesses = 78977
L2_total_cache_misses = 6507
L2_total_cache_miss_rate = 0.0824
L2_total_cache_pending_hits = 12281
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54348
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12130
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5415
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1085
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 71893
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6888
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=151627
icnt_total_pkts_simt_to_mem=85865
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7877
	minimum = 6
	maximum = 276
Network latency average = 9.62514
	minimum = 6
	maximum = 215
Slowest packet = 136985
Flit latency average = 9.37777
	minimum = 6
	maximum = 214
Slowest flit = 207600
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Accepted packet rate average = 0.0606097
	minimum = 0.0464996 (at node 16)
	maximum = 0.17954 (at node 44)
Injected flit rate average = 0.0909145
	minimum = 0.0599328 (at node 16)
	maximum = 0.227461 (at node 44)
Accepted flit rate average= 0.0909145
	minimum = 0.0754327 (at node 47)
	maximum = 0.31116 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.8852 (8 samples)
	minimum = 6 (8 samples)
	maximum = 85.125 (8 samples)
Network latency average = 9.53758 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.125 (8 samples)
Flit latency average = 9.29926 (8 samples)
	minimum = 6 (8 samples)
	maximum = 65.25 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Accepted packet rate average = 0.0251245 (8 samples)
	minimum = 0.0203528 (8 samples)
	maximum = 0.0461226 (8 samples)
Injected flit rate average = 0.0377391 (8 samples)
	minimum = 0.0224588 (8 samples)
	maximum = 0.0730519 (8 samples)
Accepted flit rate average = 0.0377391 (8 samples)
	minimum = 0.0292298 (8 samples)
	maximum = 0.0737435 (8 samples)
Injected packet size average = 1.50208 (8 samples)
Accepted packet size average = 1.50208 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 27 min, 48 sec (1668 sec)
gpgpu_simulation_rate = 22607 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 938201
gpu_sim_insn = 5111858
gpu_ipc =       5.4486
gpu_tot_sim_cycle = 4867053
gpu_tot_sim_insn = 42821973
gpu_tot_ipc =       8.7983
gpu_tot_issued_cta = 4599
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14466
partiton_reqs_in_parallel = 20640422
partiton_reqs_in_parallel_total    = 41946717
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.8594
partiton_reqs_in_parallel_util = 20640422
partiton_reqs_in_parallel_util_total    = 41946717
gpu_sim_cycle_parition_util = 938201
gpu_tot_sim_cycle_parition_util    = 1906678
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 48888
partiton_replys_in_parallel_total    = 78977
L2_BW  =       4.9390 GB/Sec
L2_BW_total  =       2.4901 GB/Sec
gpu_total_sim_rate=17287

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 874044
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0063
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 449680
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0040
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 447888
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 868551
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 449680
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 874044
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1190, 1045, 1044, 1060, 1401, 1349, 1293, 1075, 1060, 1060, 1324, 1060, 1045, 1060, 1517, 1245, 995, 1336, 995, 1025, 1114, 1269, 995, 995, 1206, 1337, 1170, 1166, 995, 1140, 1025, 995, 809, 794, 794, 794, 794, 794, 1043, 1005, 824, 824, 965, 794, 991, 794, 1281, 1057, 1023, 796, 796, 796, 796, 966, 826, 826, 811, 796, 796, 966, 982, 1034, 826, 889, 
gpgpu_n_tot_thrd_icount = 51067424
gpgpu_n_tot_w_icount = 1595857
gpgpu_n_stall_shd_mem = 8346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 109457
gpgpu_n_mem_write_global = 18212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2389360
gpgpu_n_store_insn = 18412
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14389760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2435
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 1025
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196700	W0_Idle:99587060	W0_Scoreboard:54243631	W1:184376	W2:5479	W3:0	W4:54	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1405948
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 875656 {8:109457,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 728480 {40:18212,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4400648 {40:109138,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 145696 {8:18212,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1487 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 4866785 
mrq_lat_table:11783 	290 	323 	3911 	544 	424 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106777 	15182 	36 	0 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86867 	1108 	365 	218 	33459 	131 	15 	0 	0 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	95175 	10067 	3880 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	7346 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1040 	89 	4 	7 	11 	10 	24 	24 	18 	21 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238391    478896    403510    241996    189264    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221256    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.289474  1.980000  2.562500  2.302325  2.244444  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.379310 
dram[1]:  2.225000  2.250000  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.568182  2.875000  3.031250  2.594594  2.916667  2.823529 
dram[2]:  1.961538  2.645161  2.046512  2.162791  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.384615  2.485714  2.634146  2.460000  2.682927  2.525000  2.500000  2.604651  2.842105  2.939394 
dram[4]:  2.285714  2.210526  1.960000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.233333  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.521739  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.404762  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  2.882353 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.920635  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.333333  2.675000  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.209302  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.378378  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.967742  3.121212  3.028571  2.763158 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.428571  2.208333  2.333333  2.575000  2.604651  3.200000  2.764706  3.000000  3.129032 
average row locality = 17374/7166 = 2.424505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11623      5830      5289      5819      8933      4803      7188      4943      7422     12184      9312      8150     21718     17452     14307     18178
dram[1]:      12362     12991      6189      2166      9135      8177      9206     10844      8646     14168      8444     11738     16723     13091      7303     11365
dram[2]:      12278      5784     11465      5245      9448     16853      9020      9870      8083     11112      9888     12071     16862     19935     22101     21089
dram[3]:      13532      8545     16642     11114      8744      9449      6021      4162      6734     11434      8885     11851     14825     14501     12618     20938
dram[4]:       9787     12653     13675      5332      8292     10122      8346      3569      8114      8822     12014     15310     17714     10249     17041     16712
dram[5]:       9737     14385      6489      6871     11897       932      6524     10669      6182      8507      9042     15029     14843     19000     17523     11798
dram[6]:      13993     10179      6069     19220      5915     11711      4708      9302     12921      8647      9661     17103     14779     17911     16848     12188
dram[7]:       8036      5448      5558      8703     14401      9521      9618      4711     10251      8794     15485     16376     15102     17655     16394     20628
dram[8]:       9844     16129      9599      2072      6981     14847      7104      6205      9096      9800     12811      6860     12052     15954     17336     12187
dram[9]:      13288      9901      8555      5442      3996      3749      1517      4041      8363     11046      8747     10484     17878     10788     16150     14836
dram[10]:       4537      8501      9100     14039      5996      7760      7105      2597      8273     16908      9120     11125     14455     13280     16683     14459
maximum mf latency per bank:
dram[0]:     230680     39480    123681    266058    255448    123446    143726    143595    185178    256510    255102    185297    265958    272225    185282    254983
dram[1]:     265988    160979    193962     62744    133880    134020    266046    266052    255111    265880    248804    255107    185196    185353     18301    123692
dram[2]:     265982     18175    213550    132886    185306    266277    256191    185342    185457    265911    155554    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185211    193082    185174    132888    133393    185177    185379    123676    185198    157904    208804    185242    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184781    137264    185235    255082    185129    254975     70586    185427    185178
dram[5]:     143610    284595    266042    255346    255382       441    185226    266130    123591    184699    123624    266154    155593    272169    254972    185418
dram[6]:     266112    193979    185374    265869    265544    255276    123465    255352    265865    265913    123620    255126    158431    255041    254937    123521
dram[7]:     123618     62908    184984    134052    265963    185370    255307    143582    185163    255076    255115    248157    256256    185222    254950    257910
dram[8]:     160903    265954    134080     62660    133990    255431    185256    134002    185396    185378    255108    123528    123552    254958    254917    123721
dram[9]:     266002    184926    185296    134037    184934    184782     32618    123636    185335    230458    123549    266010    185370    155550    254968    265815
dram[10]:      18175    123625    265804    258751    255370    255370    184760    109112    266035    255360    123497    256444    155642    123679    123675    185274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276017 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001958
n_activity=36055 dram_eff=0.2868
bk0: 296a 5280523i bk1: 252a 5280812i bk2: 288a 5280559i bk3: 244a 5281059i bk4: 280a 5280575i bk5: 288a 5280523i bk6: 288a 5280418i bk7: 268a 5280478i bk8: 320a 5280582i bk9: 332a 5280158i bk10: 360a 5280167i bk11: 352a 5280083i bk12: 292a 5280730i bk13: 312a 5280540i bk14: 276a 5280895i bk15: 288a 5280829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00273374
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276326 n_act=625 n_pre=609 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001874
n_activity=34792 dram_eff=0.2845
bk0: 256a 5280807i bk1: 272a 5280669i bk2: 256a 5281016i bk3: 256a 5280861i bk4: 272a 5280697i bk5: 260a 5280805i bk6: 288a 5280608i bk7: 280a 5280444i bk8: 324a 5280426i bk9: 324a 5280330i bk10: 340a 5280529i bk11: 288a 5280750i bk12: 280a 5280885i bk13: 288a 5280760i bk14: 292a 5280857i bk15: 272a 5280745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00260009
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276169 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.001915
n_activity=34856 dram_eff=0.2903
bk0: 304a 5280325i bk1: 248a 5280983i bk2: 268a 5280692i bk3: 292a 5280650i bk4: 268a 5280748i bk5: 300a 5280475i bk6: 300a 5280384i bk7: 272a 5280523i bk8: 324a 5280572i bk9: 336a 5280212i bk10: 344a 5280419i bk11: 308a 5280589i bk12: 292a 5280829i bk13: 284a 5280779i bk14: 256a 5281116i bk15: 292a 5280741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00250544
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276044 n_act=661 n_pre=645 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001954
n_activity=36237 dram_eff=0.2848
bk0: 304a 5280401i bk1: 244a 5280902i bk2: 256a 5280902i bk3: 264a 5280752i bk4: 300a 5280416i bk5: 308a 5280434i bk6: 276a 5280706i bk7: 252a 5280761i bk8: 316a 5280616i bk9: 372a 5280012i bk10: 328a 5280629i bk11: 316a 5280559i bk12: 300a 5280707i bk13: 320a 5280379i bk14: 308a 5280639i bk15: 296a 5280822i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00246909
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276229 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001894
n_activity=35110 dram_eff=0.285
bk0: 288a 5280697i bk1: 256a 5280797i bk2: 300a 5280464i bk3: 272a 5280745i bk4: 236a 5280976i bk5: 292a 5280613i bk6: 272a 5280498i bk7: 288a 5280218i bk8: 292a 5280655i bk9: 300a 5280343i bk10: 368a 5280359i bk11: 340a 5280197i bk12: 260a 5281175i bk13: 280a 5280853i bk14: 304a 5280659i bk15: 272a 5280791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.002545
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5275952 n_act=667 n_pre=651 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001984
n_activity=36783 dram_eff=0.2849
bk0: 268a 5280664i bk1: 296a 5280438i bk2: 292a 5280512i bk3: 264a 5280900i bk4: 304a 5280466i bk5: 276a 5280693i bk6: 300a 5280336i bk7: 256a 5280652i bk8: 352a 5280469i bk9: 292a 5280584i bk10: 360a 5280480i bk11: 316a 5280561i bk12: 280a 5280924i bk13: 316a 5280459i bk14: 336a 5280432i bk15: 308a 5280654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00269645
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5275877 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.002004
n_activity=36322 dram_eff=0.2914
bk0: 276a 5280764i bk1: 272a 5280663i bk2: 288a 5280579i bk3: 244a 5280866i bk4: 276a 5280727i bk5: 304a 5280343i bk6: 276a 5280542i bk7: 332a 5279977i bk8: 340a 5280230i bk9: 356a 5280111i bk10: 332a 5280530i bk11: 344a 5280129i bk12: 328a 5280605i bk13: 276a 5280764i bk14: 340a 5280480i bk15: 288a 5280647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00268357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276193 n_act=638 n_pre=622 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001915
n_activity=35323 dram_eff=0.2863
bk0: 232a 5280953i bk1: 284a 5280620i bk2: 244a 5280954i bk3: 268a 5280785i bk4: 352a 5279981i bk5: 252a 5280803i bk6: 264a 5280709i bk7: 284a 5280508i bk8: 276a 5280880i bk9: 316a 5280536i bk10: 356a 5280326i bk11: 340a 5280298i bk12: 300a 5280798i bk13: 288a 5280687i bk14: 312a 5280569i bk15: 296a 5280681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00252077
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276132 n_act=653 n_pre=637 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001926
n_activity=35319 dram_eff=0.2881
bk0: 292a 5280496i bk1: 284a 5280699i bk2: 268a 5280741i bk3: 248a 5280960i bk4: 268a 5280574i bk5: 284a 5280322i bk6: 296a 5280343i bk7: 288a 5280378i bk8: 304a 5280799i bk9: 348a 5280138i bk10: 324a 5280553i bk11: 316a 5280487i bk12: 284a 5280957i bk13: 292a 5280633i bk14: 292a 5280780i bk15: 292a 5280711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00262584
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276248 n_act=634 n_pre=618 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001897
n_activity=34724 dram_eff=0.2886
bk0: 264a 5280867i bk1: 284a 5280524i bk2: 280a 5280601i bk3: 288a 5280514i bk4: 292a 5280367i bk5: 276a 5280527i bk6: 244a 5280790i bk7: 252a 5280715i bk8: 328a 5280418i bk9: 304a 5280472i bk10: 312a 5280708i bk11: 312a 5280671i bk12: 272a 5281031i bk13: 296a 5280743i bk14: 300a 5280791i bk15: 296a 5280635i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00233677
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5282510 n_nop=5276158 n_act=646 n_pre=630 n_req=1581 n_rd=4660 n_write=416 bw_util=0.001922
n_activity=35832 dram_eff=0.2833
bk0: 248a 5280985i bk1: 276a 5280613i bk2: 252a 5280835i bk3: 268a 5280633i bk4: 280a 5280571i bk5: 288a 5280526i bk6: 328a 5280173i bk7: 288a 5280430i bk8: 328a 5280520i bk9: 356a 5280134i bk10: 312a 5280645i bk11: 336a 5280318i bk12: 280a 5281012i bk13: 272a 5280733i bk14: 268a 5280976i bk15: 280a 5280764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00255371

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5846, Miss = 600, Miss_rate = 0.103, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 5673, Miss = 584, Miss_rate = 0.103, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 5765, Miss = 577, Miss_rate = 0.100, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 5544, Miss = 560, Miss_rate = 0.101, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 5883, Miss = 589, Miss_rate = 0.100, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 5849, Miss = 583, Miss_rate = 0.100, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 5696, Miss = 597, Miss_rate = 0.105, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 5939, Miss = 593, Miss_rate = 0.100, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[8]: Access = 5845, Miss = 580, Miss_rate = 0.099, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 5747, Miss = 575, Miss_rate = 0.100, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 5990, Miss = 623, Miss_rate = 0.104, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 5749, Miss = 581, Miss_rate = 0.101, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 5978, Miss = 614, Miss_rate = 0.103, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 5799, Miss = 604, Miss_rate = 0.104, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 5720, Miss = 584, Miss_rate = 0.102, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 5671, Miss = 582, Miss_rate = 0.103, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 6874, Miss = 582, Miss_rate = 0.085, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 5655, Miss = 588, Miss_rate = 0.104, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 5582, Miss = 573, Miss_rate = 0.103, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 5517, Miss = 577, Miss_rate = 0.105, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 5761, Miss = 574, Miss_rate = 0.100, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 5782, Miss = 591, Miss_rate = 0.102, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 127865
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.1010
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13749
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 109457
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18212
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=238749
icnt_total_pkts_simt_to_mem=146077
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.92091
	minimum = 6
	maximum = 28
Network latency average = 6.91831
	minimum = 6
	maximum = 28
Slowest packet = 184098
Flit latency average = 6.40832
	minimum = 6
	maximum = 27
Slowest flit = 276781
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00104217
	minimum = 0.000690151 (at node 17)
	maximum = 0.00126732 (at node 40)
Accepted packet rate average = 0.00104217
	minimum = 0.000690151 (at node 17)
	maximum = 0.00126732 (at node 40)
Injected flit rate average = 0.00157039
	minimum = 0.000836176 (at node 17)
	maximum = 0.00228683 (at node 35)
Accepted flit rate average= 0.00157039
	minimum = 0.00123428 (at node 17)
	maximum = 0.00221701 (at node 2)
Injected packet length average = 1.50685
Accepted packet length average = 1.50685
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.4448 (9 samples)
	minimum = 6 (9 samples)
	maximum = 78.7778 (9 samples)
Network latency average = 9.24655 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61.8889 (9 samples)
Flit latency average = 8.97804 (9 samples)
	minimum = 6 (9 samples)
	maximum = 61 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0224487 (9 samples)
	minimum = 0.018168 (9 samples)
	maximum = 0.0411387 (9 samples)
Accepted packet rate average = 0.0224487 (9 samples)
	minimum = 0.018168 (9 samples)
	maximum = 0.0411387 (9 samples)
Injected flit rate average = 0.0337203 (9 samples)
	minimum = 0.0200563 (9 samples)
	maximum = 0.0651891 (9 samples)
Accepted flit rate average = 0.0337203 (9 samples)
	minimum = 0.0261192 (9 samples)
	maximum = 0.0657961 (9 samples)
Injected packet size average = 1.5021 (9 samples)
Accepted packet size average = 1.5021 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 17 sec (2477 sec)
gpgpu_simulation_rate = 17287 (inst/sec)
gpgpu_simulation_rate = 1964 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 7851
gpu_sim_insn = 4498644
gpu_ipc =     573.0027
gpu_tot_sim_cycle = 5097054
gpu_tot_sim_insn = 47320617
gpu_tot_ipc =       9.2839
gpu_tot_issued_cta = 5110
max_total_param_size = 0
gpu_stall_dramfull = 199
gpu_stall_icnt2sh    = 14496
partiton_reqs_in_parallel = 172722
partiton_reqs_in_parallel_total    = 62587139
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      12.3130
partiton_reqs_in_parallel_util = 172722
partiton_reqs_in_parallel_util_total    = 62587139
gpu_sim_cycle_parition_util = 7851
gpu_tot_sim_cycle_parition_util    = 2844879
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9999
partiton_replys_in_parallel = 23703
partiton_replys_in_parallel_total    = 127865
L2_BW  =     286.1629 GB/Sec
L2_BW_total  =       2.8185 GB/Sec
gpu_total_sim_rate=18860

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 975204
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 490560
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 488768
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 969711
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 490560
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 975204
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1340, 1195, 1209, 1210, 1536, 1499, 1428, 1210, 1210, 1225, 1459, 1180, 1165, 1180, 1637, 1365, 1124, 1435, 1124, 1169, 1243, 1368, 1109, 1124, 1305, 1451, 1299, 1265, 1094, 1254, 1139, 1079, 923, 908, 938, 923, 893, 908, 1157, 1134, 938, 953, 1064, 908, 1105, 923, 1395, 1156, 1122, 895, 925, 895, 910, 1065, 910, 925, 940, 880, 910, 1080, 1111, 1118, 925, 973, 
gpgpu_n_tot_thrd_icount = 57142656
gpgpu_n_tot_w_icount = 1785708
gpgpu_n_stall_shd_mem = 126596
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 117628
gpgpu_n_mem_write_global = 33744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2650804
gpgpu_n_store_insn = 39148
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15697920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119029
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2681
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:382225	W0_Idle:99625866	W0_Scoreboard:54290316	W1:215187	W2:15236	W3:1881	W4:324	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1553080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 941024 {8:117628,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1349760 {40:33744,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4727488 {40:117309,72:129,136:190,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 269952 {8:33744,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 126 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1287 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 5097053 
mrq_lat_table:11783 	290 	323 	3911 	544 	424 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	128408 	16996 	216 	78 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	90911 	2213 	1915 	5354 	43169 	1966 	116 	165 	56 	902 	144 	2588 	1250 	131 	313 	337 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102457 	10914 	3922 	363 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	22878 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1056 	89 	4 	7 	11 	10 	24 	24 	18 	21 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    228805    238391    478896    403510    241996    189264    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    188622    209389    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    187617    266664    299147    212460    275627    201991    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    201092    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    214277 
dram[4]:    189160    306908    271712    417946    184663    313649    192401    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    189979    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    191902    251938    421221    370351    391962    289203 
dram[7]:    477618    185624    221256    256466    188581    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    198246    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    194139    210163    192153    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    189829    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.104167  2.289474  1.980000  2.562500  2.302325  2.244444  2.325581  2.300000  2.585366  2.211539  2.431373  2.510638  2.675676  2.864865  2.628572  3.379310 
dram[1]:  2.225000  2.250000  2.588235  2.230769  2.142857  2.205128  2.538461  2.232558  2.319149  2.255319  2.568182  2.875000  3.031250  2.594594  2.916667  2.823529 
dram[2]:  1.961538  2.645161  2.046512  2.162791  2.275000  2.152174  2.386364  2.195122  2.476191  2.176471  2.511111  2.512820  2.800000  2.848485  2.758621  2.714286 
dram[3]:  2.060000  2.222222  2.078947  2.153846  2.020000  2.166667  2.384615  2.485714  2.634146  2.460000  2.682927  2.525000  2.500000  2.604651  2.842105  2.939394 
dram[4]:  2.285714  2.210526  1.960000  2.125000  2.194444  2.088889  2.136364  2.166667  2.309524  2.155555  2.586957  2.642857  3.384615  3.233333  2.641026  2.705882 
dram[5]:  2.190476  2.040000  2.041667  2.781250  2.081633  2.783784  2.311111  2.184211  2.521739  2.268293  2.681818  2.589744  2.794118  2.571429  2.681818  2.944444 
dram[6]:  2.358974  2.142857  2.404762  2.081081  2.162791  2.255319  2.190476  2.111111  2.346939  2.574468  2.500000  2.156863  2.825000  3.241379  2.950000  2.882353 
dram[7]:  2.200000  2.425000  2.314286  2.275000  1.920635  2.441176  2.324324  2.130435  2.342105  2.625000  2.738095  2.413043  2.888889  3.333333  2.675000  2.611111 
dram[8]:  2.042553  2.410256  2.170732  2.484848  1.891304  2.083333  2.125000  2.209302  2.702703  2.274510  2.634146  2.769231  3.000000  2.564103  2.833333  3.121212 
dram[9]:  2.378378  2.209302  2.136364  2.000000  2.060000  2.181818  2.428571  2.606061  2.142857  2.325581  2.589744  3.281250  2.967742  3.121212  3.028571  2.763158 
dram[10]:  2.666667  2.162791  1.975000  2.095238  2.062500  2.600000  2.176471  2.428571  2.208333  2.333333  2.575000  2.604651  3.200000  2.764706  3.000000  3.129032 
average row locality = 17374/7166 = 2.424505
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        74        63        72        61        70        72        72        67        80        83        90        88        73        78        69        72 
dram[1]:        64        68        64        64        68        65        72        70        81        81        85        72        70        72        73        68 
dram[2]:        76        62        67        73        67        75        75        68        81        84        86        77        73        71        64        73 
dram[3]:        76        61        64        66        75        77        69        63        79        93        82        79        75        80        77        74 
dram[4]:        72        64        75        68        59        73        68        72        73        75        92        85        65        70        76        68 
dram[5]:        67        74        73        66        76        69        75        64        88        73        90        79        70        79        84        77 
dram[6]:        69        68        72        61        69        76        69        83        85        89        83        86        82        69        85        72 
dram[7]:        58        71        61        67        88        63        66        71        69        79        89        85        75        72        78        74 
dram[8]:        73        71        67        62        67        71        74        72        76        87        81        79        71        73        73        73 
dram[9]:        66        71        70        72        73        69        61        63        82        76        78        78        68        74        75        74 
dram[10]:        62        69        63        67        70        72        82        72        82        89        78        84        70        68        67        70 
total reads: 12911
bank skew: 93/58 = 1.60
chip skew: 1218/1137 = 1.07
number of total write accesses:
dram[0]:        27        24        27        21        29        29        28        25        26        32        34        30        26        28        23        26 
dram[1]:        25        22        24        23        22        21        27        26        28        25        28        20        27        24        32        28 
dram[2]:        26        20        21        20        24        24        30        22        23        27        27        21        25        23        16        22 
dram[3]:        27        19        15        18        26        27        24        24        29        30        28        22        25        32        31        23 
dram[4]:        24        20        23        17        20        21        26        32        24        22        27        26        23        27        27        24 
dram[5]:        25        28        25        23        26        34        29        19        28        20        28        22        25        29        34        29 
dram[6]:        23        22        29        16        24        30        23        31        30        32        22        24        31        25        33        26 
dram[7]:        19        26        20        24        33        20        20        27        20        26        26        26        29        28        29        20 
dram[8]:        23        23        22        20        20        29        28        23        24        29        27        29        25        27        29        30 
dram[9]:        22        24        24        24        30        27        24        23        23        24        23        27        24        29        31        31 
dram[10]:        26        24        16        21        29        32        29        30        24        30        25        28        26        26        23        27 
total reads: 4463
bank skew: 34/15 = 2.27
chip skew: 435/371 = 1.17
average mf latency per bank:
dram[0]:      11731      5969      5402      5967      9126      5007      7416      5184      7693     12411      9561      8397     21957     17670     14540     18413
dram[1]:      12489     13159      6335      2304      9339      8373      9437     11075      8900     14466      8725     12073     16957     13334      7511     11586
dram[2]:      12399      5921     11577      5361      9655     17059      9228     10111      8376     11379     10149     12358     17103     20183     22373     21326
dram[3]:      13651      8697     16784     11277      8921      9626      6263      4396      6996     11691      9151     12174     15062     14706     12819     21181
dram[4]:       9923     12764     13789      5458      8534     10334      8562      3783      8407      9115     12257     15587     17976     10472     17248     16952
dram[5]:       9865     14510      6600      7019     12098      1113      6725     10930      6446      8841      9276     15316     15139     19215     17684     12005
dram[6]:      14124     10321      6187     19367      6110     11891      4939      9511     13226      8914      9930     17375     14993     18163     17038     12429
dram[7]:       8195      5598      5744      8838     14563      9739      9866      4932     10596      9113     15770     16688     15342     17888     16654     20886
dram[8]:      10002     16261      9770      2234      7201     15045      7348      6457      9460     10125     13178      7186     20953     16232     17613     12423
dram[9]:      13414     10037      8711      5576      4193      3960      1810      4326      8660     11362      9061     10773     18153     11022     16373     15068
dram[10]:       4688      8641      9276     14203      6202      7955      7299      2814      8549     17160      9424     11378     14682     13544     16931     14678
maximum mf latency per bank:
dram[0]:     230680     39480    123681    266058    255448    123446    143726    143595    185178    256510    255102    185297    265958    272225    185282    254983
dram[1]:     265988    160979    193962     62744    133880    134020    266046    266052    255111    265880    248804    255107    185196    185353     18301    123692
dram[2]:     265982     18175    213550    132886    185306    266277    256191    185342    185457    265911    155554    256122    265781    265987    254946    254805
dram[3]:     257915    109186    266019    185211    193082    185174    132888    133393    185177    185379    123676    185198    157904    208804    185242    266321
dram[4]:     154024    265872    266075    134036    265948    255273    255328    184781    137264    185235    255082    185129    254975     70586    185427    185178
dram[5]:     143610    284595    266042    255346    255382       496    185226    266130    123591    184699    123624    266154    155593    272169    254972    185418
dram[6]:     266112    193979    185374    265869    265544    255276    123465    255352    265865    265913    123620    255126    158431    255041    254937    123521
dram[7]:     123618     62908    184984    134052    265963    185370    255307    143582    185163    255076    255115    248157    256256    185222    254950    257910
dram[8]:     160903    265954    134080     62660    133990    255431    185256    134002    185396    185378    255108    123528    123552    254958    254917    123721
dram[9]:     266002    184926    185296    134037    184934    184782     32618    123636    185335    230458    123549    266010    185370    155550    254968    265815
dram[10]:      18175    123625    265804    258751    255370    255370    184760    109112    266035    255360    123497    256444    155642    123679    123675    185274
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290594 n_act=669 n_pre=653 n_req=1619 n_rd=4736 n_write=435 bw_util=0.001952
n_activity=36055 dram_eff=0.2868
bk0: 296a 5295100i bk1: 252a 5295389i bk2: 288a 5295136i bk3: 244a 5295636i bk4: 280a 5295152i bk5: 288a 5295100i bk6: 288a 5294995i bk7: 268a 5295055i bk8: 320a 5295159i bk9: 332a 5294735i bk10: 360a 5294744i bk11: 352a 5294660i bk12: 292a 5295307i bk13: 312a 5295117i bk14: 276a 5295472i bk15: 288a 5295406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00272622
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290903 n_act=625 n_pre=609 n_req=1539 n_rd=4548 n_write=402 bw_util=0.001869
n_activity=34792 dram_eff=0.2845
bk0: 256a 5295384i bk1: 272a 5295246i bk2: 256a 5295593i bk3: 256a 5295438i bk4: 272a 5295274i bk5: 260a 5295382i bk6: 288a 5295185i bk7: 280a 5295021i bk8: 324a 5295003i bk9: 324a 5294907i bk10: 340a 5295106i bk11: 288a 5295327i bk12: 280a 5295462i bk13: 288a 5295337i bk14: 292a 5295434i bk15: 272a 5295322i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00259293
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290746 n_act=649 n_pre=633 n_req=1543 n_rd=4688 n_write=371 bw_util=0.00191
n_activity=34856 dram_eff=0.2903
bk0: 304a 5294902i bk1: 248a 5295560i bk2: 268a 5295269i bk3: 292a 5295227i bk4: 268a 5295325i bk5: 300a 5295052i bk6: 300a 5294961i bk7: 272a 5295100i bk8: 324a 5295149i bk9: 336a 5294789i bk10: 344a 5294996i bk11: 308a 5295166i bk12: 292a 5295406i bk13: 284a 5295356i bk14: 256a 5295693i bk15: 292a 5295318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00249854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290621 n_act=661 n_pre=645 n_req=1590 n_rd=4760 n_write=400 bw_util=0.001948
n_activity=36237 dram_eff=0.2848
bk0: 304a 5294978i bk1: 244a 5295479i bk2: 256a 5295479i bk3: 264a 5295329i bk4: 300a 5294993i bk5: 308a 5295011i bk6: 276a 5295283i bk7: 252a 5295338i bk8: 316a 5295193i bk9: 372a 5294589i bk10: 328a 5295206i bk11: 316a 5295136i bk12: 300a 5295284i bk13: 320a 5294956i bk14: 308a 5295216i bk15: 296a 5295399i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0024623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290806 n_act=647 n_pre=631 n_req=1538 n_rd=4620 n_write=383 bw_util=0.001889
n_activity=35110 dram_eff=0.285
bk0: 288a 5295274i bk1: 256a 5295374i bk2: 300a 5295041i bk3: 272a 5295322i bk4: 236a 5295553i bk5: 292a 5295190i bk6: 272a 5295075i bk7: 288a 5294795i bk8: 292a 5295232i bk9: 300a 5294920i bk10: 368a 5294936i bk11: 340a 5294774i bk12: 260a 5295752i bk13: 280a 5295430i bk14: 304a 5295236i bk15: 272a 5295368i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.002538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290529 n_act=667 n_pre=651 n_req=1628 n_rd=4816 n_write=424 bw_util=0.001978
n_activity=36783 dram_eff=0.2849
bk0: 268a 5295241i bk1: 296a 5295015i bk2: 292a 5295089i bk3: 264a 5295477i bk4: 304a 5295043i bk5: 276a 5295270i bk6: 300a 5294913i bk7: 256a 5295229i bk8: 352a 5295046i bk9: 292a 5295161i bk10: 360a 5295057i bk11: 316a 5295138i bk12: 280a 5295501i bk13: 316a 5295036i bk14: 336a 5295009i bk15: 308a 5295231i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.00268903
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290454 n_act=678 n_pre=662 n_req=1639 n_rd=4872 n_write=421 bw_util=0.001998
n_activity=36322 dram_eff=0.2914
bk0: 276a 5295341i bk1: 272a 5295240i bk2: 288a 5295156i bk3: 244a 5295443i bk4: 276a 5295304i bk5: 304a 5294920i bk6: 276a 5295119i bk7: 332a 5294554i bk8: 340a 5294807i bk9: 356a 5294688i bk10: 332a 5295107i bk11: 344a 5294706i bk12: 328a 5295182i bk13: 276a 5295341i bk14: 340a 5295057i bk15: 288a 5295224i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.00267619
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290770 n_act=638 n_pre=622 n_req=1559 n_rd=4664 n_write=393 bw_util=0.001909
n_activity=35323 dram_eff=0.2863
bk0: 232a 5295530i bk1: 284a 5295197i bk2: 244a 5295531i bk3: 268a 5295362i bk4: 352a 5294558i bk5: 252a 5295380i bk6: 264a 5295286i bk7: 284a 5295085i bk8: 276a 5295457i bk9: 316a 5295113i bk10: 356a 5294903i bk11: 340a 5294875i bk12: 300a 5295375i bk13: 288a 5295264i bk14: 312a 5295146i bk15: 296a 5295258i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00251383
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290709 n_act=653 n_pre=637 n_req=1578 n_rd=4680 n_write=408 bw_util=0.001921
n_activity=35319 dram_eff=0.2881
bk0: 292a 5295073i bk1: 284a 5295276i bk2: 268a 5295318i bk3: 248a 5295537i bk4: 268a 5295151i bk5: 284a 5294899i bk6: 296a 5294920i bk7: 288a 5294955i bk8: 304a 5295376i bk9: 348a 5294715i bk10: 324a 5295130i bk11: 316a 5295064i bk12: 284a 5295534i bk13: 292a 5295210i bk14: 292a 5295357i bk15: 292a 5295288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00261861
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290825 n_act=634 n_pre=618 n_req=1560 n_rd=4600 n_write=410 bw_util=0.001892
n_activity=34724 dram_eff=0.2886
bk0: 264a 5295444i bk1: 284a 5295101i bk2: 280a 5295178i bk3: 288a 5295091i bk4: 292a 5294944i bk5: 276a 5295104i bk6: 244a 5295367i bk7: 252a 5295292i bk8: 328a 5294995i bk9: 304a 5295049i bk10: 312a 5295285i bk11: 312a 5295248i bk12: 272a 5295608i bk13: 296a 5295320i bk14: 300a 5295368i bk15: 296a 5295212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00233034
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5297087 n_nop=5290735 n_act=646 n_pre=630 n_req=1581 n_rd=4660 n_write=416 bw_util=0.001917
n_activity=35832 dram_eff=0.2833
bk0: 248a 5295562i bk1: 276a 5295190i bk2: 252a 5295412i bk3: 268a 5295210i bk4: 280a 5295148i bk5: 288a 5295103i bk6: 328a 5294750i bk7: 288a 5295007i bk8: 328a 5295097i bk9: 356a 5294711i bk10: 312a 5295222i bk11: 336a 5294895i bk12: 280a 5295589i bk13: 272a 5295310i bk14: 268a 5295553i bk15: 280a 5295341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00254668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6746, Miss = 600, Miss_rate = 0.089, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[1]: Access = 6582, Miss = 584, Miss_rate = 0.089, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[2]: Access = 6669, Miss = 577, Miss_rate = 0.087, Pending_hits = 551, Reservation_fails = 0
L2_cache_bank[3]: Access = 6461, Miss = 560, Miss_rate = 0.087, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[4]: Access = 6773, Miss = 589, Miss_rate = 0.087, Pending_hits = 552, Reservation_fails = 0
L2_cache_bank[5]: Access = 6745, Miss = 583, Miss_rate = 0.086, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[6]: Access = 6578, Miss = 597, Miss_rate = 0.091, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[7]: Access = 6858, Miss = 593, Miss_rate = 0.086, Pending_hits = 553, Reservation_fails = 0
L2_cache_bank[8]: Access = 6733, Miss = 580, Miss_rate = 0.086, Pending_hits = 583, Reservation_fails = 0
L2_cache_bank[9]: Access = 6644, Miss = 575, Miss_rate = 0.087, Pending_hits = 579, Reservation_fails = 0
L2_cache_bank[10]: Access = 6886, Miss = 623, Miss_rate = 0.090, Pending_hits = 557, Reservation_fails = 0
L2_cache_bank[11]: Access = 6654, Miss = 581, Miss_rate = 0.087, Pending_hits = 584, Reservation_fails = 0
L2_cache_bank[12]: Access = 6861, Miss = 614, Miss_rate = 0.089, Pending_hits = 577, Reservation_fails = 0
L2_cache_bank[13]: Access = 6689, Miss = 604, Miss_rate = 0.090, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[14]: Access = 6618, Miss = 584, Miss_rate = 0.088, Pending_hits = 560, Reservation_fails = 0
L2_cache_bank[15]: Access = 6563, Miss = 582, Miss_rate = 0.089, Pending_hits = 555, Reservation_fails = 0
L2_cache_bank[16]: Access = 11663, Miss = 582, Miss_rate = 0.050, Pending_hits = 549, Reservation_fails = 0
L2_cache_bank[17]: Access = 6549, Miss = 588, Miss_rate = 0.090, Pending_hits = 545, Reservation_fails = 0
L2_cache_bank[18]: Access = 6485, Miss = 573, Miss_rate = 0.088, Pending_hits = 554, Reservation_fails = 0
L2_cache_bank[19]: Access = 6429, Miss = 577, Miss_rate = 0.090, Pending_hits = 550, Reservation_fails = 0
L2_cache_bank[20]: Access = 6664, Miss = 574, Miss_rate = 0.086, Pending_hits = 547, Reservation_fails = 0
L2_cache_bank[21]: Access = 6718, Miss = 591, Miss_rate = 0.088, Pending_hits = 557, Reservation_fails = 0
L2_total_cache_accesses = 151568
L2_total_cache_misses = 12911
L2_total_cache_miss_rate = 0.0852
L2_total_cache_pending_hits = 12303
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 97032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12142
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 29281
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4450
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 117628
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33744
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=270623
icnt_total_pkts_simt_to_mem=185312
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.6238
	minimum = 6
	maximum = 587
Network latency average = 36.2316
	minimum = 6
	maximum = 336
Slowest packet = 258494
Flit latency average = 40.9299
	minimum = 6
	maximum = 335
Slowest flit = 389214
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.060386
	minimum = 0.0466212 (at node 21)
	maximum = 0.305012 (at node 44)
Accepted packet rate average = 0.060386
	minimum = 0.0466212 (at node 21)
	maximum = 0.305012 (at node 44)
Injected flit rate average = 0.0905789
	minimum = 0.0779568 (at node 21)
	maximum = 0.328641 (at node 44)
Accepted flit rate average= 0.0905789
	minimum = 0.0619069 (at node 21)
	maximum = 0.586396 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.8627 (10 samples)
	minimum = 6 (10 samples)
	maximum = 129.6 (10 samples)
Network latency average = 11.945 (10 samples)
	minimum = 6 (10 samples)
	maximum = 89.3 (10 samples)
Flit latency average = 12.1732 (10 samples)
	minimum = 6 (10 samples)
	maximum = 88.4 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0262425 (10 samples)
	minimum = 0.0210133 (10 samples)
	maximum = 0.067526 (10 samples)
Accepted packet rate average = 0.0262425 (10 samples)
	minimum = 0.0210133 (10 samples)
	maximum = 0.067526 (10 samples)
Injected flit rate average = 0.0394062 (10 samples)
	minimum = 0.0258463 (10 samples)
	maximum = 0.0915343 (10 samples)
Accepted flit rate average = 0.0394062 (10 samples)
	minimum = 0.029698 (10 samples)
	maximum = 0.117856 (10 samples)
Injected packet size average = 1.50162 (10 samples)
Accepted packet size average = 1.50162 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 41 min, 49 sec (2509 sec)
gpgpu_simulation_rate = 18860 (inst/sec)
gpgpu_simulation_rate = 2031 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 1066888
gpu_sim_insn = 5750033
gpu_ipc =       5.3895
gpu_tot_sim_cycle = 6391164
gpu_tot_sim_insn = 53070650
gpu_tot_ipc =       8.3038
gpu_tot_issued_cta = 5621
max_total_param_size = 0
gpu_stall_dramfull = 641
gpu_stall_icnt2sh    = 21251
partiton_reqs_in_parallel = 23471094
partiton_reqs_in_parallel_total    = 62759861
partiton_level_parallism =      21.9996
partiton_level_parallism_total  =      13.4922
partiton_reqs_in_parallel_util = 23471094
partiton_reqs_in_parallel_util_total    = 62759861
gpu_sim_cycle_parition_util = 1066888
gpu_tot_sim_cycle_parition_util    = 2852730
partiton_level_parallism_util =      21.9996
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 218704
partiton_replys_in_parallel_total    = 151568
L2_BW  =      19.4300 GB/Sec
L2_BW_total  =       5.4913 GB/Sec
gpu_total_sim_rate=14611

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1401869
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 547792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0033
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 546000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1396376
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 547792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1401869
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1987, 1672, 2213, 1873, 2212, 2214, 2575, 1455, 2188, 2071, 2109, 2015, 1812, 1732, 2266, 1726, 1387, 1842, 1216, 1703, 1900, 1878, 1346, 1439, 1750, 1766, 1785, 2087, 1606, 1992, 1873, 1527, 1723, 1000, 1799, 1511, 1156, 1000, 1446, 1692, 1252, 1635, 1342, 1195, 1579, 1539, 1866, 1588, 1333, 1131, 1188, 1353, 1199, 1736, 1421, 1498, 1374, 1154, 1002, 1315, 1623, 1472, 1384, 1245, 
gpgpu_n_tot_thrd_icount = 83218880
gpgpu_n_tot_w_icount = 2600590
gpgpu_n_stall_shd_mem = 157086
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 275821
gpgpu_n_mem_write_global = 94255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3075588
gpgpu_n_store_insn = 100960
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 17529344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 149515
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 2685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:414388	W0_Idle:124109835	W0_Scoreboard:88765231	W1:720464	W2:137593	W3:23073	W4:2896	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1716564
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2206568 {8:275821,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3770200 {40:94255,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 11798888 {40:265690,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 754040 {8:94255,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 513 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1578 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6391126 
mrq_lat_table:23802 	492 	612 	7569 	1828 	1183 	758 	420 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	336839 	23730 	230 	78 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	286487 	13639 	3838 	5379 	49370 	1993 	116 	165 	56 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	243408 	25456 	6572 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	83389 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1561 	94 	8 	10 	14 	18 	31 	32 	24 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        16        16        16        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        16        16        16        16        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    184663    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    202655    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    210163    197385    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.209302  2.258427  1.949495  2.275862  2.239130  2.098039  2.147368  2.244444  2.379310  2.084906  2.231579  2.267327  2.470588  2.426966  2.414634  2.837838 
dram[1]:  2.204301  2.377778  2.268293  2.142857  2.329412  2.448276  2.292683  2.258065  2.009091  2.207921  2.482759  2.411111  2.480000  2.224490  2.887324  2.325843 
dram[2]:  2.079208  2.649351  2.045455  2.028846  2.329545  2.198020  2.382022  2.322222  2.395604  2.211009  2.329670  2.316327  2.317647  2.766234  2.435294  2.364706 
dram[3]:  2.171429  2.253012  2.153061  1.979592  2.166667  2.202247  2.333333  2.142857  2.310000  2.322917  2.371134  2.428571  2.409639  2.373494  2.500000  2.617284 
dram[4]:  2.333333  2.192308  2.087912  2.097826  2.275862  2.170213  2.161616  2.125000  2.252874  2.219780  2.215054  2.430233  2.805195  2.512500  2.500000  2.472528 
dram[5]:  2.298851  2.202247  2.152174  2.411765  2.287234  2.348837  2.144444  2.115789  2.371134  2.244898  2.488636  2.417583  2.340659  2.446809  2.481482  2.627907 
dram[6]:  2.376344  2.130841  2.288889  2.058824  2.085106  2.136364  2.326531  2.137255  2.277228  2.425532  2.221154  2.245098  2.400000  2.737500  2.548780  2.415730 
dram[7]:  2.125000  2.129032  2.100000  2.321839  2.047619  2.366667  2.274725  2.145833  2.158416  2.397850  2.436782  2.330000  2.372093  2.550562  2.600000  2.390244 
dram[8]:  2.117021  2.440476  2.137255  2.285714  2.230000  2.100000  2.242105  2.141414  2.528090  2.235294  2.350515  2.469880  2.433333  2.397727  2.542169  2.500000 
dram[9]:  2.358025  2.275862  2.031915  2.104651  2.056075  2.067308  2.687500  2.325843  2.113402  2.128713  2.438202  2.548780  2.586207  2.466667  2.559524  2.581395 
dram[10]:  2.395062  2.076087  2.186047  2.082474  2.126316  2.292683  2.187500  2.448276  2.084112  2.216495  2.390805  2.318681  2.662162  2.517647  2.566265  2.675325 
average row locality = 36752/15959 = 2.302901
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       150       143       147       151       156       149       152       153       157       156       166       157       158       146       156 
dram[1]:       153       164       141       147       149       161       138       155       159       163       158       159       137       157       155       149 
dram[2]:       161       156       138       157       153       167       158       158       153       173       157       167       144       159       156       153 
dram[3]:       173       140       163       147       168       144       160       141       166       165       170       160       148       145       142       158 
dram[4]:       149       129       146       150       143       157       158       148       142       148       152       153       160       149       160       168 
dram[5]:       151       151       148       157       162       150       143       153       169       160       161       155       156       169       151       170 
dram[6]:       170       170       157       158       142       138       171       164       166       166       170       166       152       161       151       159 
dram[7]:       141       148       140       154       162       158       154       156       162       165       158       169       152       168       156       147 
dram[8]:       151       157       165       145       168       156       157       158       169       165       163       150       159       155       156       141 
dram[9]:       147       149       146       134       163       163       160       153       146       156       161       154       164       164       161       161 
dram[10]:       147       144       141       152       148       139       159       161       163       159       152       156       146       156       157       150 
total reads: 27280
bank skew: 173/129 = 1.34
chip skew: 2561/2412 = 1.06
number of total write accesses:
dram[0]:        48        51        50        51        55        58        55        50        54        64        56        63        53        58        52        54 
dram[1]:        52        50        45        48        49        52        50        55        62        60        58        58        49        61        50        58 
dram[2]:        49        48        42        54        52        55        54        51        65        68        55        60        53        54        51        48 
dram[3]:        55        47        48        47        53        52        50        54        65        58        60        61        52        52        53        54 
dram[4]:        47        42        44        43        55        47        56        56        54        54        54        56        56        52        55        57 
dram[5]:        49        45        50        48        53        52        50        48        61        60        58        65        57        61        50        56 
dram[6]:        51        58        49        52        54        50        57        54        64        62        61        63        52        58        58        56 
dram[7]:        46        50        49        48        53        55        53        50        56        58        54        64        52        59        52        49 
dram[8]:        48        48        53        47        55        54        56        54        56        63        65        55        60        56        55        49 
dram[9]:        44        49        45        47        57        52        55        54        59        59        56        55        61        58        54        61 
dram[10]:        47        47        47        50        54        49        51        52        60        56        56        55        51        58        56        56 
total reads: 9472
bank skew: 68/42 = 1.62
chip skew: 899/828 = 1.09
average mf latency per bank:
dram[0]:      18277     16019      9893     13111     12893     13434     15331     13002     16153     11381     17213     15497     20299     20066     18969     17935
dram[1]:      14723     17437     14415     13196     13018     14462      9547     16436     15588     15086     12580     14189     16666     14055     13276     15528
dram[2]:      15820     15121     15895     16002     18059     22976     14586     17889     15017     14685     14472     16602     16264     20384     18824     20265
dram[3]:      19281     14588     19485     14551     19440     15568     13684     14198     10774     14565     11339     14026     13354     16620     17414     20017
dram[4]:      15302     16842     16866     15560     12685     16162     15611     13740     12218     11372     16394     18479     23048     14383     19278     20591
dram[5]:      17251     18993     16681     10827     15514     14354     15473     15998     13843     10881     12264     16562     14292     18180     17212     14724
dram[6]:      19221     14579     15092     18201     12055     17258     13850     14975     18705     16300     12632     17696     18116     19772     21757     17944
dram[7]:      13788     12918      8939     14606     15621     12146     13860     15086     13667     13151     18570     17230     19466     20236     19341     19085
dram[8]:      13074     19950     16863     10688     19703     19026     17130     15239     16535     10692     14704     11795     20691     19876     20483     15494
dram[9]:      22210     14081     14113     17717     13792     15129     11957     19262     13494     18829     15393     14793     18062     16413     18721     16984
dram[10]:      15953     12842     13070     14896     11947     17370     16448     13811     12973     20606     13705     16045     14842     17318     21208     18994
maximum mf latency per bank:
dram[0]:     230680    185407    185489    266058    261165    261094    261029    261188    261141    256510    255102    185297    265958    272225    185459    254983
dram[1]:     265988    185428    193962    185330    261096    185460    266046    266052    261137    265880    248804    255107    185241    185353    185328    185430
dram[2]:     265982    185528    213550    185518    261117    266277    256191    261070    185581    265911    185292    256122    265781    265987    254946    254805
dram[3]:     257915    185412    266019    185528    261176    185328    261138    261109    185304    185379    185318    185240    185347    208804    185366    266321
dram[4]:     185447    265872    266075    185295    265948    261152    261124    185487    185422    185388    255082    185452    254975    185434    185475    185476
dram[5]:     185345    284595    266042    255346    261078    261156    261173    266130    185361    185259    185278    266154    185303    272169    254972    185435
dram[6]:     266112    193979    185510    265869    265544    261221    261173    261151    265865    265913    185446    255126    185399    255041    254937    185405
dram[7]:     185287    185366    184984    185369    265963    185520    261103    185515    261092    261201    255115    248157    256256    185414    254950    257910
dram[8]:     185333    265954    185421    185456    261219    261158    261141    261152    261082    185378    255108    166465    185323    254958    254917    185280
dram[9]:     266002    185577    185397    185405    261162    261140    261222    261183    185342    261109    185427    266010    185549    185317    254968    265815
dram[10]:     185309    166504    265804    258751    261094    261125    261089    261115    266035    261100    185456    256444    166411    185331    185407    185378
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264323 n_act=1460 n_pre=1444 n_req=3311 n_rd=9756 n_write=1157 bw_util=0.002999
n_activity=65539 dram_eff=0.333
bk0: 568a 7273228i bk1: 600a 7272750i bk2: 572a 7272613i bk3: 588a 7272652i bk4: 604a 7273248i bk5: 624a 7272376i bk6: 596a 7273165i bk7: 608a 7272853i bk8: 612a 7272958i bk9: 628a 7272196i bk10: 624a 7272302i bk11: 664a 7271745i bk12: 628a 7272603i bk13: 632a 7272738i bk14: 584a 7273565i bk15: 624a 7273152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.0074236
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264374 n_act=1424 n_pre=1408 n_req=3302 n_rd=9780 n_write=1154 bw_util=0.003005
n_activity=65478 dram_eff=0.334
bk0: 612a 7272966i bk1: 656a 7272567i bk2: 564a 7273072i bk3: 588a 7272308i bk4: 596a 7273168i bk5: 644a 7272582i bk6: 552a 7273744i bk7: 620a 7272234i bk8: 636a 7271753i bk9: 652a 7272417i bk10: 632a 7273068i bk11: 636a 7272479i bk12: 548a 7273802i bk13: 628a 7272772i bk14: 620a 7273744i bk15: 596a 7272439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00742099
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264060 n_act=1459 n_pre=1443 n_req=3369 n_rd=10040 n_write=1138 bw_util=0.003072
n_activity=66359 dram_eff=0.3369
bk0: 644a 7272556i bk1: 624a 7272706i bk2: 552a 7273517i bk3: 628a 7271997i bk4: 612a 7272963i bk5: 668a 7272370i bk6: 632a 7272749i bk7: 632a 7272467i bk8: 612a 7272048i bk9: 692a 7271368i bk10: 628a 7272289i bk11: 668a 7272014i bk12: 576a 7272853i bk13: 636a 7272974i bk14: 624a 7273216i bk15: 612a 7273350i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00894171
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264132 n_act=1465 n_pre=1449 n_req=3351 n_rd=9960 n_write=1134 bw_util=0.003049
n_activity=67767 dram_eff=0.3274
bk0: 692a 7271891i bk1: 560a 7273154i bk2: 652a 7272550i bk3: 588a 7272486i bk4: 672a 7272451i bk5: 576a 7273030i bk6: 640a 7272888i bk7: 564a 7272909i bk8: 664a 7271527i bk9: 660a 7271993i bk10: 680a 7272037i bk11: 640a 7271849i bk12: 592a 7273431i bk13: 580a 7273235i bk14: 568a 7273392i bk15: 632a 7272886i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.00756072
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264634 n_act=1412 n_pre=1396 n_req=3240 n_rd=9648 n_write=1050 bw_util=0.00294
n_activity=65455 dram_eff=0.3269
bk0: 596a 7272669i bk1: 516a 7273516i bk2: 584a 7273175i bk3: 600a 7273138i bk4: 572a 7273353i bk5: 628a 7273019i bk6: 632a 7272568i bk7: 592a 7272301i bk8: 568a 7273317i bk9: 592a 7272910i bk10: 608a 7272857i bk11: 612a 7272552i bk12: 640a 7273129i bk13: 596a 7273160i bk14: 640a 7272858i bk15: 672a 7272551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00675626
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264114 n_act=1444 n_pre=1428 n_req=3369 n_rd=10024 n_write=1130 bw_util=0.003065
n_activity=66304 dram_eff=0.3365
bk0: 604a 7273087i bk1: 604a 7273068i bk2: 592a 7272686i bk3: 628a 7272383i bk4: 648a 7272149i bk5: 600a 7272730i bk6: 572a 7272939i bk7: 612a 7272778i bk8: 676a 7271970i bk9: 640a 7272209i bk10: 644a 7272564i bk11: 620a 7271472i bk12: 624a 7271775i bk13: 676a 7271975i bk14: 604a 7273111i bk15: 680a 7272664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00845491
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7263661 n_act=1511 n_pre=1495 n_req=3460 n_rd=10244 n_write=1229 bw_util=0.003153
n_activity=68328 dram_eff=0.3358
bk0: 680a 7272282i bk1: 680a 7271663i bk2: 628a 7272230i bk3: 632a 7271460i bk4: 568a 7272689i bk5: 552a 7273063i bk6: 684a 7272295i bk7: 656a 7271911i bk8: 664a 7271426i bk9: 664a 7271590i bk10: 680a 7271894i bk11: 664a 7271732i bk12: 608a 7273554i bk13: 644a 7272880i bk14: 604a 7272665i bk15: 636a 7271912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.00958597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264168 n_act=1458 n_pre=1442 n_req=3338 n_rd=9960 n_write=1112 bw_util=0.003043
n_activity=66110 dram_eff=0.335
bk0: 564a 7272973i bk1: 592a 7272213i bk2: 560a 7273276i bk3: 616a 7272967i bk4: 648a 7272623i bk5: 632a 7272951i bk6: 616a 7272986i bk7: 624a 7272205i bk8: 648a 7272129i bk9: 660a 7272202i bk10: 632a 7272749i bk11: 676a 7271563i bk12: 608a 7272960i bk13: 672a 7271304i bk14: 624a 7272854i bk15: 588a 7272680i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.00785819
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7263993 n_act=1466 n_pre=1450 n_req=3389 n_rd=10060 n_write=1171 bw_util=0.003086
n_activity=66859 dram_eff=0.336
bk0: 604a 7272365i bk1: 628a 7273079i bk2: 660a 7272125i bk3: 580a 7272587i bk4: 672a 7272469i bk5: 624a 7272265i bk6: 628a 7272629i bk7: 632a 7272278i bk8: 676a 7272467i bk9: 660a 7272240i bk10: 652a 7272141i bk11: 600a 7272552i bk12: 636a 7272486i bk13: 620a 7272415i bk14: 624a 7272389i bk15: 564a 7272797i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00821927
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264204 n_act=1444 n_pre=1428 n_req=3348 n_rd=9928 n_write=1136 bw_util=0.00304
n_activity=65318 dram_eff=0.3388
bk0: 588a 7273102i bk1: 596a 7272628i bk2: 584a 7272962i bk3: 536a 7272897i bk4: 652a 7272839i bk5: 652a 7272564i bk6: 640a 7272929i bk7: 612a 7272735i bk8: 584a 7272515i bk9: 624a 7272175i bk10: 644a 7272676i bk11: 616a 7272683i bk12: 656a 7272606i bk13: 656a 7272199i bk14: 644a 7272741i bk15: 644a 7272427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00783428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7278140 n_nop=7264514 n_act=1417 n_pre=1401 n_req=3275 n_rd=9720 n_write=1088 bw_util=0.00297
n_activity=65619 dram_eff=0.3294
bk0: 588a 7273004i bk1: 576a 7273279i bk2: 564a 7273255i bk3: 608a 7272569i bk4: 592a 7273594i bk5: 556a 7273400i bk6: 636a 7272898i bk7: 644a 7272576i bk8: 652a 7272117i bk9: 636a 7272396i bk10: 608a 7272808i bk11: 624a 7272360i bk12: 584a 7273384i bk13: 624a 7272977i bk14: 628a 7273096i bk15: 600a 7273036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00676601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16317, Miss = 1197, Miss_rate = 0.073, Pending_hits = 612, Reservation_fails = 0
L2_cache_bank[1]: Access = 16506, Miss = 1242, Miss_rate = 0.075, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[2]: Access = 16389, Miss = 1190, Miss_rate = 0.073, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[3]: Access = 16534, Miss = 1255, Miss_rate = 0.076, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[4]: Access = 16391, Miss = 1220, Miss_rate = 0.074, Pending_hits = 576, Reservation_fails = 0
L2_cache_bank[5]: Access = 16844, Miss = 1290, Miss_rate = 0.077, Pending_hits = 573, Reservation_fails = 0
L2_cache_bank[6]: Access = 17014, Miss = 1290, Miss_rate = 0.076, Pending_hits = 587, Reservation_fails = 0
L2_cache_bank[7]: Access = 16424, Miss = 1200, Miss_rate = 0.073, Pending_hits = 571, Reservation_fails = 0
L2_cache_bank[8]: Access = 16401, Miss = 1210, Miss_rate = 0.074, Pending_hits = 601, Reservation_fails = 0
L2_cache_bank[9]: Access = 16510, Miss = 1202, Miss_rate = 0.073, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[10]: Access = 16697, Miss = 1241, Miss_rate = 0.074, Pending_hits = 572, Reservation_fails = 0
L2_cache_bank[11]: Access = 16975, Miss = 1265, Miss_rate = 0.075, Pending_hits = 605, Reservation_fails = 0
L2_cache_bank[12]: Access = 16863, Miss = 1279, Miss_rate = 0.076, Pending_hits = 606, Reservation_fails = 0
L2_cache_bank[13]: Access = 16931, Miss = 1282, Miss_rate = 0.076, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[14]: Access = 16578, Miss = 1225, Miss_rate = 0.074, Pending_hits = 585, Reservation_fails = 0
L2_cache_bank[15]: Access = 16670, Miss = 1265, Miss_rate = 0.076, Pending_hits = 578, Reservation_fails = 0
L2_cache_bank[16]: Access = 22051, Miss = 1288, Miss_rate = 0.058, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[17]: Access = 16380, Miss = 1227, Miss_rate = 0.075, Pending_hits = 569, Reservation_fails = 0
L2_cache_bank[18]: Access = 16627, Miss = 1248, Miss_rate = 0.075, Pending_hits = 574, Reservation_fails = 1
L2_cache_bank[19]: Access = 16195, Miss = 1234, Miss_rate = 0.076, Pending_hits = 566, Reservation_fails = 0
L2_cache_bank[20]: Access = 16350, Miss = 1213, Miss_rate = 0.074, Pending_hits = 567, Reservation_fails = 0
L2_cache_bank[21]: Access = 16625, Miss = 1217, Miss_rate = 0.073, Pending_hits = 578, Reservation_fails = 0
L2_total_cache_accesses = 370272
L2_total_cache_misses = 27280
L2_total_cache_miss_rate = 0.0737
L2_total_cache_pending_hits = 12800
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 244359
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 275821
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 94255
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=670760
icnt_total_pkts_simt_to_mem=464527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.71942
	minimum = 6
	maximum = 124
Network latency average = 8.43389
	minimum = 6
	maximum = 124
Slowest packet = 551696
Flit latency average = 7.90111
	minimum = 6
	maximum = 124
Slowest flit = 841863
Fragmentation average = 9.14478e-06
	minimum = 0
	maximum = 1
Injected packet rate average = 0.00409985
	minimum = 0.00319528 (at node 23)
	maximum = 0.00489086 (at node 34)
Accepted packet rate average = 0.00409985
	minimum = 0.00319528 (at node 23)
	maximum = 0.00489086 (at node 34)
Injected flit rate average = 0.00636761
	minimum = 0.00407635 (at node 23)
	maximum = 0.00910218 (at node 34)
Accepted flit rate average= 0.00636761
	minimum = 0.00577193 (at node 28)
	maximum = 0.00781011 (at node 21)
Injected packet length average = 1.55313
Accepted packet length average = 1.55313
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.2133 (11 samples)
	minimum = 6 (11 samples)
	maximum = 129.091 (11 samples)
Network latency average = 11.6259 (11 samples)
	minimum = 6 (11 samples)
	maximum = 92.4545 (11 samples)
Flit latency average = 11.7849 (11 samples)
	minimum = 6 (11 samples)
	maximum = 91.6364 (11 samples)
Fragmentation average = 8.31344e-07 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0.0909091 (11 samples)
Injected packet rate average = 0.0242295 (11 samples)
	minimum = 0.0193935 (11 samples)
	maximum = 0.0618319 (11 samples)
Accepted packet rate average = 0.0242295 (11 samples)
	minimum = 0.0193935 (11 samples)
	maximum = 0.0618319 (11 samples)
Injected flit rate average = 0.0364027 (11 samples)
	minimum = 0.0238672 (11 samples)
	maximum = 0.0840405 (11 samples)
Accepted flit rate average = 0.0364027 (11 samples)
	minimum = 0.0275229 (11 samples)
	maximum = 0.107852 (11 samples)
Injected packet size average = 1.50241 (11 samples)
Accepted packet size average = 1.50241 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 32 sec (3632 sec)
gpgpu_simulation_rate = 14611 (inst/sec)
gpgpu_simulation_rate = 1759 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 14708
gpu_sim_insn = 4715414
gpu_ipc =     320.6020
gpu_tot_sim_cycle = 6628022
gpu_tot_sim_insn = 57786064
gpu_tot_ipc =       8.7184
gpu_tot_issued_cta = 6132
max_total_param_size = 0
gpu_stall_dramfull = 776
gpu_stall_icnt2sh    = 21442
partiton_reqs_in_parallel = 323441
partiton_reqs_in_parallel_total    = 86230955
partiton_level_parallism =      21.9908
partiton_level_parallism_total  =      13.0589
partiton_reqs_in_parallel_util = 323441
partiton_reqs_in_parallel_util_total    = 86230955
gpu_sim_cycle_parition_util = 14708
gpu_tot_sim_cycle_parition_util    = 3919618
partiton_level_parallism_util =      21.9908
partiton_level_parallism_util_total  =      21.9998
partiton_replys_in_parallel = 39739
partiton_replys_in_parallel_total    = 370272
L2_BW  =     256.0934 GB/Sec
L2_BW_total  =       5.8634 GB/Sec
gpu_total_sim_rate=15634

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1523074
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 588672
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0030
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 586880
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1517581
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 588672
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1523074
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2167, 1837, 2393, 2038, 2392, 2394, 2755, 1620, 2368, 2251, 2274, 2195, 1992, 1912, 2446, 1906, 1567, 2007, 1381, 1883, 2080, 2043, 1526, 1604, 1930, 1946, 1965, 2267, 1786, 2172, 2053, 1707, 1903, 1180, 1979, 1691, 1336, 1180, 1626, 1872, 1432, 1815, 1522, 1375, 1759, 1719, 2046, 1768, 1513, 1281, 1368, 1533, 1379, 1886, 1601, 1678, 1554, 1319, 1182, 1495, 1803, 1637, 1564, 1425, 
gpgpu_n_tot_thrd_icount = 90705280
gpgpu_n_tot_w_icount = 2834540
gpgpu_n_stall_shd_mem = 452818
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 283992
gpgpu_n_mem_write_global = 125823
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 3337032
gpgpu_n_store_insn = 208404
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 18837504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 444766
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:909836	W0_Idle:124184305	W0_Scoreboard:88823776	W1:730221	W2:156150	W3:44314	W4:19336	W5:11264	W6:5808	W7:2431	W8:1034	W9:209	W10:44	W11:33	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1863696
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2271936 {8:283992,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5032920 {40:125823,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12125728 {40:273861,72:3227,136:6904,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1006584 {8:125823,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 513 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1446 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 6628021 
mrq_lat_table:24467 	503 	656 	7774 	1962 	1324 	910 	455 	87 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	371973 	28241 	310 	92 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	290171 	15021 	5143 	13245 	70697 	5897 	326 	212 	70 	909 	208 	2871 	1540 	738 	1425 	1499 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	250656 	26348 	6603 	413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	114957 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1590 	95 	8 	10 	14 	18 	31 	32 	24 	26 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        16        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        16        16        16        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        21        16        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        16        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        16        16        19        16        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        22        16        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        16        16        16        16        16        16        16 
dram[8]:        16        16        16        16        15        15        17        16        16        17        16        16        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        16        16        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226276    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    184663    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    202655    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    186800    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    210163    197385    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.209302  2.292135  1.930693  2.261364  2.239130  2.098039  2.147368  2.244444  2.517241  2.205607  2.343750  2.480392  2.500000  2.555556  2.421687  2.826667 
dram[1]:  2.212766  2.362637  2.268293  2.142857  2.329412  2.448276  2.277108  2.258065  2.187500  2.445544  2.611111  2.615385  2.461539  2.336735  2.888889  2.382022 
dram[2]:  2.079208  2.641026  2.045455  2.019048  2.329545  2.186275  2.366667  2.322222  2.586957  2.427273  2.457447  2.575758  2.458823  2.961039  2.441860  2.364706 
dram[3]:  2.171429  2.253012  2.153061  1.979592  2.166667  2.202247  2.333333  2.130435  2.594059  2.422680  2.558824  2.673913  2.554217  2.476191  2.493671  2.654321 
dram[4]:  2.310345  2.192308  2.087912  2.097826  2.275862  2.170213  2.161616  2.113402  2.415730  2.384615  2.302083  2.643678  2.910256  2.592592  2.494253  2.500000 
dram[5]:  2.298851  2.200000  2.152174  2.379310  2.273684  2.333333  2.131868  2.104167  2.591837  2.353535  2.674157  2.728261  2.467391  2.536842  2.487805  2.632184 
dram[6]:  2.414894  2.166667  2.288889  2.058824  2.085106  2.123595  2.326531  2.137255  2.446602  2.577320  2.429907  2.457143  2.430233  2.890244  2.542169  2.444444 
dram[7]:  2.159091  2.117021  2.100000  2.321839  2.047619  2.366667  2.274725  2.145833  2.274510  2.553191  2.574713  2.594059  2.425287  2.696629  2.592592  2.397590 
dram[8]:  2.117021  2.494118  2.137255  2.270588  2.217822  2.100000  2.252632  2.141414  2.688889  2.365385  2.618557  2.642857  3.478723  2.494505  2.552941  2.500000 
dram[9]:  2.358025  2.340909  2.031915  2.104651  2.056075  2.057143  2.700000  2.311111  2.306123  2.284314  2.554348  2.686747  2.655555  2.548387  2.588235  2.586207 
dram[10]:  2.419753  2.076087  2.186047  2.082474  2.103093  2.292683  2.187500  2.448276  2.250000  2.377551  2.533333  2.521739  2.746667  2.593023  2.571429  2.679487 
average row locality = 38139/16104 = 2.368294
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       142       151       143       147       151       156       149       152       157       162       161       175       159       163       147       157 
dram[1]:       154       164       141       147       149       161       138       155       168       171       165       167       139       161       156       151 
dram[2]:       161       156       138       157       153       167       158       158       160       182       164       176       148       164       157       153 
dram[3]:       173       140       163       147       168       144       160       141       176       169       181       169       152       149       143       159 
dram[4]:       150       129       146       150       143       157       158       148       148       153       157       161       164       152       161       170 
dram[5]:       151       152       148       157       162       150       143       153       177       165       168       166       161       173       152       171 
dram[6]:       173       172       157       158       142       138       171       164       173       173       180       176       154       167       152       161 
dram[7]:       142       148       140       154       162       158       154       156       167       171       163       179       155       173       157       148 
dram[8]:       151       159       165       145       168       156       157       158       175       171       173       156       166       161       158       141 
dram[9]:       147       151       146       134       163       163       160       153       153       162       167       159       169       169       163       162 
dram[10]:       147       144       141       152       148       139       159       161       170       165       159       163       149       159       158       151 
total reads: 27725
bank skew: 182/129 = 1.41
chip skew: 2611/2447 = 1.07
number of total write accesses:
dram[0]:        48        53        52        52        55        58        55        50        62        74        64        78        56        67        54        55 
dram[1]:        54        51        45        48        49        52        51        55        77        76        70        71        53        68        52        61 
dram[2]:        49        50        42        55        52        56        55        51        78        85        67        79        61        64        53        48 
dram[3]:        55        47        48        47        53        52        50        55        86        66        80        77        60        59        54        56 
dram[4]:        51        42        44        43        55        47        56        57        67        64        64        69        63        58        56        60 
dram[5]:        49        46        50        50        54        53        51        49        77        68        70        85        66        68        52        58 
dram[6]:        54        62        49        52        54        51        57        54        79        77        80        82        55        70        59        59 
dram[7]:        48        51        49        48        53        55        53        50        65        69        61        83        56        67        53        51 
dram[8]:        48        53        53        48        56        54        57        54        67        75        81        66       161        66        59        49 
dram[9]:        44        55        45        47        57        53        56        55        73        71        68        64        70        68        57        63 
dram[10]:        49        47        47        50        56        49        51        52        73        68        69        69        57        64        58        58 
total reads: 10414
bank skew: 161/42 = 3.83
chip skew: 1047/896 = 1.17
average mf latency per bank:
dram[0]:      18411     15918      9918     13171     13044     13584     15503     13180     15478     10848     16434     14215     19998     19009     18873     17944
dram[1]:      14640     17478     14553     13325     13184     14612      9683     16610     14248     13815     11767     13149     16332     13544     13265     15337
dram[2]:      15943     15097     16027     16037     18209     23019     14684     18062     13947     13426     13492     14976     15512     19215     18735     20444
dram[3]:      19386     14725     19600     14680     19585     15731     13850     14311      9684     14019     10181     12793     12782     15922     17419     19916
dram[4]:      15046     16988     16990     15691     12847     16322     15780     13842     11345     10793     15491     16993     22095     13948     19276     20303
dram[5]:      17383     18931     16802     10839     15590     14438     15574     16100     12717     10472     11483     14715     13572     17502     17140     14692
dram[6]:      18827     14322     15212     18324     12214     17336     14001     15143     17252     15052     11421     15910     17865     18440     21728     17715
dram[7]:      13713     12983      9078     14735     15772     12296     14050     15265     13049     12417     17814     15532     19011     19311     19344     18992
dram[8]:      13233     19423     17007     10785     19785     19190     17253     15443     15602     10126     13438     11143     19569     18667     20112     15706
dram[9]:      22349     13664     14249     17867     13943     15215     12082     19357     12455     17586     14422     14077     17172     15537     18462     16918
dram[10]:      15926     12981     13216     15022     11995     17545     16626     13979     12104     19223     12713     14797     14378     16781     21075     18889
maximum mf latency per bank:
dram[0]:     230680    185407    185489    266058    261165    261094    261029    261188    261141    256510    255102    185297    265958    272225    185459    254983
dram[1]:     265988    185428    193962    185330    261096    185460    266046    266052    261137    265880    248804    255107    185241    185353    185328    185430
dram[2]:     265982    185528    213550    185518    261117    266277    256191    261070    185581    265911    185292    256122    265781    265987    254946    254805
dram[3]:     257915    185412    266019    185528    261176    185328    261138    261109    185304    185379    185318    185240    185347    208804    185366    266321
dram[4]:     185447    265872    266075    185295    265948    261152    261124    185487    185422    185388    255082    185452    254975    185434    185475    185476
dram[5]:     185345    284595    266042    255346    261078    261156    261173    266130    185361    185259    185278    266154    185303    272169    254972    185435
dram[6]:     266112    193979    185510    265869    265544    261221    261173    261151    265865    265913    185446    255126    185399    255041    254937    185405
dram[7]:     185287    185366    184984    185369    265963    185520    261103    185515    261092    261201    255115    248157    256256    185414    254950    257910
dram[8]:     185333    265954    185421    185456    261219    261158    261141    261152    261082    185378    255108    166465    185323    254958    254917    185280
dram[9]:     266002    185577    185397    185405    261162    261140    261222    261183    185342    261109    185427    266010    185549    185317    254968    265815
dram[10]:     185309    166504    265804    258751    261094    261125    261089    261115    266035    261100    185456    256444    166411    185331    185407    185378
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291407 n_act=1470 n_pre=1454 n_req=3405 n_rd=9888 n_write=1230 bw_util=0.003044
n_activity=66778 dram_eff=0.333
bk0: 568a 7300535i bk1: 604a 7300030i bk2: 572a 7299847i bk3: 588a 7299924i bk4: 604a 7300554i bk5: 624a 7299683i bk6: 596a 7300472i bk7: 608a 7300162i bk8: 628a 7300097i bk9: 648a 7299296i bk10: 644a 7299440i bk11: 700a 7298795i bk12: 636a 7299846i bk13: 652a 7299928i bk14: 588a 7300836i bk15: 628a 7300423i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.00764772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291398 n_act=1437 n_pre=1421 n_req=3420 n_rd=9948 n_write=1245 bw_util=0.003064
n_activity=67052 dram_eff=0.3339
bk0: 616a 7300222i bk1: 656a 7299822i bk2: 564a 7300378i bk3: 588a 7299615i bk4: 596a 7300478i bk5: 644a 7299893i bk6: 552a 7301029i bk7: 620a 7299547i bk8: 672a 7298643i bk9: 684a 7299395i bk10: 660a 7300134i bk11: 668a 7299567i bk12: 556a 7300961i bk13: 644a 7299970i bk14: 624a 7300997i bk15: 604a 7299706i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.00810354
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291075 n_act=1470 n_pre=1454 n_req=3497 n_rd=10208 n_write=1242 bw_util=0.003135
n_activity=67813 dram_eff=0.3377
bk0: 644a 7299867i bk1: 624a 7299954i bk2: 552a 7300828i bk3: 628a 7299271i bk4: 612a 7300273i bk5: 668a 7299644i bk6: 632a 7300029i bk7: 632a 7299775i bk8: 640a 7299024i bk9: 728a 7298273i bk10: 656a 7299288i bk11: 704a 7299024i bk12: 592a 7300028i bk13: 656a 7300136i bk14: 628a 7300462i bk15: 612a 7300656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.00973438
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291147 n_act=1476 n_pre=1460 n_req=3479 n_rd=10136 n_write=1230 bw_util=0.003112
n_activity=69481 dram_eff=0.3272
bk0: 692a 7299198i bk1: 560a 7300462i bk2: 652a 7299859i bk3: 588a 7299796i bk4: 672a 7299763i bk5: 576a 7300342i bk6: 640a 7300200i bk7: 564a 7300187i bk8: 704a 7298438i bk9: 676a 7299095i bk10: 724a 7298927i bk11: 676a 7298904i bk12: 608a 7300653i bk13: 596a 7300440i bk14: 572a 7300660i bk15: 636a 7300163i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=45 avg=0.0083821
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291692 n_act=1426 n_pre=1410 n_req=3343 n_rd=9788 n_write=1133 bw_util=0.00299
n_activity=66878 dram_eff=0.3266
bk0: 600a 7299828i bk1: 516a 7300820i bk2: 584a 7300480i bk3: 600a 7300443i bk4: 572a 7300660i bk5: 628a 7300328i bk6: 632a 7299879i bk7: 592a 7299585i bk8: 592a 7300318i bk9: 612a 7300001i bk10: 628a 7299916i bk11: 644a 7299636i bk12: 656a 7300324i bk13: 608a 7300360i bk14: 644a 7300130i bk15: 680a 7299781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00724842
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291117 n_act=1459 n_pre=1443 n_req=3495 n_rd=10196 n_write=1234 bw_util=0.003129
n_activity=67837 dram_eff=0.337
bk0: 604a 7300395i bk1: 608a 7300342i bk2: 592a 7299997i bk3: 628a 7299610i bk4: 648a 7299425i bk5: 600a 7300010i bk6: 572a 7300219i bk7: 612a 7300058i bk8: 708a 7298950i bk9: 660a 7299284i bk10: 672a 7299621i bk11: 664a 7298434i bk12: 644a 7298920i bk13: 692a 7299164i bk14: 608a 7300357i bk15: 684a 7299910i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=40 avg=0.00912839
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7290613 n_act=1530 n_pre=1514 n_req=3605 n_rd=10444 n_write=1348 bw_util=0.003228
n_activity=70306 dram_eff=0.3354
bk0: 692a 7299514i bk1: 688a 7298865i bk2: 628a 7299534i bk3: 632a 7298768i bk4: 568a 7299999i bk5: 552a 7300342i bk6: 684a 7299607i bk7: 656a 7299225i bk8: 692a 7298370i bk9: 692a 7298505i bk10: 720a 7298792i bk11: 704a 7298657i bk12: 616a 7300788i bk13: 668a 7300000i bk14: 608a 7299932i bk15: 644a 7299151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=48 avg=0.0104766
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291248 n_act=1465 n_pre=1449 n_req=3439 n_rd=10108 n_write=1179 bw_util=0.00309
n_activity=67399 dram_eff=0.3349
bk0: 568a 7300263i bk1: 592a 7299493i bk2: 560a 7300581i bk3: 616a 7300274i bk4: 648a 7299930i bk5: 632a 7300259i bk6: 616a 7300294i bk7: 624a 7299513i bk8: 668a 7299193i bk9: 684a 7299235i bk10: 652a 7299961i bk11: 716a 7298597i bk12: 620a 7300195i bk13: 692a 7298502i bk14: 628a 7300126i bk15: 592a 7299938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.0082741
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7290893 n_act=1482 n_pre=1466 n_req=3607 n_rd=10240 n_write=1368 bw_util=0.003178
n_activity=68829 dram_eff=0.3373
bk0: 604a 7299669i bk1: 636a 7300311i bk2: 660a 7299432i bk3: 580a 7299861i bk4: 672a 7299748i bk5: 624a 7299574i bk6: 628a 7299931i bk7: 632a 7299590i bk8: 700a 7299339i bk9: 684a 7299099i bk10: 692a 7299258i bk11: 624a 7299680i bk12: 664a 7299290i bk13: 644a 7299468i bk14: 632a 7299600i bk15: 564a 7300099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=43 avg=0.00922106
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291219 n_act=1461 n_pre=1445 n_req=3467 n_rd=10084 n_write=1240 bw_util=0.0031
n_activity=66906 dram_eff=0.3385
bk0: 588a 7300404i bk1: 604a 7299817i bk2: 584a 7300268i bk3: 536a 7300206i bk4: 652a 7300150i bk5: 652a 7299843i bk6: 640a 7300234i bk7: 612a 7300021i bk8: 612a 7299508i bk9: 648a 7299200i bk10: 668a 7299729i bk11: 636a 7299842i bk12: 676a 7299740i bk13: 676a 7299286i bk14: 652a 7299967i bk15: 648a 7299669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.00854896
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7305449 n_nop=7291572 n_act=1429 n_pre=1413 n_req=3382 n_rd=9860 n_write=1175 bw_util=0.003021
n_activity=66914 dram_eff=0.3298
bk0: 588a 7300282i bk1: 576a 7300588i bk2: 564a 7300565i bk3: 608a 7299879i bk4: 592a 7300843i bk5: 556a 7300708i bk6: 636a 7300207i bk7: 644a 7299886i bk8: 680a 7299119i bk9: 660a 7299409i bk10: 636a 7299811i bk11: 652a 7299416i bk12: 596a 7300592i bk13: 636a 7300187i bk14: 632a 7300338i bk15: 604a 7300283i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=35 avg=0.00747469

========= L2 cache stats =========
L2_cache_bank[0]: Access = 17761, Miss = 1209, Miss_rate = 0.068, Pending_hits = 621, Reservation_fails = 1
L2_cache_bank[1]: Access = 17956, Miss = 1263, Miss_rate = 0.070, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[2]: Access = 17835, Miss = 1210, Miss_rate = 0.068, Pending_hits = 579, Reservation_fails = 1
L2_cache_bank[3]: Access = 17995, Miss = 1277, Miss_rate = 0.071, Pending_hits = 595, Reservation_fails = 0
L2_cache_bank[4]: Access = 17836, Miss = 1239, Miss_rate = 0.069, Pending_hits = 591, Reservation_fails = 0
L2_cache_bank[5]: Access = 18302, Miss = 1313, Miss_rate = 0.072, Pending_hits = 596, Reservation_fails = 5
L2_cache_bank[6]: Access = 18466, Miss = 1316, Miss_rate = 0.071, Pending_hits = 608, Reservation_fails = 0
L2_cache_bank[7]: Access = 17880, Miss = 1218, Miss_rate = 0.068, Pending_hits = 586, Reservation_fails = 0
L2_cache_bank[8]: Access = 17847, Miss = 1227, Miss_rate = 0.069, Pending_hits = 615, Reservation_fails = 2
L2_cache_bank[9]: Access = 17963, Miss = 1220, Miss_rate = 0.068, Pending_hits = 600, Reservation_fails = 1
L2_cache_bank[10]: Access = 18144, Miss = 1262, Miss_rate = 0.070, Pending_hits = 589, Reservation_fails = 0
L2_cache_bank[11]: Access = 18430, Miss = 1287, Miss_rate = 0.070, Pending_hits = 621, Reservation_fails = 0
L2_cache_bank[12]: Access = 18308, Miss = 1302, Miss_rate = 0.071, Pending_hits = 622, Reservation_fails = 1
L2_cache_bank[13]: Access = 18389, Miss = 1309, Miss_rate = 0.071, Pending_hits = 612, Reservation_fails = 1
L2_cache_bank[14]: Access = 18022, Miss = 1240, Miss_rate = 0.069, Pending_hits = 593, Reservation_fails = 0
L2_cache_bank[15]: Access = 18115, Miss = 1287, Miss_rate = 0.071, Pending_hits = 596, Reservation_fails = 4
L2_cache_bank[16]: Access = 31380, Miss = 1313, Miss_rate = 0.042, Pending_hits = 687, Reservation_fails = 0
L2_cache_bank[17]: Access = 17821, Miss = 1247, Miss_rate = 0.070, Pending_hits = 584, Reservation_fails = 2
L2_cache_bank[18]: Access = 18062, Miss = 1268, Miss_rate = 0.070, Pending_hits = 590, Reservation_fails = 2
L2_cache_bank[19]: Access = 17630, Miss = 1253, Miss_rate = 0.071, Pending_hits = 583, Reservation_fails = 3
L2_cache_bank[20]: Access = 17795, Miss = 1231, Miss_rate = 0.069, Pending_hits = 582, Reservation_fails = 0
L2_cache_bank[21]: Access = 18074, Miss = 1234, Miss_rate = 0.068, Pending_hits = 595, Reservation_fails = 0
L2_total_cache_accesses = 410011
L2_total_cache_misses = 27725
L2_total_cache_miss_rate = 0.0676
L2_total_cache_pending_hits = 13236
L2_total_cache_reservation_fails = 23
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 252530
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12594
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 18868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 116479
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 494
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8850
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 283992
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 125823
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=718670
icnt_total_pkts_simt_to_mem=535834
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.0963
	minimum = 6
	maximum = 823
Network latency average = 43.7924
	minimum = 6
	maximum = 576
Slowest packet = 743627
Flit latency average = 52.3968
	minimum = 6
	maximum = 575
Slowest flit = 1141297
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0540409
	minimum = 0.0421568 (at node 9)
	maximum = 0.317162 (at node 44)
Accepted packet rate average = 0.0540409
	minimum = 0.0421568 (at node 9)
	maximum = 0.317162 (at node 44)
Injected flit rate average = 0.0810614
	minimum = 0.0612973 (at node 46)
	maximum = 0.329775 (at node 44)
Accepted flit rate average= 0.0810614
	minimum = 0.0508601 (at node 9)
	maximum = 0.621711 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.7035 (12 samples)
	minimum = 6 (12 samples)
	maximum = 186.917 (12 samples)
Network latency average = 14.3064 (12 samples)
	minimum = 6 (12 samples)
	maximum = 132.75 (12 samples)
Flit latency average = 15.1692 (12 samples)
	minimum = 6 (12 samples)
	maximum = 131.917 (12 samples)
Fragmentation average = 7.62065e-07 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0.0833333 (12 samples)
Injected packet rate average = 0.0267138 (12 samples)
	minimum = 0.0212905 (12 samples)
	maximum = 0.0831094 (12 samples)
Accepted packet rate average = 0.0267138 (12 samples)
	minimum = 0.0212905 (12 samples)
	maximum = 0.0831094 (12 samples)
Injected flit rate average = 0.0401242 (12 samples)
	minimum = 0.0269864 (12 samples)
	maximum = 0.104518 (12 samples)
Accepted flit rate average = 0.0401242 (12 samples)
	minimum = 0.0294677 (12 samples)
	maximum = 0.150673 (12 samples)
Injected packet size average = 1.50201 (12 samples)
Accepted packet size average = 1.50201 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 1 min, 36 sec (3696 sec)
gpgpu_simulation_rate = 15634 (inst/sec)
gpgpu_simulation_rate = 1793 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 1143984
gpu_sim_insn = 8878634
gpu_ipc =       7.7612
gpu_tot_sim_cycle = 7999228
gpu_tot_sim_insn = 66664698
gpu_tot_ipc =       8.3339
gpu_tot_issued_cta = 6643
max_total_param_size = 0
gpu_stall_dramfull = 314457
gpu_stall_icnt2sh    = 1209998
partiton_reqs_in_parallel = 24853967
partiton_reqs_in_parallel_total    = 86554396
partiton_level_parallism =      21.7258
partiton_level_parallism_total  =      13.9274
partiton_reqs_in_parallel_util = 24853967
partiton_reqs_in_parallel_util_total    = 86554396
gpu_sim_cycle_parition_util = 1143620
gpu_tot_sim_cycle_parition_util    = 3934326
partiton_level_parallism_util =      21.7327
partiton_level_parallism_util_total  =      21.9396
partiton_replys_in_parallel = 863039
partiton_replys_in_parallel_total    = 410011
L2_BW  =      71.5065 GB/Sec
L2_BW_total  =      15.0846 GB/Sec
gpu_total_sim_rate=12621

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2428815
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0023
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 645904
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0028
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 644112
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2423322
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 645904
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2428815
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3628, 3426, 3976, 3469, 3941, 3829, 4346, 3123, 3691, 3921, 3699, 3853, 3642, 3559, 3985, 3598, 2836, 3259, 2587, 3195, 3278, 3357, 2679, 2581, 3098, 3208, 3029, 3532, 2767, 3214, 3212, 2959, 2969, 2155, 2781, 2560, 2360, 2180, 2708, 2833, 2331, 2814, 2541, 2161, 2828, 2682, 2940, 2801, 2432, 2189, 2192, 2307, 2410, 2788, 2462, 2771, 2515, 2248, 2145, 2293, 2764, 2733, 2594, 2351, 
gpgpu_n_tot_thrd_icount = 146538752
gpgpu_n_tot_w_icount = 4579336
gpgpu_n_stall_shd_mem = 1961516
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 873325
gpgpu_n_mem_write_global = 399529
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4402136
gpgpu_n_store_insn = 501133
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 20668928
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1947577
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9053
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2571269	W0_Idle:147414003	W0_Scoreboard:126306785	W1:1194393	W2:561744	W3:361284	W4:219292	W5:124758	W6:57488	W7:22291	W8:8621	W9:1678	W10:348	W11:259	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2027180
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6986600 {8:873325,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 15982664 {40:399508,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 45942184 {40:734240,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3196232 {8:399529,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1245 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1976 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 7999190 
mrq_lat_table:48499 	1255 	1578 	13908 	5703 	4636 	6094 	8216 	8758 	2750 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1115583 	115889 	10105 	4153 	1528 	1306 	4077 	2941 	4228 	4404 	8631 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	612195 	91246 	244807 	112851 	119808 	59221 	4380 	950 	540 	1465 	1319 	4028 	2938 	4228 	4404 	8631 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	465009 	177534 	214034 	16589 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	388663 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2137 	140 	15 	17 	19 	21 	40 	41 	36 	31 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        16        17        16        24        16        16        16        16 
dram[1]:        16        16        16        16        16        16        17        16        23        25        16        21        16        16        16        16 
dram[2]:        16        16        16        16        16        16        16        16        20        26        16        28        16        16        16        16 
dram[3]:        16        16        16        16        17        16        16        16        31        16        21        25        16        16        16        16 
dram[4]:        16        16        16        16        16        16        16        16        18        16        16        21        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        24        16        19        31        16        16        16        16 
dram[6]:        16        16        16        16        16        16        17        16        21        20        22        23        16        16        16        16 
dram[7]:        16        16        16        16        16        15        16        16        16        17        16        29        16        16        16        16 
dram[8]:        16        16        16        16        16        15        17        16        17        17        27        17        87        16        16        16 
dram[9]:        16        16        16        16        15        15        16        16        21        18        16        16        16        16        16        16 
dram[10]:        16        16        16        16        17        16        16        16        20        18        16        21        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.591743  2.647343  2.570048  2.940217  2.525822  2.581673  2.689320  2.640000  2.531707  2.468085  2.497758  2.690821  2.696035  2.722222  2.488095  2.674897 
dram[1]:  2.611111  2.732057  2.666667  2.575472  2.563981  2.579208  2.682292  2.621495  2.416327  2.384615  2.730570  2.599078  2.757282  2.489712  2.563559  2.470119 
dram[2]:  2.608889  2.773196  2.551546  2.522522  2.560748  2.362205  2.678049  2.526786  2.569444  2.528139  2.660000  2.506122  2.593361  2.960699  2.637555  2.669528 
dram[3]:  2.597403  2.715847  2.733668  2.571429  2.428030  2.534783  2.488688  2.473913  2.604445  2.490291  2.696682  2.653153  2.462121  2.557377  2.548117  2.630705 
dram[4]:  2.722222  2.621495  2.595238  2.774510  2.519480  2.560345  2.417040  2.511013  2.637255  2.507177  2.535714  2.551111  2.837963  2.619048  2.452471  2.511811 
dram[5]:  2.582960  2.660287  2.665000  2.770000  2.572034  2.547511  2.655000  2.425000  2.711009  2.459460  2.596154  2.810680  2.548780  2.579167  2.601732  2.556391 
dram[6]:  2.779817  2.623967  2.841837  2.650718  2.360169  2.384956  2.690583  2.561404  2.666667  2.530702  2.590308  2.658654  2.518672  2.957747  2.806452  2.659664 
dram[7]:  2.673469  2.703349  2.844660  2.864130  2.390946  2.587755  2.489451  2.422908  2.351695  2.701923  2.729064  2.515152  2.613445  2.839450  2.665289  2.666667 
dram[8]:  2.635514  2.823529  2.522727  2.882353  2.532408  2.385281  2.459460  2.627193  2.585253  2.663366  2.633929  2.613861  2.995745  2.634454  2.491935  2.767123 
dram[9]:  2.706731  2.708520  2.635897  2.757226  2.435897  2.461539  2.724638  2.561644  2.400922  2.536364  2.500000  2.725888  2.684647  2.564854  2.692308  2.647826 
dram[10]:  2.877551  2.632558  2.714286  2.825641  2.502304  2.556075  2.516279  2.720588  2.631068  2.672986  2.710784  2.541063  2.589286  2.510373  2.579832  2.638211 
average row locality = 101454/38898 = 2.608206
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       419       411       404       413       399       462       415       407       387       425       405       401       448       481       444       465 
dram[1]:       448       437       406       412       408       396       389       413       421       399       388       409       413       432       443       447 
dram[2]:       440       406       386       428       415       442       415       424       397       419       396       439       438       479       433       452 
dram[3]:       446       392       425       404       459       421       412       418       417       381       418       419       458       447       442       454 
dram[4]:       440       416       408       429       418       435       397       409       391       388       413       417       436       433       465       459 
dram[5]:       433       421       410       417       440       409       404       425       427       395       393       407       446       448       438       482 
dram[6]:       459       472       425       415       405       399       444       444       408       417       428       414       442       454       445       460 
dram[7]:       395       420       433       401       436       458       424       416       407       416       402       421       454       444       469       419 
dram[8]:       425       455       425       418       412       407       402       438       413       394       419       387       447       449       450       436 
dram[9]:       426       439       394       370       422       432       424       421       373       403       416       394       459       442       460       435 
dram[10]:       425       428       395       428       410       402       414       424       389       418       405       377       414       436       438       461 
total reads: 74515
bank skew: 482/370 = 1.30
chip skew: 6931/6661 = 1.04
number of total write accesses:
dram[0]:       146       137       128       128       139       186       139       121       132       155       152       156       164       205       183       185 
dram[1]:       163       134       130       134       133       125       126       148       171       159       139       155       155       173       162       173 
dram[2]:       147       132       109       132       133       158       134       142       158       165       136       175       187       199       171       170 
dram[3]:       154       105       119       136       182       162       138       151       169       132       151       170       192       177       167       180 
dram[4]:       148       145       137       137       164       159       142       161       147       136       155       157       177       172       180       179 
dram[5]:       143       135       123       137       167       154       127       157       164       151       147       172       181       171       163       198 
dram[6]:       147       163       132       139       152       140       156       140       152       160       160       139       165       176       164       173 
dram[7]:       129       145       153       126       145       176       166       134       148       146       152       160       168       175       176       149 
dram[8]:       139       169       130       121       135       144       144       161       148       144       171       141       257       178       168       170 
dram[9]:       137       165       120       107       148       144       140       140       148       155       159       143       188       171       170       174 
dram[10]:       139       138       118       123       133       145       127       131       153       146       148       149       166       169       176       188 
total reads: 26939
bank skew: 257/105 = 2.45
chip skew: 2520/2349 = 1.07
average mf latency per bank:
dram[0]:      28332     25367     26902     28604     25997     22079     25025     27774     23022     21400     26668     24447     26430     23074     23587     24663
dram[1]:      26571     29913     24848     24499     25055     24398     25200     25075     20846     20552     24947     22892     24514     23754     24403     24698
dram[2]:      26610     25802     26601     26964     27836     25658     25990     26319     24741     20636     25042     23431     22068     21486     25141     24343
dram[3]:      26634     26898     29357     27617     23012     24668     23833     26729     17247     22613     22773     22111     19761     22754     24624     26902
dram[4]:      26837     26635     27425     26099     26073     24835     23128     22195     24040     23552     24342     25187     24002     22503     24186     23032
dram[5]:      25766     27655     27117     25430     24803     23210     26810     24999     21680     17410     22854     25418     21133     23564     26307     23381
dram[6]:      27826     26070     25805     28487     23895     25792     24654     28167     24023     21154     22881     26803     24060     27400     27772     23717
dram[7]:      25756     24994     25913     27100     26358     23030     25018     24572     20600     20668     24197     24218     22293     23150     23678     24657
dram[8]:      27301     26878     26755     28070     31101     27602     23927     26686     21040     21424     24540     24200     24826     24315     25733     22415
dram[9]:      29929     24376     27044     29258     27433     24089     23833     27958     22720     23277     25145     24152     23708     21935     24610     22794
dram[10]:      28574     26907     31381     30055     25620     24802     26792     26401     20293     23938     25277     22955     21489     21434     24910     25137
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    187209    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    186640    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9390054 n_act=3531 n_pre=3515 n_req=9242 n_rd=27144 n_write=5414 bw_util=0.006905
n_activity=148681 dram_eff=0.438
bk0: 1676a 9400267i bk1: 1644a 9400812i bk2: 1616a 9402778i bk3: 1652a 9401051i bk4: 1596a 9403224i bk5: 1848a 9399830i bk6: 1660a 9404784i bk7: 1628a 9407171i bk8: 1548a 9403928i bk9: 1700a 9402091i bk10: 1620a 9401388i bk11: 1604a 9400991i bk12: 1792a 9398281i bk13: 1924a 9397575i bk14: 1776a 9399713i bk15: 1860a 9397600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142568
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9390782 n_act=3500 n_pre=3484 n_req=9041 n_rd=26644 n_write=5248 bw_util=0.006764
n_activity=146840 dram_eff=0.4344
bk0: 1792a 9400508i bk1: 1748a 9403158i bk2: 1624a 9405037i bk3: 1648a 9403762i bk4: 1632a 9403177i bk5: 1584a 9405689i bk6: 1556a 9405622i bk7: 1652a 9403933i bk8: 1684a 9400891i bk9: 1596a 9402049i bk10: 1552a 9406123i bk11: 1636a 9400944i bk12: 1652a 9402770i bk13: 1728a 9398917i bk14: 1772a 9402310i bk15: 1788a 9400146i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.125358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389983 n_act=3556 n_pre=3540 n_req=9257 n_rd=27236 n_write=5343 bw_util=0.00691
n_activity=150044 dram_eff=0.4343
bk0: 1760a 9400415i bk1: 1624a 9402885i bk2: 1544a 9405394i bk3: 1712a 9402278i bk4: 1660a 9405521i bk5: 1768a 9400258i bk6: 1660a 9407596i bk7: 1696a 9403980i bk8: 1588a 9401713i bk9: 1676a 9400239i bk10: 1584a 9403834i bk11: 1756a 9400357i bk12: 1752a 9398641i bk13: 1916a 9398407i bk14: 1732a 9400678i bk15: 1808a 9399750i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.133704
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389718 n_act=3620 n_pre=3604 n_req=9298 n_rd=27252 n_write=5464 bw_util=0.006939
n_activity=154084 dram_eff=0.4247
bk0: 1784a 9400267i bk1: 1568a 9403902i bk2: 1700a 9404171i bk3: 1616a 9402182i bk4: 1836a 9400546i bk5: 1684a 9400924i bk6: 1648a 9402877i bk7: 1672a 9403213i bk8: 1668a 9401819i bk9: 1524a 9404060i bk10: 1672a 9402405i bk11: 1676a 9399222i bk12: 1832a 9398672i bk13: 1788a 9398929i bk14: 1768a 9400472i bk15: 1816a 9398867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389996 n_act=3583 n_pre=3567 n_req=9250 n_rd=27016 n_write=5496 bw_util=0.006896
n_activity=151243 dram_eff=0.4299
bk0: 1760a 9401352i bk1: 1664a 9401784i bk2: 1632a 9403304i bk3: 1716a 9402964i bk4: 1672a 9403357i bk5: 1740a 9401022i bk6: 1588a 9404660i bk7: 1636a 9401605i bk8: 1564a 9402918i bk9: 1552a 9403573i bk10: 1652a 9400934i bk11: 1668a 9400442i bk12: 1744a 9399784i bk13: 1732a 9398836i bk14: 1860a 9396935i bk15: 1836a 9397211i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.141724
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389893 n_act=3566 n_pre=3550 n_req=9285 n_rd=27180 n_write=5469 bw_util=0.006925
n_activity=148554 dram_eff=0.4396
bk0: 1732a 9401102i bk1: 1684a 9400652i bk2: 1640a 9403892i bk3: 1668a 9401350i bk4: 1760a 9401763i bk5: 1636a 9403510i bk6: 1616a 9404642i bk7: 1700a 9404115i bk8: 1708a 9400353i bk9: 1580a 9402941i bk10: 1572a 9403492i bk11: 1628a 9398741i bk12: 1784a 9398301i bk13: 1792a 9399846i bk14: 1752a 9398100i bk15: 1928a 9397734i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.129685
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389426 n_act=3560 n_pre=3544 n_req=9389 n_rd=27724 n_write=5404 bw_util=0.007026
n_activity=151438 dram_eff=0.4375
bk0: 1836a 9401035i bk1: 1888a 9398529i bk2: 1700a 9402191i bk3: 1660a 9398986i bk4: 1620a 9402454i bk5: 1596a 9402099i bk6: 1776a 9403113i bk7: 1776a 9401668i bk8: 1632a 9401137i bk9: 1668a 9402108i bk10: 1712a 9400963i bk11: 1656a 9404466i bk12: 1768a 9398345i bk13: 1816a 9398739i bk14: 1780a 9398971i bk15: 1840a 9398029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14462
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9389921 n_act=3536 n_pre=3520 n_req=9263 n_rd=27260 n_write=5421 bw_util=0.006932
n_activity=148271 dram_eff=0.4408
bk0: 1580a 9402497i bk1: 1680a 9400657i bk2: 1732a 9400745i bk3: 1604a 9402121i bk4: 1744a 9400741i bk5: 1832a 9400799i bk6: 1696a 9403053i bk7: 1664a 9404337i bk8: 1628a 9400528i bk9: 1664a 9404305i bk10: 1608a 9401148i bk11: 1684a 9401765i bk12: 1816a 9400069i bk13: 1776a 9398512i bk14: 1876a 9399182i bk15: 1676a 9401381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136261
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9390097 n_act=3524 n_pre=3508 n_req=9297 n_rd=27108 n_write=5421 bw_util=0.006899
n_activity=148808 dram_eff=0.4372
bk0: 1700a 9401405i bk1: 1820a 9399329i bk2: 1700a 9401973i bk3: 1672a 9401781i bk4: 1648a 9403711i bk5: 1628a 9400943i bk6: 1608a 9403565i bk7: 1752a 9401232i bk8: 1652a 9401030i bk9: 1576a 9402598i bk10: 1676a 9400879i bk11: 1548a 9402045i bk12: 1788a 9401594i bk13: 1796a 9398259i bk14: 1800a 9400091i bk15: 1744a 9399392i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136287
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9390561 n_act=3501 n_pre=3485 n_req=9119 n_rd=26840 n_write=5271 bw_util=0.006811
n_activity=147896 dram_eff=0.4342
bk0: 1704a 9402736i bk1: 1756a 9400581i bk2: 1576a 9403772i bk3: 1480a 9404915i bk4: 1688a 9402436i bk5: 1728a 9402304i bk6: 1696a 9406247i bk7: 1684a 9404677i bk8: 1492a 9402166i bk9: 1612a 9402597i bk10: 1664a 9401586i bk11: 1576a 9402049i bk12: 1836a 9400006i bk13: 1768a 9398734i bk14: 1840a 9400843i bk15: 1740a 9399705i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135898
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9429658 n_nop=9391056 n_act=3422 n_pre=3406 n_req=9013 n_rd=26656 n_write=5118 bw_util=0.006739
n_activity=146767 dram_eff=0.433
bk0: 1700a 9402130i bk1: 1712a 9402007i bk2: 1580a 9403722i bk3: 1712a 9404554i bk4: 1640a 9404120i bk5: 1608a 9401530i bk6: 1656a 9405860i bk7: 1696a 9404591i bk8: 1556a 9402451i bk9: 1672a 9405179i bk10: 1620a 9401805i bk11: 1508a 9401781i bk12: 1656a 9400724i bk13: 1744a 9399720i bk14: 1752a 9400550i bk15: 1844a 9397080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56962, Miss = 3321, Miss_rate = 0.058, Pending_hits = 813, Reservation_fails = 1
L2_cache_bank[1]: Access = 57563, Miss = 3465, Miss_rate = 0.060, Pending_hits = 784, Reservation_fails = 0
L2_cache_bank[2]: Access = 56961, Miss = 3316, Miss_rate = 0.058, Pending_hits = 753, Reservation_fails = 1
L2_cache_bank[3]: Access = 57114, Miss = 3345, Miss_rate = 0.059, Pending_hits = 762, Reservation_fails = 0
L2_cache_bank[4]: Access = 56785, Miss = 3320, Miss_rate = 0.058, Pending_hits = 760, Reservation_fails = 0
L2_cache_bank[5]: Access = 57687, Miss = 3489, Miss_rate = 0.060, Pending_hits = 785, Reservation_fails = 5
L2_cache_bank[6]: Access = 57935, Miss = 3477, Miss_rate = 0.060, Pending_hits = 787, Reservation_fails = 2
L2_cache_bank[7]: Access = 57130, Miss = 3336, Miss_rate = 0.058, Pending_hits = 784, Reservation_fails = 0
L2_cache_bank[8]: Access = 57418, Miss = 3368, Miss_rate = 0.059, Pending_hits = 800, Reservation_fails = 3
L2_cache_bank[9]: Access = 57604, Miss = 3386, Miss_rate = 0.059, Pending_hits = 797, Reservation_fails = 1
L2_cache_bank[10]: Access = 57578, Miss = 3391, Miss_rate = 0.059, Pending_hits = 761, Reservation_fails = 3
L2_cache_bank[11]: Access = 57727, Miss = 3404, Miss_rate = 0.059, Pending_hits = 796, Reservation_fails = 0
L2_cache_bank[12]: Access = 57590, Miss = 3456, Miss_rate = 0.060, Pending_hits = 808, Reservation_fails = 2
L2_cache_bank[13]: Access = 58054, Miss = 3475, Miss_rate = 0.060, Pending_hits = 789, Reservation_fails = 1
L2_cache_bank[14]: Access = 57323, Miss = 3420, Miss_rate = 0.060, Pending_hits = 775, Reservation_fails = 1
L2_cache_bank[15]: Access = 57214, Miss = 3395, Miss_rate = 0.059, Pending_hits = 784, Reservation_fails = 4
L2_cache_bank[16]: Access = 70240, Miss = 3393, Miss_rate = 0.048, Pending_hits = 862, Reservation_fails = 0
L2_cache_bank[17]: Access = 56879, Miss = 3384, Miss_rate = 0.059, Pending_hits = 776, Reservation_fails = 2
L2_cache_bank[18]: Access = 56869, Miss = 3374, Miss_rate = 0.059, Pending_hits = 769, Reservation_fails = 3
L2_cache_bank[19]: Access = 56598, Miss = 3336, Miss_rate = 0.059, Pending_hits = 753, Reservation_fails = 4
L2_cache_bank[20]: Access = 56661, Miss = 3290, Miss_rate = 0.058, Pending_hits = 746, Reservation_fails = 0
L2_cache_bank[21]: Access = 57158, Miss = 3374, Miss_rate = 0.059, Pending_hits = 767, Reservation_fails = 1
L2_total_cache_accesses = 1273050
L2_total_cache_misses = 74515
L2_total_cache_miss_rate = 0.0585
L2_total_cache_pending_hits = 17211
L2_total_cache_reservation_fails = 34
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 797984
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 383299
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 652
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15578
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 34
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 873325
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 399529
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2491140
icnt_total_pkts_simt_to_mem=1672626
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.6193
	minimum = 6
	maximum = 889
Network latency average = 24.2239
	minimum = 6
	maximum = 868
Slowest packet = 1153770
Flit latency average = 21.2737
	minimum = 6
	maximum = 866
Slowest flit = 1827266
Fragmentation average = 0.034871
	minimum = 0
	maximum = 498
Injected packet rate average = 0.0150883
	minimum = 0.0129158 (at node 14)
	maximum = 0.0173364 (at node 41)
Accepted packet rate average = 0.0150883
	minimum = 0.0129158 (at node 14)
	maximum = 0.0173364 (at node 41)
Injected flit rate average = 0.025431
	minimum = 0.016985 (at node 14)
	maximum = 0.0359765 (at node 37)
Accepted flit rate average= 0.025431
	minimum = 0.022329 (at node 46)
	maximum = 0.0299725 (at node 2)
Injected packet length average = 1.68548
Accepted packet length average = 1.68548
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 22.1586 (13 samples)
	minimum = 6 (13 samples)
	maximum = 240.923 (13 samples)
Network latency average = 15.0693 (13 samples)
	minimum = 6 (13 samples)
	maximum = 189.308 (13 samples)
Flit latency average = 15.6388 (13 samples)
	minimum = 6 (13 samples)
	maximum = 188.385 (13 samples)
Fragmentation average = 0.00268309 (13 samples)
	minimum = 0 (13 samples)
	maximum = 38.3846 (13 samples)
Injected packet rate average = 0.0258195 (13 samples)
	minimum = 0.0206463 (13 samples)
	maximum = 0.07805 (13 samples)
Accepted packet rate average = 0.0258195 (13 samples)
	minimum = 0.0206463 (13 samples)
	maximum = 0.07805 (13 samples)
Injected flit rate average = 0.038994 (13 samples)
	minimum = 0.0262171 (13 samples)
	maximum = 0.0992459 (13 samples)
Accepted flit rate average = 0.038994 (13 samples)
	minimum = 0.0289185 (13 samples)
	maximum = 0.141389 (13 samples)
Injected packet size average = 1.51025 (13 samples)
Accepted packet size average = 1.51025 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 28 min, 2 sec (5282 sec)
gpgpu_simulation_rate = 12621 (inst/sec)
gpgpu_simulation_rate = 1514 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 15144
gpu_sim_insn = 5472444
gpu_ipc =     361.3605
gpu_tot_sim_cycle = 8236522
gpu_tot_sim_insn = 72137142
gpu_tot_ipc =       8.7582
gpu_tot_issued_cta = 7154
max_total_param_size = 0
gpu_stall_dramfull = 314586
gpu_stall_icnt2sh    = 1210184
partiton_reqs_in_parallel = 333039
partiton_reqs_in_parallel_total    = 111408363
partiton_level_parallism =      21.9915
partiton_level_parallism_total  =      13.5666
partiton_reqs_in_parallel_util = 333039
partiton_reqs_in_parallel_util_total    = 111408363
gpu_sim_cycle_parition_util = 15144
gpu_tot_sim_cycle_parition_util    = 5077946
partiton_level_parallism_util =      21.9915
partiton_level_parallism_util_total  =      21.9398
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 1273050
L2_BW  =     255.7053 GB/Sec
L2_BW_total  =      15.1201 GB/Sec
gpu_total_sim_rate=13481

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2551415
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0022
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 686784
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0026
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 684992
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2545922
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 686784
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2551415
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3808, 3606, 4156, 3649, 4121, 4009, 4526, 3303, 3871, 4101, 3879, 4033, 3822, 3739, 4165, 3778, 3016, 3439, 2767, 3375, 3458, 3537, 2859, 2761, 3278, 3388, 3209, 3712, 2947, 3394, 3392, 3139, 3113, 2299, 2925, 2704, 2504, 2324, 2852, 2977, 2475, 2958, 2685, 2305, 2972, 2826, 3084, 2945, 2576, 2333, 2336, 2451, 2554, 2932, 2606, 2915, 2659, 2392, 2289, 2437, 2908, 2877, 2738, 2495, 
gpgpu_n_tot_thrd_icount = 154123360
gpgpu_n_tot_w_icount = 4816355
gpgpu_n_stall_shd_mem = 2268831
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881496
gpgpu_n_mem_write_global = 432213
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 4663580
gpgpu_n_store_insn = 911389
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 21977088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2254666
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 9279
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3087720	W0_Idle:147490241	W0_Scoreboard:126365798	W1:1194393	W2:561755	W3:361284	W4:219353	W5:124978	W6:58203	W7:24007	W8:12163	W9:7068	W10:9247	W11:11094	W12:13211	W13:13244	W14:11165	W15:8140	W16:5720	W17:3630	W18:1991	W19:891	W20:308	W21:110	W22:66	W23:22	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2174312
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7051968 {8:881496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17290024 {40:432192,72:8,136:13,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46269024 {40:742411,72:36609,136:102476,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3457704 {8:432213,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1245 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1922 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 8236521 
mrq_lat_table:51924 	1319 	1803 	14686 	5969 	4780 	6316 	8387 	8758 	2750 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1149679 	122562 	10171 	4173 	1528 	1306 	4077 	2941 	4228 	4404 	8631 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	2 	615806 	92664 	246178 	120766 	141903 	63430 	4569 	988 	549 	1465 	1319 	4028 	2938 	4228 	4404 	8631 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	472457 	178254 	214037 	16589 	187 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2167 	141 	15 	17 	19 	21 	40 	41 	36 	31 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        16        16        16        16        16        16        30        21        37        24        16        16        23        16 
dram[1]:        16        16        16        16        16        16        17        16        30        30        16        21        16        16        16        32 
dram[2]:        16        16        16        16        16        16        16        16        29        26        16        28        16        44        16        25 
dram[3]:        16        16        16        16        17        16        16        16        31        29        21        25        16        16        16        16 
dram[4]:        16        16        16        26        16        16        16        16        18        29        16        44        16        16        16        16 
dram[5]:        16        16        16        16        16        16        16        16        29        29        27        46        16        17        39        39 
dram[6]:        16        16        16        16        16        16        17        16        29        20        41        48        16        16        16        40 
dram[7]:        25        16        16        16        16        15        16        16        24        17        28        43        16        22        16        16 
dram[8]:        16        16        16        29        16        15        17        16        30        17        40        17        87        18        39        16 
dram[9]:        16        16        16        16        15        15        16        16        21        32        16        16        17        16        25        16 
dram[10]:        16        16        16        25        17        16        16        16        33        32        29        46        16        16        16        16 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  2.777273  2.815166  2.665094  3.015790  2.525822  2.581673  2.681159  2.640000  2.657005  2.543568  2.659292  2.894231  2.885965  2.897233  2.650980  2.836066 
dram[1]:  2.778723  2.919048  2.775610  2.735849  2.556604  2.584158  2.682292  2.613954  2.522267  2.495763  2.932990  2.772727  2.946860  2.655738  2.728034  2.614173 
dram[2]:  2.783186  2.964103  2.615385  2.644144  2.560748  2.366142  2.678049  2.524444  2.668182  2.619658  2.837438  2.682927  2.764463  3.129870  2.821739  2.838983 
dram[3]:  2.754310  2.891304  2.859297  2.706161  2.422642  2.534783  2.493213  2.467532  2.718062  2.610577  2.878505  2.843049  2.614232  2.722449  2.720833  2.789256 
dram[4]:  2.889908  2.751152  2.694836  2.918660  2.519480  2.560345  2.417040  2.511013  2.765854  2.625592  2.728889  2.726872  3.027650  2.777778  2.621212  2.682353 
dram[5]:  2.775785  2.852381  2.835821  2.925000  2.572034  2.540540  2.655000  2.419087  2.822727  2.571429  2.759434  3.000000  2.716599  2.740741  2.773504  2.698885 
dram[6]:  2.963470  2.777778  2.939698  2.832536  2.354430  2.384956  2.683036  2.561404  2.783019  2.627706  2.751092  2.866667  2.685951  3.149533  2.986238  2.817427 
dram[7]:  2.843434  2.882076  2.918660  2.956757  2.373984  2.591837  2.489451  2.416667  2.445833  2.822967  2.865385  2.682403  2.765690  2.990950  2.823045  2.850467 
dram[8]:  2.827907  2.977478  2.654546  3.000000  2.532408  2.385281  2.459460  2.627193  2.703196  2.783251  2.792035  2.812808  3.481172  2.765432  2.637450  2.919643 
dram[9]:  2.909091  2.866071  2.702020  2.902857  2.435897  2.461539  2.721154  2.561644  2.536697  2.662162  2.660944  2.905000  2.802419  2.723140  2.843882  2.835498 
dram[10]:  3.030457  2.805556  2.830688  2.915000  2.495413  2.541667  2.516279  2.720588  2.769231  2.802817  2.898551  2.741627  2.782222  2.690083  2.761506  2.799197 
average row locality = 106749/39186 = 2.724162
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       434       426       414       423       399       462       415       407       397       435       421       417       464       497       460       481 
dram[1]:       462       451       417       423       408       396       389       413       431       409       404       425       429       448       459       463 
dram[2]:       454       419       391       436       415       442       415       424       407       429       412       455       454       495       449       468 
dram[3]:       459       404       433       415       459       421       412       418       427       391       434       435       474       463       458       470 
dram[4]:       455       429       417       442       418       435       397       409       401       398       429       433       452       449       481       475 
dram[5]:       448       436       421       427       440       409       404       425       437       405       409       423       462       464       454       498 
dram[6]:       475       487       434       427       405       399       444       444       418       427       444       430       458       470       461       476 
dram[7]:       409       435       443       408       436       458       424       416       417       426       418       437       470       460       485       435 
dram[8]:       439       468       436       428       412       407       402       438       423       404       435       403       464       465       466       452 
dram[9]:       442       453       401       380       422       432       424       421       384       414       432       410       475       458       476       451 
dram[10]:       437       442       402       437       410       402       414       424       400       429       421       393       430       452       454       477 
total reads: 76316
bank skew: 498/380 = 1.31
chip skew: 7099/6824 = 1.04
number of total write accesses:
dram[0]:       177       168       151       150       139       186       140       121       153       178       180       185       194       236       216       211 
dram[1]:       191       162       152       157       134       126       126       149       192       180       165       185       181       200       193       201 
dram[2]:       175       159       119       151       133       159       134       144       180       184       164       205       215       228       200       202 
dram[3]:       180       128       136       156       183       162       139       152       190       152       182       199       224       204       195       205 
dram[4]:       175       168       157       168       164       159       142       161       166       156       185       186       205       201       211       209 
dram[5]:       171       163       149       158       167       155       127       158       184       171       176       204       209       202       195       228 
dram[6]:       174       188       151       165       153       140       157       140       172       180       186       172       192       204       190       203 
dram[7]:       154       176       167       139       148       177       166       135       170       164       178       188       191       201       201       175 
dram[8]:       169       193       148       142       135       144       144       161       169       161       196       168       368       207       196       202 
dram[9]:       166       189       134       128       148       144       142       140       169       177       188       171       220       201       198       204 
dram[10]:       160       164       133       146       134       147       127       131       176       168       179       180       196       199       206       220 
total reads: 30433
bank skew: 368/119 = 3.09
chip skew: 2903/2666 = 1.09
average mf latency per bank:
dram[0]:      26246     23451     25376     27052     26059     22130     25045     27844     21813     20326     24800     22703     24643     21648     21939     23225
dram[1]:      24905     27909     23453     23108     25071     24417     25272     25098     19888     19552     23197     21253     22892     22242     22707     23121
dram[2]:      24877     24066     25867     25768     27896     25670     26057     26292     23477     19738     23221     21876     20681     20206     23461     22658
dram[3]:      25052     25182     28114     26167     23027     24724     23860     26747     16456     21453     21118     20622     18460     21347     23029     25329
dram[4]:      25092     25075     26086     24262     26130     24890     23198     22260     22895     22364     22601     23437     22458     21008     22606     21544
dram[5]:      24023     25719     25404     24127     24858     23228     26879     25019     20713     16589     21180     23551     19809     21962     24426     21955
dram[6]:      26027     24570     24616     26706     23910     25853     24676     28231     22885     20190     21436     24710     22533     25673     26046     22175
dram[7]:      24027     23164     24937     26160     26283     23046     25085     24597     19568     19772     22583     22599     21043     21744     22328     23032
dram[8]:      25384     25421     25484     26596     31171     27667     24014     26759     20041     20503     23045     22479     23329     22756     24099     20842
dram[9]:      27763     22980     26032     27530     27494     24152     23820     28030     21501     22067     23408     22415     22134     20469     23068     21256
dram[10]:      27046     25181     30142     28452     25639     24775     26865     26470     19186     22701     23383     21160     19976     19980     23233     23463
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258089    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258205    261070    258048    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258080    258259    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    187209    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    257846    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    186640    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417042 n_act=3567 n_pre=3551 n_req=9737 n_rd=27808 n_write=5809 bw_util=0.007109
n_activity=154665 dram_eff=0.4347
bk0: 1736a 9427932i bk1: 1704a 9428378i bk2: 1656a 9430514i bk3: 1692a 9428694i bk4: 1596a 9431333i bk5: 1848a 9427947i bk6: 1660a 9432863i bk7: 1628a 9435291i bk8: 1588a 9431566i bk9: 1740a 9429504i bk10: 1684a 9428952i bk11: 1668a 9428554i bk12: 1856a 9425829i bk13: 1988a 9425154i bk14: 1840a 9427248i bk15: 1924a 9425242i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.14329
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417815 n_act=3524 n_pre=3508 n_req=9521 n_rd=27308 n_write=5622 bw_util=0.006964
n_activity=152542 dram_eff=0.4317
bk0: 1848a 9428172i bk1: 1804a 9430799i bk2: 1668a 9432764i bk3: 1692a 9431500i bk4: 1632a 9431255i bk5: 1584a 9433783i bk6: 1556a 9433738i bk7: 1652a 9432020i bk8: 1724a 9428518i bk9: 1636a 9429644i bk10: 1616a 9433718i bk11: 1700a 9428440i bk12: 1716a 9430394i bk13: 1792a 9426592i bk14: 1836a 9429902i bk15: 1852a 9427756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.12647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417070 n_act=3578 n_pre=3562 n_req=9717 n_rd=27860 n_write=5707 bw_util=0.007098
n_activity=155557 dram_eff=0.4316
bk0: 1816a 9428072i bk1: 1676a 9430582i bk2: 1564a 9433360i bk3: 1744a 9430136i bk4: 1660a 9433639i bk5: 1768a 9428370i bk6: 1660a 9435718i bk7: 1696a 9432062i bk8: 1628a 9429266i bk9: 1716a 9427849i bk10: 1648a 9431460i bk11: 1820a 9427950i bk12: 1816a 9426297i bk13: 1980a 9426013i bk14: 1796a 9428354i bk15: 1872a 9427331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134434
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9416818 n_act=3639 n_pre=3623 n_req=9760 n_rd=27892 n_write=5805 bw_util=0.007126
n_activity=159528 dram_eff=0.4225
bk0: 1836a 9427960i bk1: 1616a 9431627i bk2: 1732a 9432053i bk3: 1660a 9429985i bk4: 1836a 9428630i bk5: 1684a 9429043i bk6: 1648a 9430990i bk7: 1672a 9431302i bk8: 1708a 9429461i bk9: 1564a 9431666i bk10: 1736a 9429944i bk11: 1740a 9426844i bk12: 1896a 9426225i bk13: 1852a 9426516i bk14: 1832a 9428109i bk15: 1880a 9426535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13745
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417042 n_act=3608 n_pre=3592 n_req=9733 n_rd=27680 n_write=5855 bw_util=0.007092
n_activity=156808 dram_eff=0.4277
bk0: 1820a 9428995i bk1: 1716a 9429511i bk2: 1668a 9431020i bk3: 1768a 9430551i bk4: 1672a 9431468i bk5: 1740a 9429135i bk6: 1588a 9432775i bk7: 1636a 9429724i bk8: 1604a 9430622i bk9: 1592a 9431201i bk10: 1716a 9428496i bk11: 1732a 9428018i bk12: 1808a 9427409i bk13: 1796a 9426387i bk14: 1924a 9424478i bk15: 1900a 9424838i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.142318
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9416904 n_act=3591 n_pre=3575 n_req=9779 n_rd=27848 n_write=5859 bw_util=0.007128
n_activity=154430 dram_eff=0.4365
bk0: 1792a 9428790i bk1: 1744a 9428238i bk2: 1684a 9431638i bk3: 1708a 9429168i bk4: 1760a 9429881i bk5: 1636a 9431599i bk6: 1616a 9432763i bk7: 1700a 9432208i bk8: 1748a 9427977i bk9: 1620a 9430608i bk10: 1636a 9430980i bk11: 1692a 9426280i bk12: 1848a 9425949i bk13: 1856a 9427362i bk14: 1816a 9425717i bk15: 1992a 9425335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130644
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9416454 n_act=3582 n_pre=3566 n_req=9866 n_rd=28396 n_write=5779 bw_util=0.007227
n_activity=157327 dram_eff=0.4344
bk0: 1900a 9428718i bk1: 1948a 9426243i bk2: 1736a 9429978i bk3: 1708a 9426750i bk4: 1620a 9430542i bk5: 1596a 9430217i bk6: 1776a 9431197i bk7: 1776a 9429787i bk8: 1672a 9428749i bk9: 1708a 9429684i bk10: 1776a 9428526i bk11: 1720a 9431986i bk12: 1832a 9426008i bk13: 1880a 9426385i bk14: 1844a 9426686i bk15: 1904a 9425659i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.145302
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9416988 n_act=3567 n_pre=3551 n_req=9707 n_rd=27908 n_write=5763 bw_util=0.00712
n_activity=153927 dram_eff=0.4375
bk0: 1636a 9430218i bk1: 1740a 9428255i bk2: 1772a 9428568i bk3: 1632a 9430034i bk4: 1744a 9428766i bk5: 1832a 9428903i bk6: 1696a 9431170i bk7: 1664a 9432427i bk8: 1668a 9428059i bk9: 1704a 9431964i bk10: 1672a 9428737i bk11: 1748a 9429336i bk12: 1880a 9427746i bk13: 1840a 9426131i bk14: 1940a 9426905i bk15: 1740a 9429039i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136913
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417066 n_act=3552 n_pre=3536 n_req=9845 n_rd=27768 n_write=5855 bw_util=0.00711
n_activity=155011 dram_eff=0.4338
bk0: 1756a 9429181i bk1: 1872a 9427053i bk2: 1744a 9429812i bk3: 1712a 9429576i bk4: 1648a 9431824i bk5: 1628a 9429059i bk6: 1608a 9431685i bk7: 1752a 9429353i bk8: 1692a 9428474i bk9: 1616a 9430089i bk10: 1740a 9428592i bk11: 1612a 9429715i bk12: 1856a 9429077i bk13: 1860a 9425829i bk14: 1864a 9427779i bk15: 1808a 9426940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137469
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9417591 n_act=3532 n_pre=3516 n_req=9594 n_rd=27500 n_write=5638 bw_util=0.007008
n_activity=153728 dram_eff=0.4311
bk0: 1768a 9430388i bk1: 1812a 9428285i bk2: 1604a 9431642i bk3: 1520a 9432693i bk4: 1688a 9430551i bk5: 1728a 9430422i bk6: 1696a 9434321i bk7: 1684a 9432799i bk8: 1536a 9429815i bk9: 1656a 9430152i bk10: 1728a 9429037i bk11: 1640a 9429577i bk12: 1900a 9427509i bk13: 1832a 9426343i bk14: 1904a 9428395i bk15: 1804a 9427296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137051
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9457777 n_nop=9418108 n_act=3447 n_pre=3431 n_req=9490 n_rd=27296 n_write=5495 bw_util=0.006934
n_activity=152428 dram_eff=0.4302
bk0: 1748a 9429832i bk1: 1768a 9429662i bk2: 1608a 9431685i bk3: 1748a 9432268i bk4: 1640a 9432189i bk5: 1608a 9429558i bk6: 1656a 9433976i bk7: 1696a 9432710i bk8: 1600a 9430046i bk9: 1716a 9432715i bk10: 1684a 9429292i bk11: 1572a 9429281i bk12: 1720a 9428357i bk13: 1808a 9427333i bk14: 1816a 9428142i bk15: 1908a 9424657i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134523

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58450, Miss = 3404, Miss_rate = 0.058, Pending_hits = 885, Reservation_fails = 1
L2_cache_bank[1]: Access = 59051, Miss = 3548, Miss_rate = 0.060, Pending_hits = 853, Reservation_fails = 4
L2_cache_bank[2]: Access = 58449, Miss = 3399, Miss_rate = 0.058, Pending_hits = 815, Reservation_fails = 7
L2_cache_bank[3]: Access = 58602, Miss = 3428, Miss_rate = 0.058, Pending_hits = 828, Reservation_fails = 7
L2_cache_bank[4]: Access = 58273, Miss = 3397, Miss_rate = 0.058, Pending_hits = 821, Reservation_fails = 0
L2_cache_bank[5]: Access = 59175, Miss = 3568, Miss_rate = 0.060, Pending_hits = 852, Reservation_fails = 11
L2_cache_bank[6]: Access = 59423, Miss = 3556, Miss_rate = 0.060, Pending_hits = 856, Reservation_fails = 5
L2_cache_bank[7]: Access = 58618, Miss = 3417, Miss_rate = 0.058, Pending_hits = 844, Reservation_fails = 1
L2_cache_bank[8]: Access = 58906, Miss = 3450, Miss_rate = 0.059, Pending_hits = 869, Reservation_fails = 3
L2_cache_bank[9]: Access = 59092, Miss = 3470, Miss_rate = 0.059, Pending_hits = 865, Reservation_fails = 2
L2_cache_bank[10]: Access = 59066, Miss = 3475, Miss_rate = 0.059, Pending_hits = 830, Reservation_fails = 7
L2_cache_bank[11]: Access = 59215, Miss = 3487, Miss_rate = 0.059, Pending_hits = 866, Reservation_fails = 3
L2_cache_bank[12]: Access = 59078, Miss = 3539, Miss_rate = 0.060, Pending_hits = 859, Reservation_fails = 4
L2_cache_bank[13]: Access = 59542, Miss = 3560, Miss_rate = 0.060, Pending_hits = 857, Reservation_fails = 4
L2_cache_bank[14]: Access = 58810, Miss = 3502, Miss_rate = 0.060, Pending_hits = 821, Reservation_fails = 5
L2_cache_bank[15]: Access = 58698, Miss = 3475, Miss_rate = 0.059, Pending_hits = 838, Reservation_fails = 9
L2_cache_bank[16]: Access = 79893, Miss = 3477, Miss_rate = 0.044, Pending_hits = 1003, Reservation_fails = 1
L2_cache_bank[17]: Access = 58355, Miss = 3465, Miss_rate = 0.059, Pending_hits = 836, Reservation_fails = 4
L2_cache_bank[18]: Access = 58348, Miss = 3456, Miss_rate = 0.059, Pending_hits = 832, Reservation_fails = 6
L2_cache_bank[19]: Access = 58074, Miss = 3419, Miss_rate = 0.059, Pending_hits = 816, Reservation_fails = 6
L2_cache_bank[20]: Access = 58145, Miss = 3368, Miss_rate = 0.058, Pending_hits = 813, Reservation_fails = 3
L2_cache_bank[21]: Access = 58642, Miss = 3456, Miss_rate = 0.059, Pending_hits = 837, Reservation_fails = 4
L2_total_cache_accesses = 1313905
L2_total_cache_misses = 76316
L2_total_cache_miss_rate = 0.0581
L2_total_cache_pending_hits = 18696
L2_total_cache_reservation_fails = 97
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 806155
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 16411
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 58930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 412697
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2137
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17379
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 97
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 881496
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 432213
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=2540166
icnt_total_pkts_simt_to_mem=1746165
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.9219
	minimum = 6
	maximum = 729
Network latency average = 44.128
	minimum = 6
	maximum = 565
Slowest packet = 2548909
Flit latency average = 52.7576
	minimum = 6
	maximum = 564
Slowest flit = 4169904
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0539589
	minimum = 0.0422638 (at node 27)
	maximum = 0.318728 (at node 44)
Accepted packet rate average = 0.0539589
	minimum = 0.0422638 (at node 27)
	maximum = 0.318728 (at node 44)
Injected flit rate average = 0.0809384
	minimum = 0.0608862 (at node 45)
	maximum = 0.330978 (at node 44)
Accepted flit rate average= 0.0809384
	minimum = 0.0507165 (at node 27)
	maximum = 0.625206 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.4274 (14 samples)
	minimum = 6 (14 samples)
	maximum = 275.786 (14 samples)
Network latency average = 17.1449 (14 samples)
	minimum = 6 (14 samples)
	maximum = 216.143 (14 samples)
Flit latency average = 18.2901 (14 samples)
	minimum = 6 (14 samples)
	maximum = 215.214 (14 samples)
Fragmentation average = 0.00249144 (14 samples)
	minimum = 0 (14 samples)
	maximum = 35.6429 (14 samples)
Injected packet rate average = 0.0278295 (14 samples)
	minimum = 0.0221904 (14 samples)
	maximum = 0.0952413 (14 samples)
Accepted packet rate average = 0.0278295 (14 samples)
	minimum = 0.0221904 (14 samples)
	maximum = 0.0952413 (14 samples)
Injected flit rate average = 0.04199 (14 samples)
	minimum = 0.0286934 (14 samples)
	maximum = 0.115798 (14 samples)
Accepted flit rate average = 0.04199 (14 samples)
	minimum = 0.0304755 (14 samples)
	maximum = 0.175947 (14 samples)
Injected packet size average = 1.50883 (14 samples)
Accepted packet size average = 1.50883 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 29 min, 11 sec (5351 sec)
gpgpu_simulation_rate = 13481 (inst/sec)
gpgpu_simulation_rate = 1539 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 1043867
gpu_sim_insn = 17757560
gpu_ipc =      17.0113
gpu_tot_sim_cycle = 9507611
gpu_tot_sim_insn = 89894702
gpu_tot_ipc =       9.4550
gpu_tot_issued_cta = 7665
max_total_param_size = 0
gpu_stall_dramfull = 1905464
gpu_stall_icnt2sh    = 7102400
partiton_reqs_in_parallel = 21374196
partiton_reqs_in_parallel_total    = 111741402
partiton_level_parallism =      20.4760
partiton_level_parallism_total  =      14.0010
partiton_reqs_in_parallel_util = 21374196
partiton_reqs_in_parallel_util_total    = 111741402
gpu_sim_cycle_parition_util = 1041263
gpu_tot_sim_cycle_parition_util    = 5093090
partiton_level_parallism_util =      20.5272
partiton_level_parallism_util_total  =      21.7000
partiton_replys_in_parallel = 1970440
partiton_replys_in_parallel_total    = 1313905
L2_BW  =     178.9176 GB/Sec
L2_BW_total  =      32.7425 GB/Sec
gpu_total_sim_rate=12263

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3624972
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 744016
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0024
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 742224
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3619479
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 744016
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3624972
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5548, 5392, 5754, 5324, 5766, 5720, 6306, 5097, 5637, 5625, 5508, 5855, 5478, 5618, 5952, 5306, 4546, 4854, 4167, 4820, 4726, 5186, 4311, 4115, 4550, 4829, 4624, 5171, 4375, 4753, 4914, 4684, 4220, 3424, 4094, 3915, 3601, 3398, 3840, 4209, 3689, 4044, 3833, 3390, 4044, 3992, 4324, 3998, 3682, 3417, 3456, 3487, 3562, 3947, 3691, 3967, 3769, 3617, 3287, 3528, 4029, 3869, 3855, 3620, 
gpgpu_n_tot_thrd_icount = 220107936
gpgpu_n_tot_w_icount = 6878373
gpgpu_n_stall_shd_mem = 8032263
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2246519
gpgpu_n_mem_write_global = 1037630
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7327570
gpgpu_n_store_insn = 1611429
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 23808512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7979688
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47689
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9309508	W0_Idle:169022778	W0_Scoreboard:154992548	W1:1436475	W2:730017	W3:514168	W4:369114	W5:266777	W6:185257	W7:134898	W8:110132	W9:99973	W10:108427	W11:112779	W12:118319	W13:110590	W14:87958	W15:63275	W16:42390	W17:26514	W18:13906	W19:6135	W20:2140	W21:755	W22:440	W23:138	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2337796
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 17972152 {8:2246519,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41513712 {40:1037516,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 136691096 {40:1683569,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8301040 {8:1037630,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1854 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9507573 
mrq_lat_table:96440 	2727 	3325 	23731 	11258 	9557 	13801 	20744 	22627 	7723 	369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2633648 	542444 	25353 	15031 	2713 	3350 	6499 	11264 	10830 	16457 	16551 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	867870 	245441 	1028552 	464136 	289158 	289191 	25677 	4154 	3028 	2377 	3282 	6468 	11188 	10786 	16445 	16551 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	673059 	523363 	889395 	146463 	13983 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	605417 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2739 	249 	97 	60 	39 	37 	44 	48 	49 	38 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        38        20        16        16        16        16        16        30        21        37        45        46        47        25        42 
dram[1]:        42        42        29        37        16        16        17        16        30        30        42        29        42        43        33        32 
dram[2]:        42        40        16        28        16        16        16        16        29        26        35        46        44        44        45        25 
dram[3]:        39        35        27        31        17        16        16        16        31        29        32        45        35        43        44        41 
dram[4]:        41        28        27        26        16        16        16        16        29        29        46        44        44        28        47        46 
dram[5]:        44        43        37        34        16        16        16        16        29        29        27        46        44        29        39        39 
dram[6]:        43        40        18        39        16        16        17        16        29        20        41        48        43        44        42        40 
dram[7]:        25        44        22        20        16        16        16        16        24        28        28        43        39        22        41        42 
dram[8]:        44        37        30        29        16        16        17        16        30        27        40        43        87        18        39        27 
dram[9]:        45        38        16        26        16        16        16        16        32        32        30        40        17        39        25        46 
dram[10]:        33        40        23        25        17        16        16        16        33        32        29        46        46        46        46        37 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.034913  3.072165  3.128767  3.406340  2.820574  2.894737  2.947781  2.767500  2.864865  2.812183  2.774436  2.943299  3.087886  3.045553  2.916115  2.967672 
dram[1]:  3.061275  3.057935  3.077128  3.177898  2.869249  3.083333  2.964865  2.794258  2.792079  2.651163  3.019499  2.933842  3.203655  2.970721  2.986607  2.917211 
dram[2]:  3.004902  3.002445  3.024064  3.067669  2.940150  2.760626  2.876263  2.915212  2.862694  2.837150  2.886598  2.795775  3.086331  3.174888  3.006977  3.079545 
dram[3]:  2.932084  3.061170  3.245856  3.045113  2.820000  2.860241  2.932467  2.698376  2.865482  2.864499  2.974937  3.015113  2.907127  3.032258  2.928251  3.096244 
dram[4]:  3.103896  2.989848  3.156499  3.244032  2.831382  2.780488  2.765133  2.791962  2.925730  2.838196  2.893204  2.933661  3.177185  3.057416  2.934924  2.909678 
dram[5]:  2.987654  3.102041  3.253406  3.372549  2.901408  2.815421  2.863753  2.842105  2.936709  2.762402  2.963351  3.054404  3.025822  3.009174  3.026786  2.861570 
dram[6]:  3.072815  3.143939  3.269231  3.169312  2.792541  2.764840  2.932668  2.875610  3.005525  2.781726  2.915459  2.969388  3.125000  3.237037  3.011364  3.047404 
dram[7]:  3.086487  3.179221  3.255208  3.220056  2.716814  2.849315  2.808411  2.717391  2.649165  2.994475  3.047745  2.917500  3.048951  3.197561  3.079646  3.166253 
dram[8]:  3.010152  3.031175  3.125984  3.427746  2.875931  2.742389  2.767555  2.820388  2.973046  3.029155  2.962500  2.907928  3.397701  3.072261  2.970655  3.241206 
dram[9]:  3.000000  3.113924  3.131367  3.472843  2.651982  2.770787  2.907217  2.768322  2.762274  2.873385  2.921914  3.134503  3.040632  2.973214  3.057143  3.025346 
dram[10]:  3.270195  3.063776  3.241667  3.278552  2.802353  2.982097  2.817500  2.921875  3.051429  2.984127  3.007936  2.941952  3.117073  2.943567  3.011521  3.024887 
average row locality = 212302/71264 = 2.979092
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       916       907       867       892       881       937       864       859       796       828       823       833       957       993       960      1002 
dram[1]:       937       933       873       886       891       875       844       876       836       828       811       842       905       944       974       976 
dram[2]:       936       916       867       909       893       918       869       892       813       831       832       865       928       998       949       984 
dram[3]:       947       895       902       897       929       888       860       870       830       798       865       862       964       954       961       968 
dram[4]:       926       903       895       918       892       918       855       872       811       802       861       859       942       932       986       982 
dram[5]:       922       919       892       896       908       890       859       870       847       790       831       850       938       953       981      1001 
dram[6]:       960       955       902       896       882       892       898       903       814       817       879       858       944       955       969       986 
dram[7]:       877       920       925       876       922       928       886       863       823       816       842       850       954       949      1009       944 
dram[8]:       910       952       899       902       887       879       854       881       828       793       859       824       951       955       973       954 
dram[9]:       922       927       872       832       898       917       872       884       787       818       848       802       966       959       959       956 
dram[10]:       910       923       881       895       891       880       871       870       794       835       838       814       920       942       954       974 
total reads: 157643
bank skew: 1009/787 = 1.28
chip skew: 14510/14192 = 1.02
number of total write accesses:
dram[0]:       301       285       275       290       298       328       265       248       264       280       284       309       343       411       361       375 
dram[1]:       312       281       284       293       294       272       253       292       292       312       273       311       322       375       364       363 
dram[2]:       290       312       264       315       286       316       270       277       292       284       288       326       359       418       344       371 
dram[3]:       305       256       273       318       340       299       269       293       299       259       322       335       382       362       345       351 
dram[4]:       269       275       295       305       317       336       287       309       292       268       331       335       367       346       367       371 
dram[5]:       288       297       302       308       328       315       255       264       313       268       301       329       351       359       375       384 
dram[6]:       306       290       288       302       316       319       278       276       274       279       328       306       356       356       356       364 
dram[7]:       265       304       325       280       306       320       316       262       287       268       307       317       354       362       383       332 
dram[8]:       276       312       292       284       272       292       289       281       275       246       326       313       527       363       343       336 
dram[9]:       293       303       296       255       306       316       256       287       282       294       312       270       381       373       325       357 
dram[10]:       264       278       286       282       300       286       256       252       274       293       299       301       358       362       353       363 
total reads: 54659
bank skew: 527/246 = 2.14
chip skew: 5070/4807 = 1.05
average mf latency per bank:
dram[0]:      30609     28504     29845     30111     28996     27933     31182     33377     30865     29647     30210     28745     26785     25054     26357     26948
dram[1]:      28853     30930     28645     29058     28922     29323     31939     29901     29446     28342     31086     28041     27087     25406     26267     26610
dram[2]:      29251     27963     29396     28697     30468     28761     31194     31726     30423     28987     29178     27921     25553     24293     27942     26221
dram[3]:      29033     29455     31295     29193     26917     28723     30775     31707     27213     31141     28069     27563     24205     25533     27415     28056
dram[4]:      30132     30374     29813     28637     29985     27562     30245     29276     30266     30447     27691     28025     26186     26235     27114     26055
dram[5]:      29043     29319     29279     28272     27295     27503     32546     32765     28989     27918     28365     29145     24790     25828     26941     26224
dram[6]:      28504     29808     29228     30123     28500     28168     31346     33022     31257     29381     27520     29290     25244     27022     27845     26488
dram[7]:      29294     28103     28815     29693     28729     27784     29801     31046     29197     29511     29474     28649     24663     25945     25894     27669
dram[8]:      30483     29481     29011     30662     32048     30266     30281     32679     29838     31414     28349     27751     26499     26007     28243     26697
dram[9]:      31040     28168     28879     31264     29290     27223     31515     32138     30369     29909     29352     29219     25036     24791     28026     26182
dram[10]:      30877     29991     30762     30728     28620     29189     32740     32247     29020     30985     29356     29071     25157     24154     27117     27142
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258266    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258237    261070    258181    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258216    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    187209    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    258544    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11314277 n_act=6490 n_pre=6474 n_req=19232 n_rd=57260 n_write=11583 bw_util=0.01208
n_activity=288003 dram_eff=0.4781
bk0: 3664a 11331637i bk1: 3628a 11332540i bk2: 3468a 11334423i bk3: 3568a 11335118i bk4: 3524a 11333412i bk5: 3748a 11331714i bk6: 3456a 11337367i bk7: 3436a 11337587i bk8: 3184a 11336467i bk9: 3312a 11335633i bk10: 3292a 11334621i bk11: 3332a 11328952i bk12: 3828a 11328064i bk13: 3972a 11324290i bk14: 3840a 11329200i bk15: 4008a 11324448i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.296948
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11314730 n_act=6445 n_pre=6429 n_req=19124 n_rd=56924 n_write=11556 bw_util=0.01202
n_activity=287755 dram_eff=0.476
bk0: 3748a 11330565i bk1: 3732a 11333744i bk2: 3492a 11338754i bk3: 3544a 11337940i bk4: 3564a 11333566i bk5: 3500a 11336466i bk6: 3376a 11338684i bk7: 3504a 11333060i bk8: 3344a 11337428i bk9: 3312a 11333847i bk10: 3244a 11337400i bk11: 3368a 11332988i bk12: 3620a 11333504i bk13: 3776a 11328957i bk14: 3896a 11329050i bk15: 3904a 11328843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313559 n_act=6561 n_pre=6545 n_req=19412 n_rd=57600 n_write=11819 bw_util=0.01218
n_activity=291633 dram_eff=0.4761
bk0: 3744a 11330585i bk1: 3664a 11329874i bk2: 3468a 11337236i bk3: 3636a 11329309i bk4: 3572a 11336433i bk5: 3672a 11328361i bk6: 3476a 11340905i bk7: 3568a 11335770i bk8: 3252a 11335484i bk9: 3324a 11333870i bk10: 3328a 11335966i bk11: 3460a 11333626i bk12: 3712a 11328388i bk13: 3992a 11328240i bk14: 3796a 11330418i bk15: 3936a 11327369i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293105
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313603 n_act=6573 n_pre=6557 n_req=19398 n_rd=57560 n_write=11791 bw_util=0.01217
n_activity=294960 dram_eff=0.4702
bk0: 3788a 11331264i bk1: 3580a 11333901i bk2: 3608a 11335636i bk3: 3588a 11332418i bk4: 3716a 11334212i bk5: 3552a 11333968i bk6: 3440a 11335370i bk7: 3480a 11334932i bk8: 3320a 11337677i bk9: 3192a 11339530i bk10: 3460a 11332317i bk11: 3448a 11331019i bk12: 3856a 11328818i bk13: 3816a 11326306i bk14: 3844a 11330847i bk15: 3872a 11327547i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313561 n_act=6576 n_pre=6560 n_req=19424 n_rd=57416 n_write=11971 bw_util=0.01218
n_activity=294021 dram_eff=0.472
bk0: 3704a 11335701i bk1: 3612a 11333506i bk2: 3580a 11334666i bk3: 3672a 11332342i bk4: 3568a 11330640i bk5: 3672a 11328165i bk6: 3420a 11336733i bk7: 3488a 11334746i bk8: 3244a 11333932i bk9: 3208a 11334798i bk10: 3444a 11331395i bk11: 3436a 11331208i bk12: 3768a 11328462i bk13: 3728a 11328482i bk14: 3944a 11327609i bk15: 3928a 11327412i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298165
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313856 n_act=6503 n_pre=6487 n_req=19384 n_rd=57388 n_write=11850 bw_util=0.01215
n_activity=288882 dram_eff=0.4794
bk0: 3688a 11332288i bk1: 3676a 11329284i bk2: 3568a 11337360i bk3: 3584a 11332909i bk4: 3632a 11333956i bk5: 3560a 11332644i bk6: 3436a 11336892i bk7: 3480a 11339444i bk8: 3388a 11331571i bk9: 3160a 11338545i bk10: 3324a 11333980i bk11: 3400a 11329843i bk12: 3752a 11331947i bk13: 3812a 11328319i bk14: 3924a 11325044i bk15: 4004a 11326312i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.287948
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313277 n_act=6494 n_pre=6478 n_req=19504 n_rd=58040 n_write=11795 bw_util=0.01226
n_activity=292340 dram_eff=0.4778
bk0: 3840a 11329230i bk1: 3820a 11327818i bk2: 3608a 11334481i bk3: 3584a 11329992i bk4: 3528a 11331020i bk5: 3568a 11331030i bk6: 3592a 11339660i bk7: 3612a 11332187i bk8: 3256a 11337976i bk9: 3268a 11335254i bk10: 3516a 11332474i bk11: 3432a 11334836i bk12: 3776a 11325476i bk13: 3820a 11328401i bk14: 3876a 11326484i bk15: 3944a 11326464i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302473
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11313781 n_act=6482 n_pre=6466 n_req=19372 n_rd=57536 n_write=11819 bw_util=0.01217
n_activity=289746 dram_eff=0.4787
bk0: 3508a 11332721i bk1: 3680a 11332420i bk2: 3700a 11329535i bk3: 3504a 11331405i bk4: 3688a 11332540i bk5: 3712a 11328317i bk6: 3544a 11336443i bk7: 3452a 11337810i bk8: 3292a 11332084i bk9: 3264a 11338005i bk10: 3368a 11334130i bk11: 3400a 11333042i bk12: 3816a 11330594i bk13: 3796a 11330007i bk14: 4036a 11327557i bk15: 3776a 11330149i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11314481 n_act=6403 n_pre=6387 n_req=19328 n_rd=57204 n_write=11609 bw_util=0.01208
n_activity=289273 dram_eff=0.4758
bk0: 3640a 11332547i bk1: 3808a 11330346i bk2: 3596a 11332095i bk3: 3608a 11330772i bk4: 3548a 11334061i bk5: 3516a 11328515i bk6: 3416a 11334697i bk7: 3524a 11334381i bk8: 3312a 11331996i bk9: 3172a 11337890i bk10: 3436a 11329822i bk11: 3296a 11330884i bk12: 3804a 11329534i bk13: 3820a 11327493i bk14: 3892a 11331410i bk15: 3816a 11329630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290375
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11314770 n_act=6454 n_pre=6438 n_req=19125 n_rd=56876 n_write=11546 bw_util=0.01201
n_activity=287781 dram_eff=0.4755
bk0: 3688a 11333440i bk1: 3708a 11331348i bk2: 3488a 11333378i bk3: 3328a 11336675i bk4: 3592a 11332963i bk5: 3668a 11330482i bk6: 3488a 11341017i bk7: 3536a 11335578i bk8: 3148a 11336050i bk9: 3272a 11336641i bk10: 3392a 11332281i bk11: 3208a 11335131i bk12: 3864a 11328630i bk13: 3836a 11326503i bk14: 3836a 11333708i bk15: 3824a 11332225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289743
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11396084 n_nop=11315459 n_act=6284 n_pre=6268 n_req=18999 n_rd=56768 n_write=11305 bw_util=0.01195
n_activity=285135 dram_eff=0.4775
bk0: 3640a 11330687i bk1: 3692a 11332400i bk2: 3524a 11332634i bk3: 3580a 11337050i bk4: 3564a 11334724i bk5: 3520a 11330296i bk6: 3484a 11339311i bk7: 3480a 11337532i bk8: 3176a 11337660i bk9: 3340a 11336321i bk10: 3352a 11335346i bk11: 3256a 11330552i bk12: 3680a 11330117i bk13: 3768a 11327531i bk14: 3816a 11329636i bk15: 3896a 11326319i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.29541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 147498, Miss = 7064, Miss_rate = 0.048, Pending_hits = 1339, Reservation_fails = 2
L2_cache_bank[1]: Access = 148856, Miss = 7251, Miss_rate = 0.049, Pending_hits = 1310, Reservation_fails = 4
L2_cache_bank[2]: Access = 147823, Miss = 7071, Miss_rate = 0.048, Pending_hits = 1272, Reservation_fails = 10
L2_cache_bank[3]: Access = 148284, Miss = 7160, Miss_rate = 0.048, Pending_hits = 1304, Reservation_fails = 8
L2_cache_bank[4]: Access = 147672, Miss = 7087, Miss_rate = 0.048, Pending_hits = 1290, Reservation_fails = 0
L2_cache_bank[5]: Access = 148430, Miss = 7313, Miss_rate = 0.049, Pending_hits = 1318, Reservation_fails = 12
L2_cache_bank[6]: Access = 149351, Miss = 7258, Miss_rate = 0.049, Pending_hits = 1326, Reservation_fails = 6
L2_cache_bank[7]: Access = 148038, Miss = 7132, Miss_rate = 0.048, Pending_hits = 1295, Reservation_fails = 1
L2_cache_bank[8]: Access = 148602, Miss = 7168, Miss_rate = 0.048, Pending_hits = 1346, Reservation_fails = 4
L2_cache_bank[9]: Access = 148850, Miss = 7186, Miss_rate = 0.048, Pending_hits = 1326, Reservation_fails = 5
L2_cache_bank[10]: Access = 148576, Miss = 7178, Miss_rate = 0.048, Pending_hits = 1285, Reservation_fails = 9
L2_cache_bank[11]: Access = 148852, Miss = 7169, Miss_rate = 0.048, Pending_hits = 1325, Reservation_fails = 3
L2_cache_bank[12]: Access = 148563, Miss = 7248, Miss_rate = 0.049, Pending_hits = 1338, Reservation_fails = 5
L2_cache_bank[13]: Access = 149723, Miss = 7262, Miss_rate = 0.049, Pending_hits = 1312, Reservation_fails = 5
L2_cache_bank[14]: Access = 148753, Miss = 7238, Miss_rate = 0.049, Pending_hits = 1292, Reservation_fails = 6
L2_cache_bank[15]: Access = 148540, Miss = 7146, Miss_rate = 0.048, Pending_hits = 1280, Reservation_fails = 9
L2_cache_bank[16]: Access = 169949, Miss = 7161, Miss_rate = 0.042, Pending_hits = 1462, Reservation_fails = 1
L2_cache_bank[17]: Access = 148545, Miss = 7140, Miss_rate = 0.048, Pending_hits = 1291, Reservation_fails = 5
L2_cache_bank[18]: Access = 147151, Miss = 7124, Miss_rate = 0.048, Pending_hits = 1271, Reservation_fails = 8
L2_cache_bank[19]: Access = 147135, Miss = 7095, Miss_rate = 0.048, Pending_hits = 1257, Reservation_fails = 8
L2_cache_bank[20]: Access = 147085, Miss = 7059, Miss_rate = 0.048, Pending_hits = 1289, Reservation_fails = 4
L2_cache_bank[21]: Access = 148069, Miss = 7133, Miss_rate = 0.048, Pending_hits = 1303, Reservation_fails = 6
L2_total_cache_accesses = 3284345
L2_total_cache_misses = 157643
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 28831
L2_total_cache_reservation_fails = 121
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2090202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007628
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2361
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27641
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 120
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2246519
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1037630
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=6995040
icnt_total_pkts_simt_to_mem=4322241
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 61.4337
	minimum = 6
	maximum = 1900
Network latency average = 35.0326
	minimum = 6
	maximum = 1347
Slowest packet = 2637011
Flit latency average = 29.262
	minimum = 6
	maximum = 1347
Slowest flit = 8115211
Fragmentation average = 0.0658259
	minimum = 0
	maximum = 833
Injected packet rate average = 0.0377527
	minimum = 0.0325181 (at node 8)
	maximum = 0.0432 (at node 45)
Accepted packet rate average = 0.0377527
	minimum = 0.0325181 (at node 8)
	maximum = 0.0432 (at node 45)
Injected flit rate average = 0.0673549
	minimum = 0.0423982 (at node 8)
	maximum = 0.098048 (at node 45)
Accepted flit rate average= 0.0673549
	minimum = 0.0554985 (at node 46)
	maximum = 0.080256 (at node 24)
Injected packet length average = 1.78411
Accepted packet length average = 1.78411
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 28.7612 (15 samples)
	minimum = 6 (15 samples)
	maximum = 384.067 (15 samples)
Network latency average = 18.3374 (15 samples)
	minimum = 6 (15 samples)
	maximum = 291.533 (15 samples)
Flit latency average = 19.0216 (15 samples)
	minimum = 6 (15 samples)
	maximum = 290.667 (15 samples)
Fragmentation average = 0.00671373 (15 samples)
	minimum = 0 (15 samples)
	maximum = 88.8 (15 samples)
Injected packet rate average = 0.028491 (15 samples)
	minimum = 0.0228789 (15 samples)
	maximum = 0.0917718 (15 samples)
Accepted packet rate average = 0.028491 (15 samples)
	minimum = 0.0228789 (15 samples)
	maximum = 0.0917718 (15 samples)
Injected flit rate average = 0.043681 (15 samples)
	minimum = 0.0296071 (15 samples)
	maximum = 0.114615 (15 samples)
Accepted flit rate average = 0.043681 (15 samples)
	minimum = 0.0321437 (15 samples)
	maximum = 0.169568 (15 samples)
Injected packet size average = 1.53315 (15 samples)
Accepted packet size average = 1.53315 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 10 sec (7330 sec)
gpgpu_simulation_rate = 12263 (inst/sec)
gpgpu_simulation_rate = 1297 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 15093
gpu_sim_insn = 5617924
gpu_ipc =     372.2205
gpu_tot_sim_cycle = 9744854
gpu_tot_sim_insn = 95512626
gpu_tot_ipc =       9.8013
gpu_tot_issued_cta = 8176
max_total_param_size = 0
gpu_stall_dramfull = 1905606
gpu_stall_icnt2sh    = 7102596
partiton_reqs_in_parallel = 331904
partiton_reqs_in_parallel_total    = 133115598
partiton_level_parallism =      21.9906
partiton_level_parallism_total  =      13.6942
partiton_reqs_in_parallel_util = 331904
partiton_reqs_in_parallel_util_total    = 133115598
gpu_sim_cycle_parition_util = 15093
gpu_tot_sim_cycle_parition_util    = 6134353
partiton_level_parallism_util =      21.9906
partiton_level_parallism_util_total  =      21.7007
partiton_replys_in_parallel = 40855
partiton_replys_in_parallel_total    = 3284345
L2_BW  =     256.5693 GB/Sec
L2_BW_total  =      32.3428 GB/Sec
gpu_total_sim_rate=12921

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3747572
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0015
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 784896
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0023
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 783104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3742079
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 784896
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3747572
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
5728, 5572, 5934, 5504, 5946, 5900, 6486, 5277, 5817, 5805, 5688, 6035, 5658, 5798, 6132, 5486, 4690, 4998, 4311, 4964, 4870, 5330, 4455, 4259, 4694, 4973, 4768, 5315, 4519, 4897, 5058, 4828, 4364, 3568, 4238, 4059, 3745, 3542, 3984, 4353, 3833, 4188, 3977, 3534, 4188, 4136, 4468, 4142, 3826, 3561, 3600, 3631, 3706, 4091, 3835, 4111, 3913, 3761, 3431, 3672, 4173, 4013, 3999, 3764, 
gpgpu_n_tot_thrd_icount = 227692544
gpgpu_n_tot_w_icount = 7115392
gpgpu_n_stall_shd_mem = 8337682
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2254690
gpgpu_n_mem_write_global = 1070314
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 7589014
gpgpu_n_store_insn = 2079877
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25116672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 8285084
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 47712
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9822641	W0_Idle:169101559	W0_Scoreboard:155050512	W1:1436475	W2:730028	W3:514168	W4:369131	W5:266799	W6:185411	W7:135371	W8:111067	W9:102151	W10:112541	W11:119214	W12:127130	W13:122041	W14:100322	W15:76024	W16:52763	W17:34467	W18:19230	W19:9512	W20:4131	W21:1514	W22:671	W23:237	W24:44	W25:22	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2484928
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18037520 {8:2254690,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 42821072 {40:1070200,72:38,136:76,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 137017936 {40:1691740,72:112701,136:450249,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8562512 {8:1070314,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 1834 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 9744853 
mrq_lat_table:100203 	2782 	3590 	24659 	11616 	9692 	14026 	20892 	22627 	7723 	369 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2667607 	549323 	25370 	15031 	2713 	3350 	6499 	11264 	10830 	16457 	16551 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	871527 	246934 	1030108 	471749 	311692 	292992 	25876 	4156 	3028 	2377 	3282 	6468 	11188 	10786 	16445 	16551 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	680435 	524141 	889412 	146463 	13983 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	638101 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2769 	250 	97 	60 	39 	37 	44 	48 	49 	38 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        37        38        20        16        16        16        16        16        30        21        37        45        46        47        25        42 
dram[1]:        42        42        29        37        16        16        17        16        30        30        42        29        42        43        33        32 
dram[2]:        42        40        16        28        16        16        16        16        29        26        35        46        44        44        45        25 
dram[3]:        39        35        27        31        17        16        16        16        31        29        32        45        35        43        44        41 
dram[4]:        41        28        44        26        16        16        16        16        29        29        46        44        44        28        47        46 
dram[5]:        44        43        37        34        16        16        16        16        30        32        27        46        44        29        39        39 
dram[6]:        43        40        42        39        16        16        17        16        29        29        41        48        43        44        42        40 
dram[7]:        25        44        22        20        16        16        16        16        31        30        41        43        39        22        41        42 
dram[8]:        44        37        30        29        16        16        17        16        30        27        40        43        87        21        39        27 
dram[9]:        45        38        16        26        16        16        16        16        32        32        30        40        17        39        37        46 
dram[10]:        33        40        23        25        17        16        16        16        33        32        29        46        46        46        46        37 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    193456    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.141791  3.173913  3.245902  3.531609  2.837709  2.899772  2.942708  2.754342  2.932796  2.878481  2.872500  3.051414  3.174528  3.134199  3.002203  3.044968 
dram[1]:  3.156098  3.163316  3.187831  3.284946  2.886473  3.077333  2.954301  2.794258  2.854680  2.704388  3.122222  3.038071  3.304688  3.051339  3.037199  3.006522 
dram[2]:  3.107579  3.097087  3.138667  3.160000  2.933661  2.768889  2.874055  2.915212  2.925258  2.906091  2.989717  2.889930  3.191388  3.249443  3.099768  3.179138 
dram[3]:  3.030374  3.161804  3.363636  3.145000  2.827051  2.847619  2.922481  2.694444  2.936709  2.927224  3.075000  3.118090  2.993535  3.100228  3.013363  3.162037 
dram[4]:  3.203608  3.096203  3.252632  3.357143  2.837209  2.776316  2.763285  2.785882  2.984210  2.902375  2.995157  3.024510  3.280872  3.130024  3.006438  3.000000 
dram[5]:  3.086207  3.191436  3.364130  3.491620  2.908665  2.806005  2.854220  2.842105  2.994975  2.835938  3.057441  3.167959  3.124122  3.098398  3.115813  2.946392 
dram[6]:  3.146283  3.246851  3.362398  3.282322  2.784223  2.748879  2.930348  2.871359  3.071429  2.843434  3.007229  3.068528  3.227818  3.339901  3.104308  3.132883 
dram[7]:  3.196765  3.279793  3.358442  3.333333  2.702407  2.847380  2.804196  2.709832  2.716667  3.063187  3.142480  3.017456  3.115741  3.267470  3.146608  3.256158 
dram[8]:  3.088161  3.131579  3.227749  3.538905  2.866667  2.744186  2.763285  2.815981  3.040215  3.107558  3.062344  3.015306  3.658314  3.152778  3.063063  3.345865 
dram[9]:  3.108374  3.195000  3.248663  3.601911  2.643326  2.761161  2.907217  2.768322  2.840206  2.956072  3.022613  3.247813  3.137387  3.069042  3.124122  3.121839 
dram[10]:  3.370166  3.149367  3.362881  3.397222  2.794393  2.964557  2.806452  2.906977  3.133903  3.071429  3.113456  3.055263  3.221411  3.031532  3.108046  3.117382 
average row locality = 218179/71600 = 3.047193
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       932       923       883       908       884       939       864       859       806       838       839       849       973      1009       976      1018 
dram[1]:       953       949       889       902       894       877       844       876       846       838       827       858       921       960       990       992 
dram[2]:       952       932       883       925       896       921       869       892       823       841       848       881       944      1014       965      1000 
dram[3]:       963       911       918       913       931       890       860       870       840       808       881       878       980       970       977       984 
dram[4]:       942       919       911       934       895       921       855       872       821       812       877       875       958       948      1002       998 
dram[5]:       938       935       908       912       910       892       859       870       857       800       847       866       954       969       997      1017 
dram[6]:       976       971       918       912       882       895       898       903       824       827       895       874       960       971       985      1002 
dram[7]:       893       936       941       892       923       928       886       863       833       826       858       866       970       965      1025       960 
dram[8]:       926       968       915       918       887       881       854       881       838       803       875       840       968       971       989       970 
dram[9]:       938       943       888       848       899       918       872       884       798       829       864       818       982       975       975       972 
dram[10]:       926       939       897       911       892       881       871       870       805       846       854       830       936       958       970       990 
total reads: 159668
bank skew: 1025/798 = 1.28
chip skew: 14693/14376 = 1.02
number of total write accesses:
dram[0]:       331       318       305       321       305       334       266       251       285       299       310       338       373       439       387       404 
dram[1]:       341       310       316       320       301       277       255       292       313       333       297       339       348       407       398       391 
dram[2]:       319       344       294       339       298       325       272       277       312       304       315       353       390       445       371       402 
dram[3]:       334       281       303       345       344       306       271       294       320       278       349       363       409       391       376       382 
dram[4]:       301       304       325       335       325       345       289       312       313       288       360       359       397       376       399       400 
dram[5]:       315       332       330       338       332       323       257       264       335       289       324       360       380       385       402       412 
dram[6]:       336       318       316       332       318       331       280       280       294       299       353       335       386       385       384       389 
dram[7]:       293       330       352       308       312       322       317       267       308       289       333       344       376       391       413       362 
dram[8]:       300       341       318       310       274       299       290       282       296       266       353       342       638       391       371       365 
dram[9]:       324       335       327       283       309       319       256       287       304       315       339       296       411       403       359       386 
dram[10]:       294       305       317       312       304       290       260       255       295       315       326       331       388       388       382       391 
total reads: 58511
bank skew: 638/251 = 2.54
chip skew: 5436/5153 = 1.05
average mf latency per bank:
dram[0]:      29517     27402     28714     28982     28780     27783     31187     33320     30032     28933     29149     27698     25900     24321     25574     26123
dram[1]:      27871     29848     27527     28059     28709     29174     31914     29933     28701     27633     30023     27052     26221     24543     25349     25792
dram[2]:      28238     26934     28271     27810     30114     28511     31172     31757     29661     28269     28142     26988     24684     23606     27072     25371
dram[3]:      28047     28465     30139     28217     26817     28534     30754     31711     26528     30354     27128     26626     23485     24719     26493     27120
dram[4]:      28991     29279     28725     27621     29742     27327     30225     29233     29481     29660     26724     27156     25327     25355     26213     25245
dram[5]:      28070     28162     28261     27254     27190     27304     32521     32798     28252     27168     27463     28069     23984     25056     26141     25444
dram[6]:      27526     28814     28208     29033     28480     27851     31324     32942     30462     28642     26656     28242     24413     26158     26980     25736
dram[7]:      28232     27195     27879     28628     28594     27766     29809     30944     28449     28736     28481     27675     24000     25116     25097     26739
dram[8]:      29518     28492     28050     29638     32026     30067     30295     32689     29076     30585     27408     26745     25588     25202     27364     25830
dram[9]:      29909     27135     27786     30074     29222     27163     31550     32173     29508     29119     28347     28165     24241     23994     27007     25344
dram[10]:      29738     28978     29596     29595     28531     29094     32658     32194     28223     30147     28330     27962     24314     23430     26244     26306
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258266    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258237    261070    258181    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258216    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    187209    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    258544    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11341124 n_act=6516 n_pre=6500 n_req=19766 n_rd=58000 n_write=11968 bw_util=0.01225
n_activity=294420 dram_eff=0.4753
bk0: 3728a 11359131i bk1: 3692a 11359931i bk2: 3532a 11361980i bk3: 3632a 11362637i bk4: 3536a 11361320i bk5: 3756a 11359612i bk6: 3456a 11365341i bk7: 3436a 11365493i bk8: 3224a 11364031i bk9: 3352a 11363241i bk10: 3356a 11362172i bk11: 3396a 11356461i bk12: 3892a 11355547i bk13: 4036a 11351842i bk14: 3904a 11356809i bk15: 4072a 11351993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297128
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11341550 n_act=6479 n_pre=6463 n_req=19654 n_rd=57664 n_write=11952 bw_util=0.01219
n_activity=294063 dram_eff=0.4735
bk0: 3812a 11358027i bk1: 3796a 11361249i bk2: 3556a 11366189i bk3: 3608a 11365448i bk4: 3576a 11361461i bk5: 3508a 11364335i bk6: 3376a 11366647i bk7: 3504a 11361081i bk8: 3384a 11364960i bk9: 3352a 11361380i bk10: 3308a 11364957i bk11: 3432a 11360542i bk12: 3684a 11361067i bk13: 3840a 11356404i bk14: 3960a 11356313i bk15: 3968a 11356346i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.283916
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340395 n_act=6588 n_pre=6572 n_req=19946 n_rd=58344 n_write=12209 bw_util=0.01235
n_activity=298198 dram_eff=0.4732
bk0: 3808a 11358201i bk1: 3728a 11357381i bk2: 3532a 11364749i bk3: 3700a 11356870i bk4: 3584a 11364181i bk5: 3684a 11356229i bk6: 3476a 11368863i bk7: 3568a 11363788i bk8: 3292a 11363058i bk9: 3364a 11361455i bk10: 3392a 11363475i bk11: 3524a 11361133i bk12: 3776a 11355884i bk13: 4056a 11355744i bk14: 3860a 11358009i bk15: 4000a 11354937i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.293202
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340442 n_act=6606 n_pre=6590 n_req=19920 n_rd=58296 n_write=12174 bw_util=0.01234
n_activity=301467 dram_eff=0.4675
bk0: 3852a 11358798i bk1: 3644a 11361457i bk2: 3672a 11363107i bk3: 3652a 11359961i bk4: 3724a 11362164i bk5: 3560a 11361764i bk6: 3440a 11363316i bk7: 3480a 11362918i bk8: 3360a 11365252i bk9: 3232a 11367051i bk10: 3524a 11359880i bk11: 3512a 11358585i bk12: 3920a 11356410i bk13: 3880a 11353760i bk14: 3908a 11358317i bk15: 3936a 11354900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.294569
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340347 n_act=6614 n_pre=6598 n_req=19968 n_rd=58160 n_write=12389 bw_util=0.01235
n_activity=300799 dram_eff=0.4691
bk0: 3768a 11363130i bk1: 3676a 11360992i bk2: 3644a 11362166i bk3: 3736a 11359890i bk4: 3580a 11358526i bk5: 3684a 11355959i bk6: 3420a 11364715i bk7: 3488a 11362663i bk8: 3284a 11361464i bk9: 3248a 11362311i bk10: 3508a 11358878i bk11: 3500a 11358752i bk12: 3832a 11355996i bk13: 3792a 11355924i bk14: 4008a 11355048i bk15: 3992a 11354987i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.298412
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340718 n_act=6529 n_pre=6513 n_req=19909 n_rd=58124 n_write=12224 bw_util=0.01232
n_activity=295301 dram_eff=0.4764
bk0: 3752a 11359799i bk1: 3740a 11356630i bk2: 3632a 11364950i bk3: 3648a 11360478i bk4: 3640a 11361907i bk5: 3568a 11360453i bk6: 3436a 11364843i bk7: 3480a 11367466i bk8: 3428a 11359058i bk9: 3200a 11366102i bk10: 3388a 11361591i bk11: 3464a 11357356i bk12: 3816a 11359555i bk13: 3876a 11355866i bk14: 3988a 11352562i bk15: 4068a 11353849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.288204
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340096 n_act=6528 n_pre=6512 n_req=20029 n_rd=58772 n_write=12200 bw_util=0.01242
n_activity=298688 dram_eff=0.4752
bk0: 3904a 11356667i bk1: 3884a 11355312i bk2: 3672a 11362045i bk3: 3648a 11357501i bk4: 3528a 11358972i bk5: 3580a 11358725i bk6: 3592a 11367613i bk7: 3612a 11360093i bk8: 3296a 11365554i bk9: 3308a 11362808i bk10: 3580a 11360011i bk11: 3496a 11362325i bk12: 3840a 11352959i bk13: 3884a 11355895i bk14: 3940a 11353971i bk15: 4008a 11353980i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.302731
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11340617 n_act=6518 n_pre=6502 n_req=19882 n_rd=58260 n_write=12211 bw_util=0.01234
n_activity=296440 dram_eff=0.4754
bk0: 3572a 11360321i bk1: 3744a 11360014i bk2: 3764a 11357204i bk3: 3568a 11359002i bk4: 3692a 11360396i bk5: 3712a 11356287i bk6: 3544a 11364434i bk7: 3452a 11365716i bk8: 3332a 11359648i bk9: 3304a 11365548i bk10: 3432a 11361692i bk11: 3464a 11360592i bk12: 3880a 11358180i bk13: 3860a 11357489i bk14: 4100a 11355074i bk15: 3840a 11357667i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.289987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11341277 n_act=6430 n_pre=6414 n_req=19920 n_rd=57936 n_write=12051 bw_util=0.01225
n_activity=296092 dram_eff=0.4727
bk0: 3704a 11360166i bk1: 3872a 11357965i bk2: 3660a 11359762i bk3: 3672a 11358389i bk4: 3548a 11362021i bk5: 3524a 11356416i bk6: 3416a 11362669i bk7: 3524a 11362366i bk8: 3352a 11359377i bk9: 3212a 11365309i bk10: 3500a 11357520i bk11: 3360a 11358478i bk12: 3872a 11356899i bk13: 3884a 11355047i bk14: 3956a 11359047i bk15: 3880a 11357209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291114
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11341630 n_act=6481 n_pre=6465 n_req=19656 n_rd=57612 n_write=11920 bw_util=0.01217
n_activity=294222 dram_eff=0.4726
bk0: 3752a 11361020i bk1: 3772a 11358805i bk2: 3552a 11360968i bk3: 3392a 11364261i bk4: 3596a 11360869i bk5: 3672a 11358394i bk6: 3488a 11369033i bk7: 3536a 11363598i bk8: 3192a 11363595i bk9: 3316a 11364193i bk10: 3456a 11359805i bk11: 3272a 11362664i bk12: 3928a 11356177i bk13: 3900a 11354069i bk14: 3900a 11360921i bk15: 3888a 11359709i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.290114
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=11424108 n_nop=11342303 n_act=6312 n_pre=6296 n_req=19529 n_rd=57504 n_write=11693 bw_util=0.01211
n_activity=291491 dram_eff=0.4748
bk0: 3704a 11358213i bk1: 3756a 11359889i bk2: 3588a 11360210i bk3: 3644a 11364584i bk4: 3568a 11362618i bk5: 3524a 11358168i bk6: 3484a 11367203i bk7: 3480a 11365444i bk8: 3220a 11365223i bk9: 3384a 11363827i bk10: 3416a 11362811i bk11: 3320a 11357972i bk12: 3744a 11357650i bk13: 3832a 11355144i bk14: 3880a 11357201i bk15: 3960a 11353831i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.295859

========= L2 cache stats =========
L2_cache_bank[0]: Access = 148986, Miss = 7157, Miss_rate = 0.048, Pending_hits = 1412, Reservation_fails = 4
L2_cache_bank[1]: Access = 150344, Miss = 7343, Miss_rate = 0.049, Pending_hits = 1389, Reservation_fails = 4
L2_cache_bank[2]: Access = 149311, Miss = 7164, Miss_rate = 0.048, Pending_hits = 1343, Reservation_fails = 12
L2_cache_bank[3]: Access = 149772, Miss = 7252, Miss_rate = 0.048, Pending_hits = 1376, Reservation_fails = 10
L2_cache_bank[4]: Access = 149160, Miss = 7180, Miss_rate = 0.048, Pending_hits = 1366, Reservation_fails = 0
L2_cache_bank[5]: Access = 149918, Miss = 7406, Miss_rate = 0.049, Pending_hits = 1390, Reservation_fails = 13
L2_cache_bank[6]: Access = 150839, Miss = 7350, Miss_rate = 0.049, Pending_hits = 1400, Reservation_fails = 8
L2_cache_bank[7]: Access = 149526, Miss = 7224, Miss_rate = 0.048, Pending_hits = 1360, Reservation_fails = 5
L2_cache_bank[8]: Access = 150090, Miss = 7261, Miss_rate = 0.048, Pending_hits = 1427, Reservation_fails = 6
L2_cache_bank[9]: Access = 150338, Miss = 7279, Miss_rate = 0.048, Pending_hits = 1397, Reservation_fails = 6
L2_cache_bank[10]: Access = 150064, Miss = 7270, Miss_rate = 0.048, Pending_hits = 1350, Reservation_fails = 10
L2_cache_bank[11]: Access = 150340, Miss = 7261, Miss_rate = 0.048, Pending_hits = 1406, Reservation_fails = 4
L2_cache_bank[12]: Access = 150051, Miss = 7338, Miss_rate = 0.049, Pending_hits = 1405, Reservation_fails = 9
L2_cache_bank[13]: Access = 151211, Miss = 7355, Miss_rate = 0.049, Pending_hits = 1383, Reservation_fails = 9
L2_cache_bank[14]: Access = 150240, Miss = 7329, Miss_rate = 0.049, Pending_hits = 1352, Reservation_fails = 7
L2_cache_bank[15]: Access = 150024, Miss = 7236, Miss_rate = 0.048, Pending_hits = 1347, Reservation_fails = 10
L2_cache_bank[16]: Access = 179602, Miss = 7252, Miss_rate = 0.040, Pending_hits = 1605, Reservation_fails = 1
L2_cache_bank[17]: Access = 150021, Miss = 7232, Miss_rate = 0.048, Pending_hits = 1363, Reservation_fails = 6
L2_cache_bank[18]: Access = 148630, Miss = 7216, Miss_rate = 0.049, Pending_hits = 1352, Reservation_fails = 9
L2_cache_bank[19]: Access = 148611, Miss = 7187, Miss_rate = 0.048, Pending_hits = 1330, Reservation_fails = 9
L2_cache_bank[20]: Access = 148569, Miss = 7151, Miss_rate = 0.048, Pending_hits = 1366, Reservation_fails = 7
L2_cache_bank[21]: Access = 149553, Miss = 7225, Miss_rate = 0.048, Pending_hits = 1374, Reservation_fails = 9
L2_total_cache_accesses = 3325200
L2_total_cache_misses = 159668
L2_total_cache_miss_rate = 0.0480
L2_total_cache_pending_hits = 30493
L2_total_cache_reservation_fails = 158
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2098373
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 26322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1036625
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29666
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 157
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2254690
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1070314
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=7044066
icnt_total_pkts_simt_to_mem=4395780
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 81.2177
	minimum = 6
	maximum = 843
Network latency average = 43.7806
	minimum = 6
	maximum = 599
Slowest packet = 6572232
Flit latency average = 52.4166
	minimum = 6
	maximum = 598
Slowest flit = 11322872
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0541413
	minimum = 0.0424066 (at node 6)
	maximum = 0.319805 (at node 44)
Accepted packet rate average = 0.0541413
	minimum = 0.0424066 (at node 6)
	maximum = 0.319805 (at node 44)
Injected flit rate average = 0.0812119
	minimum = 0.061092 (at node 45)
	maximum = 0.332096 (at node 44)
Accepted flit rate average= 0.0812119
	minimum = 0.0508879 (at node 6)
	maximum = 0.627319 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.0397 (16 samples)
	minimum = 6 (16 samples)
	maximum = 412.75 (16 samples)
Network latency average = 19.9276 (16 samples)
	minimum = 6 (16 samples)
	maximum = 310.75 (16 samples)
Flit latency average = 21.1088 (16 samples)
	minimum = 6 (16 samples)
	maximum = 309.875 (16 samples)
Fragmentation average = 0.00629413 (16 samples)
	minimum = 0 (16 samples)
	maximum = 83.25 (16 samples)
Injected packet rate average = 0.0300942 (16 samples)
	minimum = 0.0240994 (16 samples)
	maximum = 0.106024 (16 samples)
Accepted packet rate average = 0.0300942 (16 samples)
	minimum = 0.0240994 (16 samples)
	maximum = 0.106024 (16 samples)
Injected flit rate average = 0.0460267 (16 samples)
	minimum = 0.0315749 (16 samples)
	maximum = 0.128207 (16 samples)
Accepted flit rate average = 0.0460267 (16 samples)
	minimum = 0.0333152 (16 samples)
	maximum = 0.198177 (16 samples)
Injected packet size average = 1.52942 (16 samples)
Accepted packet size average = 1.52942 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 3 min, 12 sec (7392 sec)
gpgpu_simulation_rate = 12921 (inst/sec)
gpgpu_simulation_rate = 1318 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 1088923
gpu_sim_insn = 15785486
gpu_ipc =      14.4964
gpu_tot_sim_cycle = 11060999
gpu_tot_sim_insn = 111298112
gpu_tot_ipc =      10.0622
gpu_tot_issued_cta = 8687
max_total_param_size = 0
gpu_stall_dramfull = 3204896
gpu_stall_icnt2sh    = 11297447
partiton_reqs_in_parallel = 22657016
partiton_reqs_in_parallel_total    = 133447502
partiton_level_parallism =      20.8068
partiton_level_parallism_total  =      14.1131
partiton_reqs_in_parallel_util = 22657016
partiton_reqs_in_parallel_util_total    = 133447502
gpu_sim_cycle_parition_util = 1082265
gpu_tot_sim_cycle_parition_util    = 6149446
partiton_level_parallism_util =      20.9348
partiton_level_parallism_util_total  =      21.5861
partiton_replys_in_parallel = 1198721
partiton_replys_in_parallel_total    = 3325200
L2_BW  =     104.3412 GB/Sec
L2_BW_total  =      38.7664 GB/Sec
gpu_total_sim_rate=12313

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4593533
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 842128
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0021
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 840336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4588040
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 842128
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4593533
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
6963, 6854, 7184, 6800, 7222, 7124, 7849, 6510, 7050, 7132, 7032, 7135, 7056, 6950, 7389, 6732, 5580, 5917, 5149, 5891, 5650, 6229, 5415, 5117, 5548, 5917, 5637, 6181, 5324, 5777, 5912, 5651, 5229, 4435, 5157, 4917, 4559, 4361, 4897, 5231, 4658, 5012, 4869, 4415, 5034, 4953, 5310, 4933, 4653, 4452, 4472, 4622, 4515, 4910, 4657, 4944, 4813, 4547, 4315, 4520, 4961, 4849, 4841, 4667, 
gpgpu_n_tot_thrd_icount = 276623712
gpgpu_n_tot_w_icount = 8644491
gpgpu_n_stall_shd_mem = 11592215
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3379928
gpgpu_n_mem_write_global = 1143797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9513072
gpgpu_n_store_insn = 2262305
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 26948096
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11496891
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90438
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12570773	W0_Idle:192670170	W0_Scoreboard:188260087	W1:1745557	W2:848221	W3:574685	W4:412540	W5:306322	W6:222520	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2648412
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27039424 {8:3379928,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 45760488 {40:1143682,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 200902336 {40:2590974,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9150376 {8:1143797,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2229 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11060630 
mrq_lat_table:143393 	4157 	5271 	35335 	18019 	14860 	22671 	34138 	37059 	13315 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3405551 	940165 	41864 	26652 	4127 	5328 	10561 	15289 	17242 	27115 	29822 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1150965 	289646 	1357743 	693426 	408628 	433073 	68410 	8429 	5186 	3322 	5336 	10484 	15109 	17198 	27107 	29818 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	840455 	801270 	1433487 	267665 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	711584 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3149 	369 	156 	90 	54 	61 	54 	57 	66 	44 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        33        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        23        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        22        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        40        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.072368  3.065217  3.302239  3.462136  2.806107  2.848160  2.860884  2.777597  2.825210  2.798107  2.910150  2.962541  3.090634  3.108984  2.842033  2.901099 
dram[1]:  3.037383  3.046624  3.226619  3.269091  2.873786  2.928339  2.807189  2.750385  2.795786  2.712963  3.023009  3.004926  3.151613  3.017621  2.852414  2.875000 
dram[2]:  3.112957  3.066451  3.189687  3.174741  2.873217  2.742176  2.788401  2.858730  2.824477  2.917808  2.938312  2.970827  3.154705  3.140988  2.886364  2.966197 
dram[3]:  3.113861  3.137153  3.424184  3.143098  2.856495  2.795069  2.962649  2.726027  2.830065  2.833333  3.024550  3.004839  2.956772  3.043939  2.953556  3.016248 
dram[4]:  3.110733  3.026578  3.278388  3.300353  2.745185  2.806354  2.699849  2.753030  2.887230  2.839864  2.969937  2.947368  3.207752  3.105919  2.894882  2.843876 
dram[5]:  3.094684  3.139303  3.302703  3.497099  2.901743  2.745455  2.792994  2.753918  2.849057  2.672956  3.031986  3.105960  3.023988  3.000000  3.030702  2.910221 
dram[6]:  3.120773  3.152174  3.349005  3.226644  2.818182  2.763359  2.809451  2.779300  2.879934  2.755200  2.962675  3.021488  3.109422  3.232115  2.920439  2.920833 
dram[7]:  3.070946  3.166389  3.247863  3.300917  2.675287  2.791541  2.829421  2.720000  2.737757  2.880992  3.035000  3.045826  3.109890  3.218094  2.981664  2.911681 
dram[8]:  3.075251  3.037217  3.265823  3.371324  2.751515  2.783228  2.768025  2.736842  2.884298  2.902730  2.949686  2.944984  3.441442  3.126154  2.860690  3.068285 
dram[9]:  3.035889  3.061990  3.247706  3.481557  2.646132  2.754098  2.866450  2.701937  2.758730  2.855072  2.895899  3.095238  3.134557  3.078313  2.883754  2.911429 
dram[10]:  3.102178  3.050987  3.424474  3.469466  2.777090  2.918197  2.757716  2.825163  2.929674  2.881579  3.040886  2.897600  3.070769  3.011730  2.912921  2.953957 
average row locality = 329035/110699 = 2.972339
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1402      1387      1338      1349      1362      1388      1333      1319      1240      1296      1277      1300      1484      1500      1485      1519 
dram[1]:      1450      1434      1345      1348      1343      1347      1312      1334      1271      1273      1258      1311      1416      1464      1491      1499 
dram[2]:      1424      1403      1320      1366      1356      1371      1341      1360      1268      1272      1306      1320      1428      1522      1466      1511 
dram[3]:      1425      1383      1354      1375      1394      1346      1328      1337      1263      1248      1330      1324      1467      1451      1474      1475 
dram[4]:      1405      1385      1341      1393      1362      1374      1329      1343      1269      1242      1335      1320      1476      1439      1507      1506 
dram[5]:      1407      1409      1361      1352      1358      1346      1330      1341      1303      1245      1300      1320      1449      1476      1488      1517 
dram[6]:      1455      1433      1386      1381      1331      1342      1373      1373      1280      1273      1358      1323      1462      1470      1518      1510 
dram[7]:      1377      1423      1401      1350      1387      1383      1342      1341      1271      1276      1306      1328      1452      1444      1524      1473 
dram[8]:      1400      1421      1366      1373      1361      1327      1322      1357      1289      1255      1335      1293      1474      1467      1502      1472 
dram[9]:      1406      1407      1327      1294      1366      1375      1344      1356      1255      1283      1311      1275      1467      1469      1493      1471 
dram[10]:      1411      1407      1344      1367      1344      1329      1350      1332      1256      1280      1299      1287      1429      1466      1486      1488 
total reads: 242045
bank skew: 1524/1240 = 1.23
chip skew: 22268/21875 = 1.02
number of total write accesses:
dram[0]:       466       446       432       434       476       469       415       392       441       478       472       519       562       611       584       593 
dram[1]:       500       461       449       450       433       451       406       451       454       485       450       519       538       591       577       571 
dram[2]:       450       489       412       469       457       469       438       441       486       432       504       513       550       639       566       595 
dram[3]:       462       424       430       492       497       468       417       454       469       418       518       539       585       558       561       567 
dram[4]:       421       437       449       475       491       481       461       474       472       425       542       528       593       555       586       607 
dram[5]:       456       484       472       456       473       466       424       416       509       455       501       556       568       588       585       590 
dram[6]:       483       452       466       484       467       468       470       453       471       449       547       505       584       563       611       593 
dram[7]:       441       480       499       449       475       465       466       427       462       467       515       533       529       548       590       571 
dram[8]:       439       456       440       461       455       432       444       463       456       446       541       527       818       565       572       550 
dram[9]:       455       470       443       405       481       473       416       457       483       490       525       480       583       575       566       567 
dram[10]:       441       448       447       451       450       419       437       397       452       472       486       524       567       588       588       565 
total reads: 86990
bank skew: 818/392 = 2.09
chip skew: 8066/7732 = 1.04
average mf latency per bank:
dram[0]:      33444     32577     32895     32490     29958     30525     32179     33845     31857     30651     31837     29846     27992     27599     28284     28970
dram[1]:      32030     33111     31690     31728     31160     31034     32442     31465     31898     30405     32041     29547     28635     27704     28877     28668
dram[2]:      32767     32260     31985     31521     31869     31368     31810     31865     31386     31967     30179     30345     28138     26103     28769     28774
dram[3]:      32805     33119     33024     30995     29465     30732     31889     32256     29704     32691     30099     29384     27181     28199     29005     29428
dram[4]:      33735     34019     32403     31455     31513     29669     30798     30702     31883     32797     29334     29831     27732     28303     29547     28226
dram[5]:      32892     32563     31627     31625     29760     30129     32492     32345     30287     29922     29963     30018     27118     27634     29352     29077
dram[6]:      32515     32537     31797     31691     30195     30466     31235     32966     31821     31005     28896     30690     27367     28334     28337     28471
dram[7]:      33170     32047     31283     32693     30206     30384     31001     30983     31120     30636     30807     30231     27913     28525     28419     29014
dram[8]:      33925     33479     31610     32339     32407     32176     31202     32565     31836     31835     29601     29976     28235     28218     28978     29114
dram[9]:      34276     32640     32027     34143     30615     29829     32040     32030     31314     30965     30282     30583     26951     27823     29522     28770
dram[10]:      33367     32755     32953     32879     30654     31503     32406     32786     30468     31946     30935     30171     27420     26383     29126     29326
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258266    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258237    261070    258181    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258216    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    258544    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318996 n_act=10033 n_pre=10017 n_req=29769 n_rd=87916 n_write=19115 bw_util=0.01592
n_activity=435848 dram_eff=0.4911
bk0: 5608a 13343993i bk1: 5548a 13342961i bk2: 5352a 13347442i bk3: 5396a 13349048i bk4: 5448a 13343247i bk5: 5552a 13342962i bk6: 5332a 13352565i bk7: 5276a 13348683i bk8: 4960a 13347482i bk9: 5184a 13344557i bk10: 5108a 13344375i bk11: 5200a 13336085i bk12: 5936a 13335236i bk13: 6000a 13333453i bk14: 5940a 13333597i bk15: 6076a 13329936i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418032
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13319251 n_act=10048 n_pre=10032 n_req=29682 n_rd=87584 n_write=19162 bw_util=0.01588
n_activity=435910 dram_eff=0.4898
bk0: 5800a 13339185i bk1: 5736a 13343268i bk2: 5380a 13350974i bk3: 5392a 13351225i bk4: 5372a 13348843i bk5: 5388a 13345763i bk6: 5248a 13350940i bk7: 5336a 13345702i bk8: 5084a 13349438i bk9: 5092a 13343911i bk10: 5032a 13345763i bk11: 5244a 13338974i bk12: 5664a 13341848i bk13: 5856a 13335745i bk14: 5964a 13334377i bk15: 5996a 13336028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318364 n_act=10077 n_pre=10061 n_req=29944 n_rd=88136 n_write=19439 bw_util=0.016
n_activity=438057 dram_eff=0.4911
bk0: 5696a 13340739i bk1: 5612a 13338915i bk2: 5280a 13351378i bk3: 5464a 13342168i bk4: 5424a 13345665i bk5: 5484a 13340445i bk6: 5364a 13351087i bk7: 5440a 13346808i bk8: 5072a 13343397i bk9: 5088a 13346195i bk10: 5224a 13342719i bk11: 5280a 13342105i bk12: 5712a 13340822i bk13: 6088a 13333147i bk14: 5864a 13338437i bk15: 6044a 13329681i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418116
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318874 n_act=10005 n_pre=9989 n_req=29833 n_rd=87896 n_write=19313 bw_util=0.01595
n_activity=439468 dram_eff=0.4879
bk0: 5700a 13342979i bk1: 5532a 13346413i bk2: 5416a 13348227i bk3: 5500a 13342371i bk4: 5576a 13347457i bk5: 5384a 13344494i bk6: 5312a 13347246i bk7: 5348a 13347372i bk8: 5052a 13350764i bk9: 4992a 13347633i bk10: 5320a 13341048i bk11: 5296a 13338056i bk12: 5868a 13336873i bk13: 5804a 13333498i bk14: 5896a 13338661i bk15: 5900a 13335428i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416737
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318012 n_act=10162 n_pre=10146 n_req=30023 n_rd=88104 n_write=19653 bw_util=0.01603
n_activity=442611 dram_eff=0.4869
bk0: 5620a 13349437i bk1: 5540a 13344944i bk2: 5364a 13347293i bk3: 5572a 13344651i bk4: 5448a 13341422i bk5: 5496a 13339980i bk6: 5316a 13346018i bk7: 5372a 13345255i bk8: 5076a 13343002i bk9: 4968a 13347511i bk10: 5340a 13337729i bk11: 5280a 13339064i bk12: 5904a 13334949i bk13: 5756a 13337263i bk14: 6028a 13331511i bk15: 6024a 13332821i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.420251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318327 n_act=10067 n_pre=10051 n_req=30001 n_rd=88008 n_write=19624 bw_util=0.01601
n_activity=436801 dram_eff=0.4928
bk0: 5628a 13344528i bk1: 5636a 13341569i bk2: 5444a 13348426i bk3: 5408a 13346955i bk4: 5432a 13344744i bk5: 5384a 13342999i bk6: 5320a 13348942i bk7: 5364a 13348488i bk8: 5212a 13340957i bk9: 4980a 13346966i bk10: 5200a 13344581i bk11: 5280a 13336830i bk12: 5796a 13341151i bk13: 5904a 13333773i bk14: 5952a 13332937i bk15: 6068a 13333967i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411282
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13316867 n_act=10173 n_pre=10157 n_req=30334 n_rd=89072 n_write=19808 bw_util=0.0162
n_activity=444788 dram_eff=0.4896
bk0: 5820a 13338792i bk1: 5732a 13338379i bk2: 5544a 13348153i bk3: 5524a 13340804i bk4: 5324a 13342391i bk5: 5368a 13343295i bk6: 5492a 13349650i bk7: 5492a 13340373i bk8: 5120a 13349905i bk9: 5092a 13346434i bk10: 5432a 13337114i bk11: 5292a 13344695i bk12: 5848a 13334844i bk13: 5880a 13335413i bk14: 6072a 13331895i bk15: 6040a 13331669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42331
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318079 n_act=10086 n_pre=10070 n_req=29995 n_rd=88312 n_write=19530 bw_util=0.01604
n_activity=438919 dram_eff=0.4914
bk0: 5508a 13342770i bk1: 5692a 13341240i bk2: 5604a 13339901i bk3: 5400a 13344632i bk4: 5548a 13342467i bk5: 5532a 13340292i bk6: 5368a 13346338i bk7: 5364a 13347194i bk8: 5084a 13340993i bk9: 5104a 13346348i bk10: 5224a 13341140i bk11: 5312a 13339134i bk12: 5808a 13340838i bk13: 5776a 13339715i bk14: 6096a 13335441i bk15: 5892a 13337926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413505
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13318493 n_act=10053 n_pre=10037 n_req=30079 n_rd=88056 n_write=19438 bw_util=0.01599
n_activity=439644 dram_eff=0.489
bk0: 5600a 13344304i bk1: 5684a 13342953i bk2: 5464a 13346087i bk3: 5492a 13342505i bk4: 5444a 13343725i bk5: 5308a 13339653i bk6: 5288a 13346245i bk7: 5428a 13342444i bk8: 5156a 13342783i bk9: 5020a 13347289i bk10: 5340a 13334246i bk11: 5172a 13337188i bk12: 5896a 13339426i bk13: 5868a 13335260i bk14: 6008a 13338584i bk15: 5888a 13337341i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413176
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13319018 n_act=10097 n_pre=10081 n_req=29768 n_rd=87596 n_write=19285 bw_util=0.0159
n_activity=436572 dram_eff=0.4896
bk0: 5624a 13344153i bk1: 5628a 13344876i bk2: 5308a 13349062i bk3: 5176a 13349278i bk4: 5464a 13343528i bk5: 5500a 13340635i bk6: 5376a 13354828i bk7: 5424a 13346713i bk8: 5020a 13343769i bk9: 5132a 13347186i bk10: 5244a 13339822i bk11: 5100a 13341553i bk12: 5868a 13335191i bk13: 5876a 13338087i bk14: 5972a 13338126i bk15: 5884a 13339433i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411581
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13446077 n_nop=13319825 n_act=9899 n_pre=9883 n_req=29607 n_rd=87500 n_write=18970 bw_util=0.01584
n_activity=433884 dram_eff=0.4908
bk0: 5644a 13341115i bk1: 5628a 13343086i bk2: 5376a 13346044i bk3: 5468a 13349253i bk4: 5376a 13346226i bk5: 5316a 13341052i bk6: 5400a 13347856i bk7: 5328a 13350716i bk8: 5024a 13348271i bk9: 5120a 13345544i bk10: 5196a 13345158i bk11: 5148a 13338084i bk12: 5716a 13338752i bk13: 5864a 13335177i bk14: 5944a 13338319i bk15: 5952a 13335278i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417833

========= L2 cache stats =========
L2_cache_bank[0]: Access = 203494, Miss = 10921, Miss_rate = 0.054, Pending_hits = 1711, Reservation_fails = 5
L2_cache_bank[1]: Access = 204825, Miss = 11058, Miss_rate = 0.054, Pending_hits = 1663, Reservation_fails = 4
L2_cache_bank[2]: Access = 203921, Miss = 10886, Miss_rate = 0.053, Pending_hits = 1651, Reservation_fails = 13
L2_cache_bank[3]: Access = 204543, Miss = 11010, Miss_rate = 0.054, Pending_hits = 1674, Reservation_fails = 11
L2_cache_bank[4]: Access = 203926, Miss = 10909, Miss_rate = 0.053, Pending_hits = 1647, Reservation_fails = 0
L2_cache_bank[5]: Access = 205028, Miss = 11125, Miss_rate = 0.054, Pending_hits = 1707, Reservation_fails = 14
L2_cache_bank[6]: Access = 205141, Miss = 11035, Miss_rate = 0.054, Pending_hits = 1674, Reservation_fails = 9
L2_cache_bank[7]: Access = 204015, Miss = 10939, Miss_rate = 0.054, Pending_hits = 1645, Reservation_fails = 6
L2_cache_bank[8]: Access = 204756, Miss = 11024, Miss_rate = 0.054, Pending_hits = 1734, Reservation_fails = 8
L2_cache_bank[9]: Access = 204618, Miss = 11002, Miss_rate = 0.054, Pending_hits = 1683, Reservation_fails = 7
L2_cache_bank[10]: Access = 204736, Miss = 10996, Miss_rate = 0.054, Pending_hits = 1624, Reservation_fails = 11
L2_cache_bank[11]: Access = 204819, Miss = 11006, Miss_rate = 0.054, Pending_hits = 1695, Reservation_fails = 4
L2_cache_bank[12]: Access = 204923, Miss = 11163, Miss_rate = 0.054, Pending_hits = 1721, Reservation_fails = 11
L2_cache_bank[13]: Access = 205297, Miss = 11105, Miss_rate = 0.054, Pending_hits = 1665, Reservation_fails = 11
L2_cache_bank[14]: Access = 204654, Miss = 11060, Miss_rate = 0.054, Pending_hits = 1649, Reservation_fails = 7
L2_cache_bank[15]: Access = 205078, Miss = 11018, Miss_rate = 0.054, Pending_hits = 1634, Reservation_fails = 10
L2_cache_bank[16]: Access = 233916, Miss = 11049, Miss_rate = 0.047, Pending_hits = 1914, Reservation_fails = 2
L2_cache_bank[17]: Access = 204248, Miss = 10965, Miss_rate = 0.054, Pending_hits = 1656, Reservation_fails = 7
L2_cache_bank[18]: Access = 203028, Miss = 10969, Miss_rate = 0.054, Pending_hits = 1651, Reservation_fails = 10
L2_cache_bank[19]: Access = 202820, Miss = 10930, Miss_rate = 0.054, Pending_hits = 1621, Reservation_fails = 9
L2_cache_bank[20]: Access = 202456, Miss = 10919, Miss_rate = 0.054, Pending_hits = 1677, Reservation_fails = 7
L2_cache_bank[21]: Access = 203679, Miss = 10956, Miss_rate = 0.054, Pending_hits = 1644, Reservation_fails = 9
L2_total_cache_accesses = 4523921
L2_total_cache_misses = 242045
L2_total_cache_miss_rate = 0.0535
L2_total_cache_pending_hits = 36940
L2_total_cache_reservation_fails = 175
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3145978
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201268
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1098917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4110
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 173
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3379928
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1143797
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9957865
icnt_total_pkts_simt_to_mem=5667987
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 67.3108
	minimum = 6
	maximum = 1906
Network latency average = 37.9853
	minimum = 6
	maximum = 1713
Slowest packet = 6870983
Flit latency average = 30.5019
	minimum = 6
	maximum = 1713
Slowest flit = 11832360
Fragmentation average = 0.0180722
	minimum = 0
	maximum = 882
Injected packet rate average = 0.0220167
	minimum = 0.019045 (at node 19)
	maximum = 0.0253048 (at node 33)
Accepted packet rate average = 0.0220167
	minimum = 0.019045 (at node 19)
	maximum = 0.0253048 (at node 33)
Injected flit rate average = 0.0384417
	minimum = 0.0202149 (at node 19)
	maximum = 0.0615687 (at node 33)
Accepted flit rate average= 0.0384417
	minimum = 0.0261773 (at node 48)
	maximum = 0.0503728 (at node 24)
Injected packet length average = 1.74603
Accepted packet length average = 1.74603
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1145 (17 samples)
	minimum = 6 (17 samples)
	maximum = 500.588 (17 samples)
Network latency average = 20.9898 (17 samples)
	minimum = 6 (17 samples)
	maximum = 393.235 (17 samples)
Flit latency average = 21.6613 (17 samples)
	minimum = 6 (17 samples)
	maximum = 392.412 (17 samples)
Fragmentation average = 0.00698695 (17 samples)
	minimum = 0 (17 samples)
	maximum = 130.235 (17 samples)
Injected packet rate average = 0.029619 (17 samples)
	minimum = 0.023802 (17 samples)
	maximum = 0.101276 (17 samples)
Accepted packet rate average = 0.029619 (17 samples)
	minimum = 0.023802 (17 samples)
	maximum = 0.101276 (17 samples)
Injected flit rate average = 0.0455805 (17 samples)
	minimum = 0.0309067 (17 samples)
	maximum = 0.124288 (17 samples)
Accepted flit rate average = 0.0455805 (17 samples)
	minimum = 0.0328954 (17 samples)
	maximum = 0.189483 (17 samples)
Injected packet size average = 1.53889 (17 samples)
Accepted packet size average = 1.53889 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 30 min, 39 sec (9039 sec)
gpgpu_simulation_rate = 12313 (inst/sec)
gpgpu_simulation_rate = 1223 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 10387
gpu_sim_insn = 4532584
gpu_ipc =     436.3708
gpu_tot_sim_cycle = 11293536
gpu_tot_sim_insn = 115830696
gpu_tot_ipc =      10.2564
gpu_tot_issued_cta = 9198
max_total_param_size = 0
gpu_stall_dramfull = 3205034
gpu_stall_icnt2sh    = 11297641
partiton_reqs_in_parallel = 228376
partiton_reqs_in_parallel_total    = 156104518
partiton_level_parallism =      21.9867
partiton_level_parallism_total  =      13.8427
partiton_reqs_in_parallel_util = 228376
partiton_reqs_in_parallel_util_total    = 156104518
gpu_sim_cycle_parition_util = 10387
gpu_tot_sim_cycle_parition_util    = 7231711
partiton_level_parallism_util =      21.9867
partiton_level_parallism_util_total  =      21.5867
partiton_replys_in_parallel = 29483
partiton_replys_in_parallel_total    = 4523921
L2_BW  =     269.0398 GB/Sec
L2_BW_total  =      38.2157 GB/Sec
gpu_total_sim_rate=12759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4701918
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0012
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 883008
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0020
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 881216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4696425
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 883008
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4701918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7128, 6989, 7334, 6965, 7387, 7274, 7999, 6675, 7200, 7297, 7182, 7315, 7206, 7085, 7539, 6852, 5745, 6097, 5299, 6041, 5815, 6394, 5565, 5252, 5698, 6067, 5787, 6316, 5474, 5912, 6062, 5801, 5364, 4600, 5322, 5082, 4724, 4496, 5047, 5396, 4808, 5162, 5034, 4565, 5169, 5103, 5445, 5083, 4752, 4581, 4571, 4766, 4644, 5009, 4801, 5058, 4927, 4661, 4459, 4664, 5105, 4978, 4970, 4781, 
gpgpu_n_tot_thrd_icount = 283207584
gpgpu_n_tot_w_icount = 8850237
gpgpu_n_stall_shd_mem = 11775472
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3388099
gpgpu_n_mem_write_global = 1165109
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 9774516
gpgpu_n_store_insn = 2296617
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 28256256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11680097
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90489
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12877334	W0_Idle:192716352	W0_Scoreboard:188308929	W1:1778480	W2:866041	W3:580680	W4:414130	W5:306564	W6:222564	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2795544
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27104792 {8:3388099,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46612968 {40:1164994,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 201229176 {40:2599145,72:156787,136:632167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9320872 {8:1165109,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2216 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 11293535 
mrq_lat_table:146756 	4244 	5479 	36031 	18351 	14995 	22831 	34193 	37059 	13315 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3430080 	945098 	41883 	26654 	4127 	5328 	10561 	15289 	17242 	27115 	29822 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1154977 	290771 	1359004 	699689 	422944 	435460 	68522 	8436 	5186 	3322 	5336 	10484 	15109 	17198 	27107 	29818 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	847769 	802107 	1433507 	267665 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	732896 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3169 	370 	156 	90 	54 	61 	54 	57 	66 	44 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        38        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        23        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        41        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        40        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    209032    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    209195    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    200971    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    185777    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    221256    256466    221062    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    193807    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    201239    255962    222505    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.122750  3.123539  3.351301  3.516441  2.804878  2.842508  2.862520  2.774716  2.857621  2.824451  2.971761  3.021138  3.149321  3.136827  2.886145  2.945205 
dram[1]:  3.086822  3.107544  3.258467  3.324275  2.869355  2.917476  2.805873  2.749231  2.831715  2.739264  3.081129  3.058920  3.206119  3.058480  2.896978  2.921053 
dram[2]:  3.170813  3.114516  3.224863  3.218589  2.870253  2.729290  2.783151  2.858730  2.849600  2.950512  2.980676  3.019324  3.208599  3.179710  2.933428  3.018258 
dram[3]:  3.171335  3.190311  3.480843  3.190955  2.852410  2.789555  2.961017  2.726444  2.855520  2.864636  3.071429  3.048077  3.008621  3.092145  3.004342  3.060206 
dram[4]:  3.166384  3.082919  3.340037  3.356261  2.742604  2.800905  2.696241  2.750755  2.925497  2.862944  3.012539  2.996820  3.264706  3.133846  2.944828  2.893817 
dram[5]:  3.160862  3.186162  3.362162  3.557915  2.900316  2.742814  2.788889  2.753125  2.868955  2.708920  3.090756  3.121753  3.077728  3.044863  3.077260  2.964187 
dram[6]:  3.171474  3.210351  3.393885  3.278066  2.819749  2.763359  2.808219  2.783866  2.918167  2.782194  3.012403  3.070608  3.153030  3.291601  2.968493  2.970914 
dram[7]:  3.126476  3.222591  3.281834  3.357143  2.675753  2.791541  2.826562  2.720000  2.770440  2.906557  3.082782  3.097879  3.164319  3.266881  3.028169  2.944915 
dram[8]:  3.124792  3.083736  3.299820  3.420183  2.751515  2.779180  2.761310  2.734234  2.915980  2.933786  3.007849  2.980738  3.606876  3.180982  2.911846  3.118003 
dram[9]:  3.095935  3.115635  3.294872  3.539877  2.650430  2.752976  2.860390  2.696880  2.784252  2.881978  2.951181  3.157895  3.178354  3.123881  2.928771  2.967237 
dram[10]:  3.155518  3.113301  3.471483  3.500945  2.774343  2.915000  2.758089  2.822186  2.967632  2.918033  3.096939  2.955343  3.113323  3.061404  2.960784  2.998565 
average row locality = 334071/111097 = 3.007021
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1417      1403      1352      1362      1362      1389      1334      1320      1252      1309      1292      1316      1500      1516      1499      1535 
dram[1]:      1466      1450      1359      1362      1344      1349      1313      1336      1281      1285      1277      1327      1432      1483      1509      1515 
dram[2]:      1439      1419      1333      1380      1357      1373      1345      1360      1280      1283      1324      1338      1444      1537      1484      1530 
dram[3]:      1441      1399      1367      1389      1395      1347      1330      1340      1273      1261      1347      1341      1487      1468      1494      1495 
dram[4]:      1421      1401      1355      1406      1362      1375      1330      1345      1279      1253      1354      1336      1492      1458      1524      1522 
dram[5]:      1423      1425      1375      1366      1360      1347      1331      1344      1314      1256      1315      1340      1468      1492      1505      1537 
dram[6]:      1470      1449      1399      1395      1332      1342      1375      1376      1293      1285      1375      1341      1478      1489      1534      1528 
dram[7]:      1393      1439      1414      1363      1389      1383      1343      1341      1283      1288      1323      1344      1471      1460      1540      1490 
dram[8]:      1416      1437      1379      1386      1361      1329      1324      1357      1299      1268      1351      1310      1492      1483      1518      1489 
dram[9]:      1422      1423      1340      1307      1369      1377      1345      1357      1267      1296      1327      1295      1483      1488      1511      1488 
dram[10]:      1427      1423      1357      1380      1344      1329      1353      1333      1269      1292      1315      1304      1445      1484      1503      1505 
total reads: 244139
bank skew: 1540/1252 = 1.23
chip skew: 22461/22063 = 1.02
number of total write accesses:
dram[0]:       491       468       451       456       478       470       415       392       454       493       497       542       588       639       605       615 
dram[1]:       525       486       469       473       435       454       407       451       469       501       470       542       559       609       600       594 
dram[2]:       473       512       431       490       457       472       439       441       501       446       527       537       571       657       587       619 
dram[3]:       484       445       450       516       499       469       417       454       486       432       545       561       607       579       582       589 
dram[4]:       444       458       472       497       492       482       463       476       488       439       568       549       617       579       611       631 
dram[5]:       483       509       491       477       473       466       426       418       525       475       524       583       591       612       606       615 
dram[6]:       509       474       488       503       467       468       470       453       490       465       568       529       603       588       633       617 
dram[7]:       461       501       519       470       476       465       466       427       479       485       539       555       551       572       610       595 
dram[8]:       462       478       459       478       455       433       446       464       471       460       565       547       921       591       596       572 
dram[9]:       482       490       459       424       481       473       417       458       501       511       547       505       602       605       586       595 
dram[10]:       460       473       469       472       451       420       437       397       473       488       506       549       588       610       611       585 
total reads: 89932
bank skew: 921/392 = 2.35
chip skew: 8398/7989 = 1.05
average mf latency per bank:
dram[0]:      32752     31925     32302     31875     29939     30505     32176     33841     31412     30194     31145     29238     27444     27050     27827     28472
dram[1]:      31381     32420     31111     31098     31122     30960     32420     31445     31463     29948     31346     28951     28117     27228     28330     28152
dram[2]:      32126     31617     31415     30940     31864     31296     31737     31880     30928     31524     29530     29685     27637     25723     28241     28213
dram[3]:      32167     32464     32434     30387     29430     30710     31868     32218     29269     32190     29418     28799     26651     27691     28447     28849
dram[4]:      33040     33351     31756     30886     31508     29650     30762     30650     31432     32333     28667     29264     27221     27721     28981     27716
dram[5]:      32161     31883     31078     31033     29741     30124     32452     32268     29861     29407     29365     29303     26579     27123     28839     28483
dram[6]:      31851     31904     31217     31149     30192     30480     31216     32927     31270     30529     28350     30021     26922     27750     27855     27930
dram[7]:      32537     31447     30758     32096     30171     30396     30999     30998     30628     30139     30149     29647     27363     27979     27959     28459
dram[8]:      33232     32825     31070     31829     32422     32137     31151     32564     31411     31361     29007     29402     27332     27665     28447     28580
dram[9]:      33512     32036     31521     33524     30579     29810     32021     32011     30804     30405     29689     29841     26513     27187     29001     28164
dram[10]:      32758     32058     32331     32286     30651     31499     32367     32783     29895     31465     30344     29508     26937     25893     28589     28821
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    258266    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    258221    261096    258192    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    258237    261070    258181    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    258528    261138    261109    258216    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    258380    258452    258314    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    257999    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    257995    261103    258461    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258154    258205    261219    261158    261141    261152    261082    258544    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13337190 n_act=10065 n_pre=10049 n_req=30212 n_rd=88632 n_write=19427 bw_util=0.01605
n_activity=441577 dram_eff=0.4894
bk0: 5668a 13362787i bk1: 5612a 13361887i bk2: 5408a 13366252i bk3: 5448a 13367893i bk4: 5448a 13362485i bk5: 5556a 13362188i bk6: 5336a 13371842i bk7: 5280a 13367941i bk8: 5008a 13366362i bk9: 5236a 13363404i bk10: 5168a 13363161i bk11: 5264a 13354862i bk12: 6000a 13354014i bk13: 6064a 13352047i bk14: 5996a 13352507i bk15: 6140a 13348781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417973
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13337383 n_act=10085 n_pre=10069 n_req=30132 n_rd=88352 n_write=19474 bw_util=0.01602
n_activity=441683 dram_eff=0.4883
bk0: 5864a 13358034i bk1: 5800a 13362132i bk2: 5436a 13369785i bk3: 5448a 13370014i bk4: 5376a 13368020i bk5: 5396a 13364886i bk6: 5252a 13370178i bk7: 5344a 13364948i bk8: 5124a 13368366i bk9: 5140a 13362692i bk10: 5108a 13364542i bk11: 5308a 13357773i bk12: 5728a 13360685i bk13: 5932a 13354508i bk14: 6036a 13353157i bk15: 6060a 13354846i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.407485
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336497 n_act=10119 n_pre=10103 n_req=30386 n_rd=88904 n_write=19740 bw_util=0.01614
n_activity=444160 dram_eff=0.4892
bk0: 5756a 13359632i bk1: 5676a 13357686i bk2: 5332a 13370198i bk3: 5520a 13360952i bk4: 5428a 13364911i bk5: 5492a 13359551i bk6: 5380a 13370237i bk7: 5440a 13366095i bk8: 5120a 13362183i bk9: 5132a 13365091i bk10: 5296a 13361334i bk11: 5352a 13360778i bk12: 5776a 13359634i bk13: 6148a 13351999i bk14: 5936a 13357291i bk15: 6120a 13348439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.418052
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336987 n_act=10044 n_pre=10028 n_req=30289 n_rd=88696 n_write=19608 bw_util=0.01609
n_activity=445371 dram_eff=0.4864
bk0: 5764a 13361816i bk1: 5596a 13365227i bk2: 5468a 13367097i bk3: 5556a 13361197i bk4: 5580a 13366668i bk5: 5388a 13363725i bk6: 5320a 13366497i bk7: 5360a 13366609i bk8: 5092a 13369548i bk9: 5044a 13366464i bk10: 5388a 13359674i bk11: 5364a 13356723i bk12: 5948a 13355677i bk13: 5872a 13352261i bk14: 5976a 13357512i bk15: 5980a 13354172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.416783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336162 n_act=10199 n_pre=10183 n_req=30479 n_rd=88852 n_write=19967 bw_util=0.01616
n_activity=448379 dram_eff=0.4854
bk0: 5684a 13368276i bk1: 5604a 13363740i bk2: 5420a 13366184i bk3: 5624a 13363538i bk4: 5448a 13360659i bk5: 5500a 13359193i bk6: 5320a 13365233i bk7: 5380a 13364456i bk8: 5116a 13361929i bk9: 5012a 13366380i bk10: 5416a 13356281i bk11: 5344a 13357865i bk12: 5968a 13353812i bk13: 5832a 13355875i bk14: 6096a 13350309i bk15: 6088a 13351613i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.42007
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336416 n_act=10109 n_pre=10093 n_req=30472 n_rd=88792 n_write=19953 bw_util=0.01615
n_activity=443041 dram_eff=0.4909
bk0: 5692a 13363344i bk1: 5700a 13360297i bk2: 5500a 13367390i bk3: 5464a 13365836i bk4: 5440a 13363984i bk5: 5388a 13362259i bk6: 5324a 13368142i bk7: 5376a 13367676i bk8: 5256a 13359731i bk9: 5024a 13365780i bk10: 5260a 13363409i bk11: 5360a 13355281i bk12: 5872a 13359941i bk13: 5968a 13352533i bk14: 6020a 13351737i bk15: 6148a 13352741i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.411234
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13335040 n_act=10202 n_pre=10186 n_req=30786 n_rd=89844 n_write=20091 bw_util=0.01633
n_activity=450454 dram_eff=0.4881
bk0: 5880a 13357526i bk1: 5796a 13357198i bk2: 5596a 13366967i bk3: 5580a 13359695i bk4: 5328a 13361668i bk5: 5368a 13362579i bk6: 5500a 13368900i bk7: 5504a 13359641i bk8: 5172a 13368713i bk9: 5140a 13365234i bk10: 5500a 13355830i bk11: 5364a 13363348i bk12: 5912a 13353604i bk13: 5956a 13354089i bk14: 6136a 13350707i bk15: 6112a 13350444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.423244
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336264 n_act=10121 n_pre=10105 n_req=30435 n_rd=89056 n_write=19817 bw_util=0.01617
n_activity=444715 dram_eff=0.4896
bk0: 5572a 13361704i bk1: 5756a 13360075i bk2: 5656a 13358792i bk3: 5452a 13363557i bk4: 5556a 13361693i bk5: 5532a 13359578i bk6: 5372a 13365594i bk7: 5364a 13366483i bk8: 5132a 13359793i bk9: 5152a 13365108i bk10: 5292a 13359900i bk11: 5376a 13357942i bk12: 5884a 13359661i bk13: 5840a 13358522i bk14: 6160a 13354316i bk15: 5960a 13356618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41343
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13336589 n_act=10089 n_pre=10073 n_req=30597 n_rd=88796 n_write=19816 bw_util=0.01613
n_activity=445822 dram_eff=0.4872
bk0: 5664a 13363206i bk1: 5748a 13361766i bk2: 5516a 13364975i bk3: 5544a 13361428i bk4: 5444a 13363009i bk5: 5316a 13358850i bk6: 5296a 13365419i bk7: 5428a 13361695i bk8: 5196a 13361484i bk9: 5072a 13365935i bk10: 5404a 13353161i bk11: 5240a 13355915i bk12: 5968a 13358131i bk13: 5932a 13354043i bk14: 6072a 13357436i bk15: 5956a 13356172i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.413255
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13337137 n_act=10134 n_pre=10118 n_req=30231 n_rd=88380 n_write=19594 bw_util=0.01604
n_activity=442438 dram_eff=0.4881
bk0: 5688a 13362916i bk1: 5692a 13363697i bk2: 5360a 13368030i bk3: 5228a 13368194i bk4: 5476a 13362796i bk5: 5508a 13359875i bk6: 5380a 13374060i bk7: 5428a 13365938i bk8: 5068a 13362510i bk9: 5184a 13365846i bk10: 5308a 13358746i bk11: 5180a 13360219i bk12: 5932a 13354054i bk13: 5952a 13356641i bk14: 6044a 13356957i bk15: 5952a 13358179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.41173
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=13465363 n_nop=13338011 n_act=9931 n_pre=9915 n_req=30052 n_rd=88252 n_write=19254 bw_util=0.01597
n_activity=439658 dram_eff=0.489
bk0: 5708a 13359980i bk1: 5692a 13361890i bk2: 5428a 13364875i bk3: 5520a 13368105i bk4: 5376a 13365474i bk5: 5316a 13360307i bk6: 5412a 13367094i bk7: 5332a 13369968i bk8: 5076a 13367009i bk9: 5168a 13364379i bk10: 5260a 13364019i bk11: 5216a 13356877i bk12: 5780a 13357542i bk13: 5936a 13353948i bk14: 6012a 13357124i bk15: 6020a 13354104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.417934

========= L2 cache stats =========
L2_cache_bank[0]: Access = 204589, Miss = 11008, Miss_rate = 0.054, Pending_hits = 1757, Reservation_fails = 6
L2_cache_bank[1]: Access = 205937, Miss = 11150, Miss_rate = 0.054, Pending_hits = 1712, Reservation_fails = 5
L2_cache_bank[2]: Access = 205029, Miss = 10981, Miss_rate = 0.054, Pending_hits = 1692, Reservation_fails = 13
L2_cache_bank[3]: Access = 205636, Miss = 11107, Miss_rate = 0.054, Pending_hits = 1720, Reservation_fails = 12
L2_cache_bank[4]: Access = 205010, Miss = 11006, Miss_rate = 0.054, Pending_hits = 1688, Reservation_fails = 0
L2_cache_bank[5]: Access = 206107, Miss = 11220, Miss_rate = 0.054, Pending_hits = 1749, Reservation_fails = 14
L2_cache_bank[6]: Access = 206240, Miss = 11134, Miss_rate = 0.054, Pending_hits = 1724, Reservation_fails = 9
L2_cache_bank[7]: Access = 205089, Miss = 11040, Miss_rate = 0.054, Pending_hits = 1693, Reservation_fails = 6
L2_cache_bank[8]: Access = 205876, Miss = 11117, Miss_rate = 0.054, Pending_hits = 1786, Reservation_fails = 9
L2_cache_bank[9]: Access = 205691, Miss = 11096, Miss_rate = 0.054, Pending_hits = 1727, Reservation_fails = 9
L2_cache_bank[10]: Access = 205863, Miss = 11091, Miss_rate = 0.054, Pending_hits = 1679, Reservation_fails = 14
L2_cache_bank[11]: Access = 205901, Miss = 11107, Miss_rate = 0.054, Pending_hits = 1750, Reservation_fails = 7
L2_cache_bank[12]: Access = 206031, Miss = 11256, Miss_rate = 0.055, Pending_hits = 1769, Reservation_fails = 11
L2_cache_bank[13]: Access = 206398, Miss = 11205, Miss_rate = 0.054, Pending_hits = 1716, Reservation_fails = 12
L2_cache_bank[14]: Access = 205748, Miss = 11156, Miss_rate = 0.054, Pending_hits = 1691, Reservation_fails = 9
L2_cache_bank[15]: Access = 206195, Miss = 11108, Miss_rate = 0.054, Pending_hits = 1676, Reservation_fails = 10
L2_cache_bank[16]: Access = 240327, Miss = 11140, Miss_rate = 0.046, Pending_hits = 2031, Reservation_fails = 2
L2_cache_bank[17]: Access = 205364, Miss = 11059, Miss_rate = 0.054, Pending_hits = 1696, Reservation_fails = 9
L2_cache_bank[18]: Access = 204106, Miss = 11064, Miss_rate = 0.054, Pending_hits = 1697, Reservation_fails = 10
L2_cache_bank[19]: Access = 203935, Miss = 11031, Miss_rate = 0.054, Pending_hits = 1681, Reservation_fails = 9
L2_cache_bank[20]: Access = 203542, Miss = 11013, Miss_rate = 0.054, Pending_hits = 1717, Reservation_fails = 7
L2_cache_bank[21]: Access = 204790, Miss = 11050, Miss_rate = 0.054, Pending_hits = 1690, Reservation_fails = 10
L2_total_cache_accesses = 4553404
L2_total_cache_misses = 244139
L2_total_cache_miss_rate = 0.0536
L2_total_cache_pending_hits = 38041
L2_total_cache_reservation_fails = 193
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3153742
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 32902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 201455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1117441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42677
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3388099
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1165109
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.039
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=9995519
icnt_total_pkts_simt_to_mem=5718782
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.4026
	minimum = 6
	maximum = 750
Network latency average = 40.3266
	minimum = 6
	maximum = 501
Slowest packet = 9050559
Flit latency average = 46.9573
	minimum = 6
	maximum = 500
Slowest flit = 15631528
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0567718
	minimum = 0.0450585 (at node 25)
	maximum = 0.308622 (at node 44)
Accepted packet rate average = 0.0567718
	minimum = 0.0450585 (at node 25)
	maximum = 0.308622 (at node 44)
Injected flit rate average = 0.0851577
	minimum = 0.0695614 (at node 37)
	maximum = 0.326481 (at node 44)
Accepted flit rate average= 0.0851577
	minimum = 0.0573822 (at node 25)
	maximum = 0.599384 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.2971 (18 samples)
	minimum = 6 (18 samples)
	maximum = 514.444 (18 samples)
Network latency average = 22.0641 (18 samples)
	minimum = 6 (18 samples)
	maximum = 399.222 (18 samples)
Flit latency average = 23.0666 (18 samples)
	minimum = 6 (18 samples)
	maximum = 398.389 (18 samples)
Fragmentation average = 0.00659879 (18 samples)
	minimum = 0 (18 samples)
	maximum = 123 (18 samples)
Injected packet rate average = 0.0311275 (18 samples)
	minimum = 0.024983 (18 samples)
	maximum = 0.112795 (18 samples)
Accepted packet rate average = 0.0311275 (18 samples)
	minimum = 0.024983 (18 samples)
	maximum = 0.112795 (18 samples)
Injected flit rate average = 0.0477792 (18 samples)
	minimum = 0.0330541 (18 samples)
	maximum = 0.135521 (18 samples)
Accepted flit rate average = 0.0477792 (18 samples)
	minimum = 0.0342557 (18 samples)
	maximum = 0.212255 (18 samples)
Injected packet size average = 1.53495 (18 samples)
Accepted packet size average = 1.53495 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 31 min, 18 sec (9078 sec)
gpgpu_simulation_rate = 12759 (inst/sec)
gpgpu_simulation_rate = 1244 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 1060713
gpu_sim_insn = 5569050
gpu_ipc =       5.2503
gpu_tot_sim_cycle = 12581471
gpu_tot_sim_insn = 121399746
gpu_tot_ipc =       9.6491
gpu_tot_issued_cta = 9709
max_total_param_size = 0
gpu_stall_dramfull = 3205903
gpu_stall_icnt2sh    = 11300896
partiton_reqs_in_parallel = 23334817
partiton_reqs_in_parallel_total    = 156332894
partiton_level_parallism =      21.9992
partiton_level_parallism_total  =      14.2803
partiton_reqs_in_parallel_util = 23334817
partiton_reqs_in_parallel_util_total    = 156332894
gpu_sim_cycle_parition_util = 1060713
gpu_tot_sim_cycle_parition_util    = 7242098
partiton_level_parallism_util =      21.9992
partiton_level_parallism_util_total  =      21.6394
partiton_replys_in_parallel = 95938
partiton_replys_in_parallel_total    = 4553404
L2_BW  =       8.5729 GB/Sec
L2_BW_total  =      35.0264 GB/Sec
gpu_total_sim_rate=12030

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5028619
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 940240
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0019
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 938448
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5023126
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 940240
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5028619
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7681, 7594, 7957, 7288, 7680, 7912, 8577, 7024, 7608, 7735, 7860, 7908, 7544, 7378, 7947, 7289, 6237, 6274, 5746, 6518, 6182, 6656, 5957, 5569, 5990, 6443, 6154, 6593, 5966, 6004, 6439, 6048, 5711, 5077, 5614, 5488, 5001, 4858, 5409, 5843, 4955, 5439, 5211, 5146, 5546, 5465, 5767, 5290, 5069, 4673, 4863, 4958, 4891, 5386, 5133, 5360, 5189, 4823, 4706, 4826, 5437, 5310, 5187, 5167, 
gpgpu_n_tot_thrd_icount = 301776256
gpgpu_n_tot_w_icount = 9430508
gpgpu_n_stall_shd_mem = 11798860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3478683
gpgpu_n_mem_write_global = 1170463
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10124173
gpgpu_n_store_insn = 2305221
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30087680
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11703289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12904681	W0_Idle:217842686	W0_Scoreboard:222005155	W1:2041774	W2:976277	W3:614292	W4:422397	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2959028
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27829464 {8:3478683,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827128 {40:1170348,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205172664 {40:2685497,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363704 {8:1170463,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2295 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12578833 
mrq_lat_table:153717 	4497 	5815 	36840 	19856 	16797 	25032 	36567 	38545 	13418 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3512362 	952177 	42947 	26654 	4181 	5348 	10787 	15722 	18435 	28923 	31601 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1242657 	291921 	1359014 	699702 	424516 	435460 	68522 	8436 	5186 	3391 	5341 	10710 	15542 	18391 	28915 	31597 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	927857 	811279 	1434830 	267666 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738250 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3385 	373 	158 	93 	59 	67 	66 	71 	75 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        38        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        32        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        41        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        41        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    237646    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    232106    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    231638    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    224088    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    223882    256466    232103    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    232110    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    212738    255962    223867    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.101538  3.123810  3.255575  3.468240  2.797704  2.815714  2.834101  2.711309  2.789231  2.767988  2.914861  2.954955  3.131054  3.090411  2.864407  2.919897 
dram[1]:  3.083823  3.064857  3.181219  3.273504  2.845113  2.870482  2.771689  2.698006  2.792169  2.711400  3.022801  3.032408  3.158610  3.034770  2.867360  2.915789 
dram[2]:  3.147975  3.099085  3.161565  3.176948  2.808759  2.701262  2.759071  2.817778  2.820783  2.890127  2.920181  2.989426  3.173333  3.147743  2.893421  2.982690 
dram[3]:  3.168487  3.151466  3.437050  3.155905  2.794944  2.758621  2.902821  2.669958  2.800000  2.856000  3.039695  2.979011  2.982361  3.047143  2.970149  3.026243 
dram[4]:  3.140127  3.032710  3.292808  3.312914  2.720056  2.782670  2.659722  2.686357  2.844985  2.809077  2.953488  2.920705  3.181688  3.089209  2.880769  2.867347 
dram[5]:  3.126365  3.156740  3.278992  3.502742  2.862832  2.734752  2.743741  2.715744  2.843108  2.691395  3.064466  3.087423  3.002759  3.031507  3.030096  2.961942 
dram[6]:  3.124252  3.199059  3.331667  3.234628  2.771014  2.738881  2.772404  2.746121  2.894977  2.739003  2.965567  3.036923  3.088858  3.219764  2.920513  2.942333 
dram[7]:  3.077165  3.178125  3.222940  3.321368  2.661225  2.766949  2.784773  2.712230  2.751471  2.843374  3.041991  3.025641  3.116691  3.200304  2.986702  2.930481 
dram[8]:  3.103774  3.050000  3.253833  3.360825  2.732857  2.771301  2.740525  2.688022  2.858448  2.889241  2.961367  2.957640  3.553343  3.144092  2.879581  3.077794 
dram[9]:  3.074809  3.056662  3.202703  3.500000  2.610372  2.720445  2.829305  2.687675  2.754772  2.842496  2.906158  3.113487  3.154624  3.086471  2.909091  2.938089 
dram[10]:  3.105346  3.074809  3.438283  3.458781  2.748180  2.893250  2.719772  2.762195  2.927559  2.837104  3.066986  2.875556  3.078684  3.038889  2.930355  2.975477 
average row locality = 351901/118594 = 2.967275
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1515      1493      1432      1448      1451      1485      1416      1410      1332      1375      1370      1400      1593      1604      1584      1627 
dram[1]:      1565      1533      1452      1434      1436      1432      1396      1423      1358      1359      1363      1408      1517      1563      1590      1610 
dram[2]:      1538      1514      1419      1457      1442      1444      1442      1444      1353      1349      1393      1422      1552      1626      1589      1607 
dram[3]:      1537      1481      1454      1477      1472      1436      1415      1418      1366      1337      1428      1408      1575      1542      1590      1587 
dram[4]:      1520      1478      1439      1494      1446      1462      1432      1415      1356      1335      1438      1412      1585      1550      1613      1606 
dram[5]:      1510      1497      1449      1434      1450      1442      1417      1425      1396      1324      1406      1418      1565      1585      1593      1630 
dram[6]:      1563      1558      1497      1485      1424      1425      1460      1476      1384      1377      1465      1425      1563      1577      1622      1614 
dram[7]:      1478      1526      1472      1461      1467      1474      1414      1436      1370      1374      1403      1423      1550      1528      1621      1581 
dram[8]:      1504      1527      1445      1468      1444      1409      1418      1442      1386      1344      1416      1390      1568      1573      1589      1588 
dram[9]:      1520      1499      1425      1389      1458      1464      1438      1443      1355      1379      1411      1375      1566      1587      1605      1572 
dram[10]:      1503      1528      1446      1456      1424      1410      1451      1401      1363      1369      1399      1373      1543      1565      1598      1586 
total reads: 259115
bank skew: 1630/1324 = 1.23
chip skew: 23915/23415 = 1.02
number of total write accesses:
dram[0]:       501       475       466       463       499       486       429       412       481       510       513       568       605       652       613       633 
dram[1]:       532       499       479       481       456       474       425       471       496       520       493       557       574       619       615       606 
dram[2]:       483       519       440       500       482       482       459       458       520       466       546       557       590       675       610       633 
dram[3]:       494       454       457       527       518       484       437       475       510       448       563       579       623       591       599       604 
dram[4]:       452       469       484       507       507       497       483       495       516       460       594       577       639       597       634       642 
dram[5]:       494       517       502       482       491       486       446       438       543       490       543       595       612       628       622       627 
dram[6]:       524       483       502       514       488       484       489       471       518       491       602       549       627       606       656       631 
dram[7]:       476       508       523       482       489       485       488       449       501       514       553       583       560       581       625       611 
dram[8]:       470       486       465       488       469       445       462       488       492       482       577       565       930       609       611       588 
dram[9]:       494       497       471       431       505       492       435       476       521       534       571       518       617       626       603       611 
dram[10]:       472       486       476       474       464       433       461       411       496       512       524       568       609       623       632       598 
total reads: 92786
bank skew: 930/411 = 2.26
chip skew: 8635/8239 = 1.05
average mf latency per bank:
dram[0]:      32920     32313     32091     32370     29681     30605     32501     33453     31431     30760     31045     29431     27436     27699     28399     28610
dram[1]:      31562     32250     30810     31440     31221     30766     32635     31732     31056     30386     31649     29552     28321     27188     28650     28762
dram[2]:      32586     32249     31175     30647     31411     31534     31973     31167     30568     31428     29801     29773     28010     26436     28675     28556
dram[3]:      32887     32701     32584     30589     29613     30788     31363     32318     29135     32203     29415     28692     26764     28125     28979     28995
dram[4]:      33141     33221     31308     31229     31650     29644     30648     30478     31122     32732     28976     29094     27544     27805     28934     28279
dram[5]:      32544     31869     31157     31232     29724     30194     32488     32076     29985     29173     29304     29523     26572     27674     29253     28880
dram[6]:      31652     31746     31534     30948     30661     30823     31773     32427     31344     30808     28811     30885     26686     28082     28008     28385
dram[7]:      32305     31836     30613     31604     29975     29938     31228     31351     30864     30216     30620     29990     27958     28390     27780     28404
dram[8]:      33835     33096     31569     31514     32178     32210     31467     32247     31275     31775     29107     30082     27550     28384     28461     28656
dram[9]:      33273     32214     31621     32694     30470     29299     32075     31658     31078     30772     29637     29952     26809     27730     29096     28408
dram[10]:      32312     32129     31864     32101     30577     31677     31936     32680     30185     31351     30086     29423     27403     26084     28960     29568
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    259119    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    259121    261096    259075    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    259183    261070    258957    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    259253    261138    261109    259036    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    259248    259055    259267    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    258983    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    258965    261103    259118    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258969    258205    261219    261158    261141    261152    261082    259241    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298889 n_act=10751 n_pre=10735 n_req=31841 n_rd=94140 n_write=20435 bw_util=0.01485
n_activity=460029 dram_eff=0.4981
bk0: 6060a 15325885i bk1: 5972a 15326115i bk2: 5728a 15328986i bk3: 5792a 15331809i bk4: 5804a 15324561i bk5: 5940a 15324922i bk6: 5664a 15334959i bk7: 5640a 15330313i bk8: 5328a 15326913i bk9: 5500a 15326324i bk10: 5480a 15327518i bk11: 5600a 15315966i bk12: 6372a 15316730i bk13: 6416a 15314915i bk14: 6336a 15314798i bk15: 6508a 15309796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15299220 n_act=10752 n_pre=10736 n_req=31736 n_rd=93756 n_write=20486 bw_util=0.0148
n_activity=458801 dram_eff=0.498
bk0: 6260a 15321939i bk1: 6132a 15324064i bk2: 5808a 15333338i bk3: 5736a 15334222i bk4: 5744a 15330315i bk5: 5728a 15326865i bk6: 5584a 15331562i bk7: 5692a 15325858i bk8: 5432a 15329809i bk9: 5436a 15324347i bk10: 5452a 15326578i bk11: 5632a 15321123i bk12: 6068a 15322817i bk13: 6252a 15317568i bk14: 6360a 15316103i bk15: 6440a 15318165i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370896
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298227 n_act=10799 n_pre=10783 n_req=32011 n_rd=94364 n_write=20777 bw_util=0.01492
n_activity=462118 dram_eff=0.4983
bk0: 6152a 15322761i bk1: 6056a 15321351i bk2: 5676a 15334912i bk3: 5828a 15324954i bk4: 5768a 15326476i bk5: 5776a 15323362i bk6: 5768a 15332620i bk7: 5776a 15328552i bk8: 5412a 15324624i bk9: 5396a 15328975i bk10: 5572a 15323705i bk11: 5688a 15323433i bk12: 6208a 15321590i bk13: 6504a 15314338i bk14: 6356a 15318214i bk15: 6428a 15310625i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377827
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298842 n_act=10716 n_pre=10700 n_req=31886 n_rd=94092 n_write=20600 bw_util=0.01486
n_activity=463092 dram_eff=0.4953
bk0: 6148a 15325494i bk1: 5924a 15327545i bk2: 5816a 15331602i bk3: 5908a 15325222i bk4: 5888a 15328673i bk5: 5744a 15326094i bk6: 5660a 15328817i bk7: 5672a 15328323i bk8: 5464a 15330864i bk9: 5348a 15329950i bk10: 5712a 15322526i bk11: 5632a 15319391i bk12: 6300a 15318515i bk13: 6168a 15315686i bk14: 6360a 15319217i bk15: 6348a 15316447i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377992
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15297657 n_act=10935 n_pre=10919 n_req=32134 n_rd=94324 n_write=21115 bw_util=0.01496
n_activity=466969 dram_eff=0.4944
bk0: 6080a 15332318i bk1: 5912a 15328320i bk2: 5756a 15329781i bk3: 5976a 15327405i bk4: 5784a 15323274i bk5: 5848a 15322025i bk6: 5728a 15327390i bk7: 5660a 15327604i bk8: 5424a 15324138i bk9: 5340a 15328268i bk10: 5752a 15318508i bk11: 5648a 15319635i bk12: 6340a 15314607i bk13: 6200a 15317317i bk14: 6452a 15311925i bk15: 6424a 15314411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380251
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298359 n_act=10761 n_pre=10745 n_req=32057 n_rd=94164 n_write=20921 bw_util=0.01491
n_activity=460797 dram_eff=0.4995
bk0: 6040a 15327253i bk1: 5988a 15324451i bk2: 5796a 15330556i bk3: 5736a 15331305i bk4: 5800a 15327340i bk5: 5768a 15324723i bk6: 5668a 15329883i bk7: 5700a 15330054i bk8: 5584a 15322483i bk9: 5296a 15328384i bk10: 5624a 15326028i bk11: 5672a 15318136i bk12: 6260a 15321891i bk13: 6340a 15314649i bk14: 6372a 15314432i bk15: 6520a 15316393i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15296097 n_act=10939 n_pre=10923 n_req=32550 n_rd=95660 n_write=21331 bw_util=0.01516
n_activity=469763 dram_eff=0.4981
bk0: 6252a 15318630i bk1: 6232a 15319816i bk2: 5988a 15328559i bk3: 5940a 15322050i bk4: 5696a 15323591i bk5: 5700a 15324808i bk6: 5840a 15330669i bk7: 5904a 15321178i bk8: 5536a 15330420i bk9: 5508a 15326748i bk10: 5860a 15316350i bk11: 5700a 15324456i bk12: 6252a 15314828i bk13: 6308a 15316088i bk14: 6488a 15311733i bk15: 6456a 15312155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387569
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298237 n_act=10786 n_pre=10770 n_req=32006 n_rd=94312 n_write=20845 bw_util=0.01492
n_activity=462188 dram_eff=0.4983
bk0: 5912a 15324238i bk1: 6104a 15323446i bk2: 5888a 15323957i bk3: 5844a 15327257i bk4: 5868a 15325388i bk5: 5896a 15322476i bk6: 5656a 15327789i bk7: 5744a 15327803i bk8: 5480a 15322563i bk9: 5496a 15326145i bk10: 5612a 15322837i bk11: 5692a 15319300i bk12: 6200a 15323053i bk13: 6112a 15322811i bk14: 6484a 15318174i bk15: 6324a 15319051i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375651
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298732 n_act=10729 n_pre=10713 n_req=32138 n_rd=94044 n_write=20732 bw_util=0.01487
n_activity=462893 dram_eff=0.4959
bk0: 6016a 15327137i bk1: 6108a 15324764i bk2: 5780a 15330187i bk3: 5872a 15324683i bk4: 5776a 15327000i bk5: 5636a 15321821i bk6: 5672a 15327410i bk7: 5768a 15323245i bk8: 5544a 15323859i bk9: 5376a 15328740i bk10: 5664a 15316713i bk11: 5560a 15318815i bk12: 6272a 15322519i bk13: 6292a 15317051i bk14: 6356a 15320811i bk15: 6352a 15318783i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372236
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15298723 n_act=10822 n_pre=10806 n_req=31888 n_rd=93944 n_write=20655 bw_util=0.01485
n_activity=460839 dram_eff=0.4973
bk0: 6080a 15325938i bk1: 5996a 15327139i bk2: 5700a 15331310i bk3: 5556a 15331513i bk4: 5832a 15324307i bk5: 5856a 15321599i bk6: 5752a 15336215i bk7: 5772a 15327225i bk8: 5420a 15324248i bk9: 5516a 15327689i bk10: 5644a 15320389i bk11: 5500a 15322973i bk12: 6264a 15316690i bk13: 6348a 15318465i bk14: 6420a 15319212i bk15: 6288a 15319374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376434
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15434950 n_nop=15299845 n_act=10605 n_pre=10589 n_req=31654 n_rd=93660 n_write=20251 bw_util=0.01476
n_activity=457299 dram_eff=0.4982
bk0: 6012a 15322280i bk1: 6112a 15324399i bk2: 5784a 15329067i bk3: 5824a 15332720i bk4: 5696a 15328373i bk5: 5640a 15323464i bk6: 5804a 15327750i bk7: 5604a 15332313i bk8: 5452a 15328401i bk9: 5476a 15326228i bk10: 5596a 15325868i bk11: 5492a 15319110i bk12: 6172a 15319355i bk13: 6260a 15315387i bk14: 6392a 15318569i bk15: 6344a 15317229i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380369

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208936, Miss = 11693, Miss_rate = 0.056, Pending_hits = 1765, Reservation_fails = 6
L2_cache_bank[1]: Access = 210322, Miss = 11842, Miss_rate = 0.056, Pending_hits = 1724, Reservation_fails = 5
L2_cache_bank[2]: Access = 209466, Miss = 11677, Miss_rate = 0.056, Pending_hits = 1699, Reservation_fails = 13
L2_cache_bank[3]: Access = 209934, Miss = 11762, Miss_rate = 0.056, Pending_hits = 1727, Reservation_fails = 12
L2_cache_bank[4]: Access = 209540, Miss = 11728, Miss_rate = 0.056, Pending_hits = 1693, Reservation_fails = 0
L2_cache_bank[5]: Access = 210392, Miss = 11863, Miss_rate = 0.056, Pending_hits = 1753, Reservation_fails = 14
L2_cache_bank[6]: Access = 210689, Miss = 11837, Miss_rate = 0.056, Pending_hits = 1727, Reservation_fails = 9
L2_cache_bank[7]: Access = 209302, Miss = 11686, Miss_rate = 0.056, Pending_hits = 1698, Reservation_fails = 6
L2_cache_bank[8]: Access = 210327, Miss = 11829, Miss_rate = 0.056, Pending_hits = 1789, Reservation_fails = 9
L2_cache_bank[9]: Access = 209957, Miss = 11752, Miss_rate = 0.056, Pending_hits = 1736, Reservation_fails = 9
L2_cache_bank[10]: Access = 210261, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1684, Reservation_fails = 14
L2_cache_bank[11]: Access = 210055, Miss = 11755, Miss_rate = 0.056, Pending_hits = 1751, Reservation_fails = 7
L2_cache_bank[12]: Access = 210465, Miss = 11978, Miss_rate = 0.057, Pending_hits = 1778, Reservation_fails = 11
L2_cache_bank[13]: Access = 210869, Miss = 11937, Miss_rate = 0.057, Pending_hits = 1720, Reservation_fails = 12
L2_cache_bank[14]: Access = 209940, Miss = 11775, Miss_rate = 0.056, Pending_hits = 1692, Reservation_fails = 9
L2_cache_bank[15]: Access = 210618, Miss = 11803, Miss_rate = 0.056, Pending_hits = 1681, Reservation_fails = 10
L2_cache_bank[16]: Access = 244634, Miss = 11770, Miss_rate = 0.048, Pending_hits = 2032, Reservation_fails = 2
L2_cache_bank[17]: Access = 209736, Miss = 11741, Miss_rate = 0.056, Pending_hits = 1700, Reservation_fails = 9
L2_cache_bank[18]: Access = 208560, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1716, Reservation_fails = 10
L2_cache_bank[19]: Access = 208272, Miss = 11708, Miss_rate = 0.056, Pending_hits = 1684, Reservation_fails = 9
L2_cache_bank[20]: Access = 208064, Miss = 11727, Miss_rate = 0.056, Pending_hits = 1725, Reservation_fails = 7
L2_cache_bank[21]: Access = 209003, Miss = 11688, Miss_rate = 0.056, Pending_hits = 1693, Reservation_fails = 10
L2_total_cache_accesses = 4649342
L2_total_cache_misses = 259115
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 38167
L2_total_cache_reservation_fails = 193
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3229227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 33028
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 216428
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4991
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42680
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3478683
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170463
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10192045
icnt_total_pkts_simt_to_mem=5820074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.54012
	minimum = 6
	maximum = 78
Network latency average = 8.22828
	minimum = 6
	maximum = 62
Slowest packet = 9114768
Flit latency average = 7.83364
	minimum = 6
	maximum = 62
Slowest flit = 15874551
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00180894
	minimum = 0.00147778 (at node 0)
	maximum = 0.00213536 (at node 32)
Accepted packet rate average = 0.00180894
	minimum = 0.00147778 (at node 0)
	maximum = 0.00213536 (at node 32)
Injected flit rate average = 0.00280772
	minimum = 0.00156074 (at node 0)
	maximum = 0.00437395 (at node 32)
Accepted flit rate average= 0.00280772
	minimum = 0.00207031 (at node 39)
	maximum = 0.00380499 (at node 14)
Injected packet length average = 1.55214
Accepted packet length average = 1.55214
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.8362 (19 samples)
	minimum = 6 (19 samples)
	maximum = 491.474 (19 samples)
Network latency average = 21.3359 (19 samples)
	minimum = 6 (19 samples)
	maximum = 381.474 (19 samples)
Flit latency average = 22.2649 (19 samples)
	minimum = 6 (19 samples)
	maximum = 380.684 (19 samples)
Fragmentation average = 0.00625148 (19 samples)
	minimum = 0 (19 samples)
	maximum = 116.526 (19 samples)
Injected packet rate average = 0.0295844 (19 samples)
	minimum = 0.0237458 (19 samples)
	maximum = 0.106971 (19 samples)
Accepted packet rate average = 0.0295844 (19 samples)
	minimum = 0.0237458 (19 samples)
	maximum = 0.106971 (19 samples)
Injected flit rate average = 0.0454123 (19 samples)
	minimum = 0.0313966 (19 samples)
	maximum = 0.128618 (19 samples)
Accepted flit rate average = 0.0454123 (19 samples)
	minimum = 0.0325618 (19 samples)
	maximum = 0.201284 (19 samples)
Injected packet size average = 1.53501 (19 samples)
Accepted packet size average = 1.53501 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 11 sec (10091 sec)
gpgpu_simulation_rate = 12030 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 3239
gpu_sim_insn = 4446854
gpu_ipc =    1372.9095
gpu_tot_sim_cycle = 12806860
gpu_tot_sim_insn = 125846600
gpu_tot_ipc =       9.8265
gpu_tot_issued_cta = 10220
max_total_param_size = 0
gpu_stall_dramfull = 3205903
gpu_stall_icnt2sh    = 11301144
partiton_reqs_in_parallel = 71258
partiton_reqs_in_parallel_total    = 179667711
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      14.0346
partiton_reqs_in_parallel_util = 71258
partiton_reqs_in_parallel_util_total    = 179667711
gpu_sim_cycle_parition_util = 3239
gpu_tot_sim_cycle_parition_util    = 8302811
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6395
partiton_replys_in_parallel = 8191
partiton_replys_in_parallel_total    = 4649342
L2_BW  =     239.6961 GB/Sec
L2_BW_total  =      34.4706 GB/Sec
gpu_total_sim_rate=12455

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5110389
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 981120
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 979328
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5104896
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 981120
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5110389
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7786, 7699, 8062, 7393, 7785, 8017, 8682, 7129, 7713, 7840, 7965, 8013, 7649, 7483, 8052, 7394, 6342, 6379, 5851, 6623, 6287, 6761, 6062, 5674, 6095, 6548, 6259, 6698, 6071, 6109, 6544, 6153, 5816, 5182, 5719, 5593, 5106, 4963, 5514, 5948, 5060, 5544, 5316, 5244, 5644, 5563, 5865, 5388, 5153, 4757, 4947, 5042, 4975, 5470, 5217, 5444, 5273, 4907, 4790, 4910, 5521, 5394, 5271, 5251, 
gpgpu_n_tot_thrd_icount = 306486432
gpgpu_n_tot_w_icount = 9577701
gpgpu_n_stall_shd_mem = 11798860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3486854
gpgpu_n_mem_write_global = 1170483
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10385617
gpgpu_n_store_insn = 2305241
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 31395840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11703289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12920811	W0_Idle:217843953	W0_Scoreboard:222038132	W1:2041829	W2:976277	W3:614292	W4:422403	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3106160
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27894832 {8:3486854,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46827928 {40:1170368,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205499504 {40:2693668,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363864 {8:1170483,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2292 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 12806789 
mrq_lat_table:154373 	4551 	5842 	36868 	19880 	16806 	25032 	36567 	38545 	13418 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3520178 	952552 	42947 	26654 	4181 	5348 	10787 	15722 	18435 	28923 	31601 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1250764 	292005 	1359014 	699702 	424516 	435460 	68522 	8436 	5186 	3391 	5341 	10710 	15542 	18391 	28915 	31597 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	934514 	812582 	1435040 	267667 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738270 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3392 	373 	158 	93 	59 	67 	66 	71 	75 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        38        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        32        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        41        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        41        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    237646    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    232106    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    231638    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    224088    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    223882    256466    232103    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    232110    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    212738    255962    223867    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.101538  3.123810  3.255575  3.468240  2.802292  2.822857  2.834356  2.718750  2.791411  2.761696  2.909091  2.950746  3.121641  3.095628  2.865885  2.926452 
dram[1]:  3.083823  3.064857  3.181219  3.273504  2.852632  2.869173  2.773556  2.705128  2.790105  2.711816  3.008052  3.018377  3.172205  3.034722  2.873862  2.921156 
dram[2]:  3.147975  3.099085  3.161565  3.176948  2.819242  2.701681  2.765217  2.821006  2.817091  2.892235  2.921804  2.989442  3.187592  3.150273  2.898817  2.989362 
dram[3]:  3.168487  3.151466  3.437050  3.155905  2.793829  2.758967  2.907668  2.670423  2.794074  2.853270  3.042683  2.971642  2.985095  3.049929  2.976965  3.028965 
dram[4]:  3.140127  3.032710  3.292808  3.312914  2.723227  2.784397  2.664355  2.686798  2.846970  2.808411  2.947977  2.920937  3.184023  3.099281  2.886044  2.868790 
dram[5]:  3.126365  3.156740  3.278992  3.502742  2.868925  2.746099  2.751105  2.719069  2.840876  2.688889  3.057812  3.084227  3.009615  3.039618  3.036885  2.969816 
dram[6]:  3.124252  3.199059  3.331667  3.234628  2.775687  2.744620  2.780939  2.749296  2.904255  2.739067  2.974212  3.029052  3.084034  3.225331  2.925736  2.945026 
dram[7]:  3.077165  3.178125  3.222940  3.321368  2.665306  2.770099  2.790630  2.719828  2.747076  2.845345  3.038820  3.030120  3.119469  3.210926  2.990704  2.942590 
dram[8]:  3.103774  3.050000  3.253833  3.360825  2.734665  2.771642  2.742358  2.695410  2.857576  2.883465  2.958457  2.951807  3.552408  3.149856  2.887434  3.091938 
dram[9]:  3.074809  3.056662  3.202703  3.500000  2.615691  2.726008  2.832579  2.686713  2.752924  2.840237  2.910688  3.108197  3.158730  3.096100  2.915679  2.936828 
dram[10]:  3.105346  3.074809  3.438283  3.458781  2.756914  2.888889  2.728307  2.762557  2.924765  2.836336  3.055380  2.874446  3.075391  3.037448  2.934383  2.975510 
average row locality = 352699/118796 = 2.968947
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1515      1493      1432      1448      1457      1490      1419      1415      1338      1378      1374      1407      1599      1610      1587      1632 
dram[1]:      1565      1533      1452      1434      1441      1434      1400      1428      1364      1362      1372      1412      1523      1565      1594      1615 
dram[2]:      1538      1514      1419      1457      1452      1447      1449      1449      1357      1356      1397      1425      1562      1630      1596      1612 
dram[3]:      1537      1481      1454      1477      1474      1439      1421      1421      1374      1340      1433      1411      1579      1545      1596      1590 
dram[4]:      1520      1478      1439      1494      1451      1466      1438      1418      1362      1341      1444      1417      1592      1555      1619      1609 
dram[5]:      1510      1497      1449      1434      1457      1450      1422      1430      1402      1325      1412      1419      1573      1593      1598      1635 
dram[6]:      1563      1558      1497      1485      1430      1429      1466      1481      1392      1386      1474      1430      1571      1582      1628      1619 
dram[7]:      1478      1526      1472      1461      1470      1479      1418      1444      1376      1380      1404      1429      1553      1533      1625      1589 
dram[8]:      1504      1527      1445      1468      1448      1412      1422      1450      1393      1348      1417      1394      1573      1577      1593      1596 
dram[9]:      1520      1499      1425      1389      1462      1468      1443      1445      1361      1384      1417      1377      1571      1594      1610      1574 
dram[10]:      1503      1528      1446      1456      1430      1412      1457      1404      1369      1376      1405      1377      1549      1567      1603      1589 
total reads: 259774
bank skew: 1635/1325 = 1.23
chip skew: 23991/23471 = 1.02
number of total write accesses:
dram[0]:       501       475       466       463       499       486       429       412       482       511       514       570       608       656       614       636 
dram[1]:       532       499       479       481       456       474       425       471       497       520       496       559       577       620       616       608 
dram[2]:       483       519       440       500       482       482       459       458       522       469       546       557       596       676       610       636 
dram[3]:       494       454       457       527       518       484       437       475       512       449       563       580       624       593       601       606 
dram[4]:       452       469       484       507       507       497       483       495       517       462       596       578       640       599       635       643 
dram[5]:       494       517       502       482       491       486       446       438       544       490       545       595       618       632       625       628 
dram[6]:       524       483       502       514       488       484       489       471       519       493       602       551       631       608       657       631 
dram[7]:       476       508       523       482       489       485       488       449       503       515       553       583       562       583       627       615 
dram[8]:       470       486       465       488       469       445       462       488       493       483       577       566       935       609       613       590 
dram[9]:       494       497       471       431       505       492       435       476       522       536       571       519       618       629       603       611 
dram[10]:       472       486       476       474       464       434       461       411       497       513       526       569       613       623       633       598 
total reads: 92925
bank skew: 935/411 = 2.27
chip skew: 8647/8250 = 1.05
average mf latency per bank:
dram[0]:      32920     32313     32091     32370     29595     30532     32454     33367     31316     30700     30969     29302     27329     27582     28352     28514
dram[1]:      31562     32250     30810     31440     31143     30737     32569     31654     30945     30342     31452     29467     28205     27155     28590     28676
dram[2]:      32586     32249     31175     30647     31254     31489     31861     31090     30476     31262     29745     29733     27808     26382     28589     28459
dram[3]:      32887     32701     32584     30589     29587     30744     31267     32272     28987     32136     29346     28639     26708     28064     28878     28934
dram[4]:      33141     33221     31308     31229     31573     29588     30557     30435     31012     32593     28868     29011     27450     27719     28849     28233
dram[5]:      32544     31869     31157     31232     29622     30074     32406     31996     29882     29162     29190     29513     26408     27529     29152     28808
dram[6]:      31652     31746     31534     30948     30570     30762     31681     32349     31203     30633     28692     30781     26545     27997     27927     28327
dram[7]:      32305     31836     30613     31604     29933     29866     31168     31224     30738     30110     30609     29906     27897     28301     27711     28254
dram[8]:      33835     33096     31569     31514     32115     32162     31405     32120     31148     31694     29097     30011     27445     28336     28388     28530
dram[9]:      33273     32214     31621     32694     30412     29243     31995     31629     30968     30666     29553     29909     26740     27610     29035     28386
dram[10]:      32312     32129     31864     32101     30485     31630     31842     32631     30078     31224     29967     29353     27281     26064     28887     29532
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    259119    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    259121    261096    259075    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    259183    261070    258957    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    259253    261138    261109    259036    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    259248    259055    259267    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    258983    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    258965    261103    259118    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258969    258205    261219    261158    261141    261152    261082    259241    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304556 n_act=10774 n_pre=10758 n_req=31916 n_rd=94376 n_write=20499 bw_util=0.01488
n_activity=461456 dram_eff=0.4979
bk0: 6060a 15331894i bk1: 5972a 15332125i bk2: 5728a 15334997i bk3: 5792a 15337820i bk4: 5828a 15330503i bk5: 5960a 15330843i bk6: 5676a 15340922i bk7: 5660a 15336286i bk8: 5352a 15332837i bk9: 5512a 15332246i bk10: 5496a 15333412i bk11: 5628a 15321813i bk12: 6396a 15322487i bk13: 6440a 15320723i bk14: 6348a 15320734i bk15: 6528a 15315689i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304921 n_act=10772 n_pre=10756 n_req=31804 n_rd=93976 n_write=20538 bw_util=0.01483
n_activity=460184 dram_eff=0.4977
bk0: 6260a 15327951i bk1: 6132a 15330076i bk2: 5808a 15339350i bk3: 5736a 15340235i bk4: 5764a 15336256i bk5: 5736a 15332840i bk6: 5600a 15337521i bk7: 5712a 15331830i bk8: 5456a 15335706i bk9: 5448a 15330316i bk10: 5488a 15332324i bk11: 5648a 15326954i bk12: 6092a 15328742i bk13: 6260a 15323539i bk14: 6376a 15322055i bk15: 6460a 15324086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.370763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15303870 n_act=10816 n_pre=10800 n_req=32095 n_rd=94640 n_write=20837 bw_util=0.01496
n_activity=463604 dram_eff=0.4982
bk0: 6152a 15328771i bk1: 6056a 15327362i bk2: 5676a 15340924i bk3: 5828a 15330966i bk4: 5808a 15332353i bk5: 5788a 15329247i bk6: 5796a 15338556i bk7: 5796a 15334486i bk8: 5428a 15330492i bk9: 5424a 15334843i bk10: 5588a 15329661i bk11: 5700a 15329399i bk12: 6248a 15327374i bk13: 6520a 15320279i bk14: 6384a 15324152i bk15: 6448a 15316503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377725
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304577 n_act=10735 n_pre=10719 n_req=31946 n_rd=94288 n_write=20644 bw_util=0.01489
n_activity=464305 dram_eff=0.4951
bk0: 6148a 15331505i bk1: 5924a 15333558i bk2: 5816a 15337615i bk3: 5908a 15331236i bk4: 5896a 15334643i bk5: 5756a 15332045i bk6: 5684a 15334720i bk7: 5684a 15334257i bk8: 5496a 15336694i bk9: 5360a 15335880i bk10: 5732a 15328476i bk11: 5644a 15325299i bk12: 6316a 15324449i bk13: 6180a 15321613i bk14: 6384a 15325105i bk15: 6360a 15322363i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.377854
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15303340 n_act=10954 n_pre=10938 n_req=32207 n_rd=94572 n_write=21159 bw_util=0.01499
n_activity=468406 dram_eff=0.4941
bk0: 6080a 15338329i bk1: 5912a 15334331i bk2: 5756a 15335795i bk3: 5976a 15333420i bk4: 5804a 15329222i bk5: 5864a 15327960i bk6: 5752a 15333326i bk7: 5672a 15333555i bk8: 5448a 15330042i bk9: 5364a 15334145i bk10: 5776a 15324373i bk11: 5668a 15325532i bk12: 6368a 15320496i bk13: 6220a 15323261i bk14: 6476a 15317848i bk15: 6436a 15320374i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304010 n_act=10778 n_pre=10762 n_req=32139 n_rd=94424 n_write=20989 bw_util=0.01495
n_activity=462276 dram_eff=0.4993
bk0: 6040a 15333262i bk1: 5988a 15330460i bk2: 5796a 15336565i bk3: 5736a 15337316i bk4: 5828a 15333234i bk5: 5800a 15330600i bk6: 5688a 15335863i bk7: 5720a 15335999i bk8: 5608a 15328383i bk9: 5300a 15334369i bk10: 5648a 15331881i bk11: 5676a 15324112i bk12: 6292a 15327619i bk13: 6372a 15320401i bk14: 6392a 15320300i bk15: 6540a 15322313i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.371662
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15301718 n_act=10959 n_pre=10943 n_req=32638 n_rd=95964 n_write=21379 bw_util=0.0152
n_activity=471353 dram_eff=0.4979
bk0: 6252a 15324639i bk1: 6232a 15325827i bk2: 5988a 15334570i bk3: 5940a 15328061i bk4: 5720a 15329533i bk5: 5716a 15330761i bk6: 5864a 15336628i bk7: 5924a 15327122i bk8: 5568a 15336352i bk9: 5544a 15332575i bk10: 5896a 15322268i bk11: 5720a 15330316i bk12: 6284a 15320574i bk13: 6328a 15321951i bk14: 6512a 15317657i bk15: 6476a 15318093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.387434
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15303936 n_act=10799 n_pre=10783 n_req=32078 n_rd=94548 n_write=20897 bw_util=0.01495
n_activity=463344 dram_eff=0.4983
bk0: 5912a 15330247i bk1: 6104a 15329457i bk2: 5888a 15329970i bk3: 5844a 15333271i bk4: 5880a 15331380i bk5: 5916a 15328424i bk6: 5672a 15333777i bk7: 5776a 15333730i bk8: 5504a 15328392i bk9: 5520a 15332033i bk10: 5616a 15328815i bk11: 5716a 15325242i bk12: 6212a 15328972i bk13: 6132a 15328716i bk14: 6500a 15324070i bk15: 6356a 15324902i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375509
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304445 n_act=10746 n_pre=10730 n_req=32206 n_rd=94268 n_write=20774 bw_util=0.0149
n_activity=464260 dram_eff=0.4956
bk0: 6016a 15333152i bk1: 6108a 15330779i bk2: 5780a 15336202i bk3: 5872a 15330700i bk4: 5792a 15332960i bk5: 5648a 15327782i bk6: 5688a 15333371i bk7: 5800a 15329174i bk8: 5572a 15329722i bk9: 5392a 15334645i bk10: 5668a 15322690i bk11: 5576a 15324719i bk12: 6292a 15328341i bk13: 6308a 15323027i bk14: 6372a 15326747i bk15: 6384a 15324661i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.372102
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15304464 n_act=10836 n_pre=10820 n_req=31949 n_rd=94156 n_write=20687 bw_util=0.01488
n_activity=461942 dram_eff=0.4972
bk0: 6080a 15331948i bk1: 5996a 15333152i bk2: 5700a 15337324i bk3: 5556a 15337527i bk4: 5848a 15330291i bk5: 5872a 15327579i bk6: 5772a 15342172i bk7: 5780a 15333201i bk8: 5444a 15330125i bk9: 5536a 15333566i bk10: 5668a 15326330i bk11: 5508a 15328912i bk12: 6284a 15322624i bk13: 6376a 15324348i bk14: 6440a 15325186i bk15: 6296a 15325344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.376296
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15440963 n_nop=15305544 n_act=10628 n_pre=10612 n_req=31721 n_rd=93884 n_write=20295 bw_util=0.01479
n_activity=458669 dram_eff=0.4979
bk0: 6012a 15328291i bk1: 6112a 15330413i bk2: 5784a 15335082i bk3: 5824a 15338736i bk4: 5720a 15334323i bk5: 5648a 15329387i bk6: 5828a 15333721i bk7: 5616a 15338267i bk8: 5476a 15334289i bk9: 5504a 15332111i bk10: 5620a 15331675i bk11: 5508a 15325007i bk12: 6196a 15325126i bk13: 6268a 15321356i bk14: 6412a 15324509i bk15: 6356a 15323192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.380237

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209308, Miss = 11721, Miss_rate = 0.056, Pending_hits = 1832, Reservation_fails = 6
L2_cache_bank[1]: Access = 210694, Miss = 11873, Miss_rate = 0.056, Pending_hits = 1803, Reservation_fails = 5
L2_cache_bank[2]: Access = 209838, Miss = 11711, Miss_rate = 0.056, Pending_hits = 1790, Reservation_fails = 13
L2_cache_bank[3]: Access = 210306, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1785, Reservation_fails = 12
L2_cache_bank[4]: Access = 209912, Miss = 11770, Miss_rate = 0.056, Pending_hits = 1801, Reservation_fails = 0
L2_cache_bank[5]: Access = 210764, Miss = 11890, Miss_rate = 0.056, Pending_hits = 1825, Reservation_fails = 14
L2_cache_bank[6]: Access = 211062, Miss = 11868, Miss_rate = 0.056, Pending_hits = 1812, Reservation_fails = 9
L2_cache_bank[7]: Access = 209674, Miss = 11704, Miss_rate = 0.056, Pending_hits = 1740, Reservation_fails = 6
L2_cache_bank[8]: Access = 210700, Miss = 11865, Miss_rate = 0.056, Pending_hits = 1884, Reservation_fails = 9
L2_cache_bank[9]: Access = 210329, Miss = 11778, Miss_rate = 0.056, Pending_hits = 1797, Reservation_fails = 9
L2_cache_bank[10]: Access = 210637, Miss = 11823, Miss_rate = 0.056, Pending_hits = 1775, Reservation_fails = 14
L2_cache_bank[11]: Access = 210428, Miss = 11783, Miss_rate = 0.056, Pending_hits = 1814, Reservation_fails = 7
L2_cache_bank[12]: Access = 210840, Miss = 12021, Miss_rate = 0.057, Pending_hits = 1891, Reservation_fails = 11
L2_cache_bank[13]: Access = 211242, Miss = 11970, Miss_rate = 0.057, Pending_hits = 1805, Reservation_fails = 12
L2_cache_bank[14]: Access = 210315, Miss = 11796, Miss_rate = 0.056, Pending_hits = 1746, Reservation_fails = 9
L2_cache_bank[15]: Access = 210991, Miss = 11841, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 10
L2_cache_bank[16]: Access = 245010, Miss = 11795, Miss_rate = 0.048, Pending_hits = 2092, Reservation_fails = 2
L2_cache_bank[17]: Access = 210104, Miss = 11772, Miss_rate = 0.056, Pending_hits = 1773, Reservation_fails = 9
L2_cache_bank[18]: Access = 208928, Miss = 11809, Miss_rate = 0.057, Pending_hits = 1794, Reservation_fails = 10
L2_cache_bank[19]: Access = 208640, Miss = 11730, Miss_rate = 0.056, Pending_hits = 1735, Reservation_fails = 9
L2_cache_bank[20]: Access = 208436, Miss = 11762, Miss_rate = 0.056, Pending_hits = 1818, Reservation_fails = 7
L2_cache_bank[21]: Access = 209375, Miss = 11709, Miss_rate = 0.056, Pending_hits = 1745, Reservation_fails = 10
L2_total_cache_accesses = 4657533
L2_total_cache_misses = 259774
L2_total_cache_miss_rate = 0.0558
L2_total_cache_pending_hits = 39830
L2_total_cache_reservation_fails = 193
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3235078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34690
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3486854
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170483
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10208407
icnt_total_pkts_simt_to_mem=5828285
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.68337
	minimum = 6
	maximum = 64
Network latency average = 8.39202
	minimum = 6
	maximum = 48
Slowest packet = 9300235
Flit latency average = 8.34684
	minimum = 6
	maximum = 47
Slowest flit = 16014965
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.050593
	minimum = 0.0444719 (at node 1)
	maximum = 0.0580605 (at node 38)
Accepted packet rate average = 0.050593
	minimum = 0.0444719 (at node 1)
	maximum = 0.0580605 (at node 38)
Injected flit rate average = 0.0758894
	minimum = 0.0444719 (at node 1)
	maximum = 0.115503 (at node 38)
Accepted flit rate average= 0.0758894
	minimum = 0.0568252 (at node 45)
	maximum = 0.0945028 (at node 4)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.5286 (20 samples)
	minimum = 6 (20 samples)
	maximum = 470.1 (20 samples)
Network latency average = 20.6887 (20 samples)
	minimum = 6 (20 samples)
	maximum = 364.8 (20 samples)
Flit latency average = 21.569 (20 samples)
	minimum = 6 (20 samples)
	maximum = 364 (20 samples)
Fragmentation average = 0.00593891 (20 samples)
	minimum = 0 (20 samples)
	maximum = 110.7 (20 samples)
Injected packet rate average = 0.0306348 (20 samples)
	minimum = 0.0247821 (20 samples)
	maximum = 0.104525 (20 samples)
Accepted packet rate average = 0.0306348 (20 samples)
	minimum = 0.0247821 (20 samples)
	maximum = 0.104525 (20 samples)
Injected flit rate average = 0.0469362 (20 samples)
	minimum = 0.0320504 (20 samples)
	maximum = 0.127962 (20 samples)
Accepted flit rate average = 0.0469362 (20 samples)
	minimum = 0.0337749 (20 samples)
	maximum = 0.195945 (20 samples)
Injected packet size average = 1.53212 (20 samples)
Accepted packet size average = 1.53212 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 48 min, 24 sec (10104 sec)
gpgpu_simulation_rate = 12455 (inst/sec)
gpgpu_simulation_rate = 1267 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 21 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 21: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 21 
gpu_sim_cycle = 255937
gpu_sim_insn = 4970317
gpu_ipc =      19.4201
gpu_tot_sim_cycle = 13290019
gpu_tot_sim_insn = 130816917
gpu_tot_ipc =       9.8432
gpu_tot_issued_cta = 10731
max_total_param_size = 0
gpu_stall_dramfull = 3205903
gpu_stall_icnt2sh    = 11301181
partiton_reqs_in_parallel = 5630614
partiton_reqs_in_parallel_total    = 179738969
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.9480
partiton_reqs_in_parallel_util = 5630614
partiton_reqs_in_parallel_util_total    = 179738969
gpu_sim_cycle_parition_util = 255937
gpu_tot_sim_cycle_parition_util    = 8306050
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6503
partiton_replys_in_parallel = 8212
partiton_replys_in_parallel_total    = 4657533
L2_BW  =       3.0412 GB/Sec
L2_BW_total  =      33.2759 GB/Sec
gpu_total_sim_rate=12708

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5200454
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1038352
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1036560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5194961
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1038352
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5200454
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
7924, 7837, 8200, 7531, 7923, 8155, 8820, 7267, 7851, 7978, 8103, 8151, 7787, 7621, 8190, 7532, 6457, 6494, 5966, 6738, 6402, 6876, 6177, 5789, 6210, 6663, 6374, 6813, 6186, 6224, 6659, 6268, 5908, 5274, 5811, 5685, 5198, 5055, 5606, 6040, 5152, 5636, 5408, 5336, 5736, 5655, 5957, 5480, 5245, 4849, 5039, 5134, 5067, 5562, 5309, 5536, 5365, 4999, 4882, 5002, 5613, 5486, 5363, 5343, 
gpgpu_n_tot_thrd_icount = 311726560
gpgpu_n_tot_w_icount = 9741455
gpgpu_n_stall_shd_mem = 11798860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3495061
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10647097
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 33227264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11703289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12942973	W0_Idle:231896591	W0_Scoreboard:222103488	W1:2042093	W2:976277	W3:614292	W4:422409	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3269644
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 27960488 {8:3495061,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 205827784 {40:2701875,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2288 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 13279369 
mrq_lat_table:154524 	4567 	5845 	36882 	19886 	16806 	25032 	36567 	38545 	13418 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3528259 	952679 	42947 	26654 	4182 	5349 	10789 	15722 	18435 	28923 	31601 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1258888 	292062 	1359014 	699702 	424543 	435460 	68522 	8436 	5186 	3392 	5342 	10712 	15542 	18391 	28915 	31597 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	942313 	812977 	1435053 	267667 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3408 	373 	158 	94 	61 	68 	66 	71 	75 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        38        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        32        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        41        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        41        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    237646    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    232106    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    231638    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    224088    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    223882    256466    232103    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    232110    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    212738    255962    223867    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.101538  3.123810  3.255575  3.468240  2.802292  2.822857  2.834356  2.718750  2.793262  2.760584  2.910769  2.952310  3.120056  3.096995  2.865885  2.926452 
dram[1]:  3.083823  3.064857  3.181219  3.273504  2.852632  2.869173  2.773556  2.705128  2.793413  2.712230  3.016077  3.018349  3.172205  3.034722  2.873862  2.921156 
dram[2]:  3.144634  3.099085  3.161565  3.176948  2.819242  2.701681  2.762663  2.821006  2.816144  2.900158  2.920420  2.987952  3.184366  3.147340  2.898817  2.989362 
dram[3]:  3.168487  3.151466  3.437050  3.155905  2.793829  2.758967  2.904687  2.670423  2.798817  2.854864  3.044140  2.968704  2.985095  3.049929  2.974290  3.028965 
dram[4]:  3.140127  3.032710  3.292808  3.312914  2.723227  2.784397  2.664355  2.686798  2.847201  2.814642  2.950938  2.923977  3.180912  3.099281  2.886044  2.868790 
dram[5]:  3.126365  3.156740  3.278992  3.502742  2.868925  2.743626  2.751105  2.719069  2.842566  2.688889  3.065625  3.081040  3.006859  3.036835  3.036885  2.969816 
dram[6]:  3.124252  3.199059  3.331667  3.234628  2.775687  2.744620  2.780939  2.749296  2.913374  2.747813  2.978541  3.036697  3.083916  3.225331  2.925736  2.942484 
dram[7]:  3.077165  3.178125  3.222940  3.321368  2.665306  2.770099  2.790630  2.719828  2.752924  2.850075  3.035659  3.033083  3.119469  3.210926  2.990704  2.942590 
dram[8]:  3.103774  3.050000  3.253833  3.360825  2.734665  2.771642  2.742358  2.695410  2.859304  2.883648  2.955555  2.953383  3.552408  3.149856  2.887434  3.091938 
dram[9]:  3.074809  3.056662  3.202703  3.500000  2.615691  2.726008  2.832579  2.686713  2.754745  2.841950  2.913743  3.111475  3.158730  3.096100  2.915679  2.936828 
dram[10]:  3.102041  3.074809  3.438283  3.458781  2.756914  2.888889  2.728307  2.762557  2.928013  2.836826  3.056872  2.873156  3.075284  3.037448  2.934383  2.975510 
average row locality = 352889/118847 = 2.969271
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1515      1493      1432      1448      1457      1490      1419      1415      1342      1380      1378      1411      1601      1611      1587      1632 
dram[1]:      1565      1533      1452      1434      1441      1434      1400      1428      1369      1365      1380      1415      1523      1565      1594      1615 
dram[2]:      1538      1514      1419      1457      1452      1447      1450      1449      1362      1361      1399      1427      1563      1631      1596      1612 
dram[3]:      1537      1481      1454      1477      1474      1439      1422      1421      1380      1341      1437      1412      1579      1545      1597      1590 
dram[4]:      1520      1478      1439      1494      1451      1466      1438      1418      1365      1345      1449      1422      1593      1555      1619      1609 
dram[5]:      1510      1497      1449      1434      1457      1451      1422      1430      1406      1325      1417      1420      1574      1594      1598      1635 
dram[6]:      1563      1558      1497      1485      1430      1429      1466      1481      1398      1392      1480      1435      1574      1582      1628      1620 
dram[7]:      1478      1526      1472      1461      1470      1479      1418      1444      1380      1386      1405      1434      1553      1533      1625      1589 
dram[8]:      1504      1527      1445      1468      1448      1412      1422      1450      1397      1351      1418      1398      1573      1577      1593      1596 
dram[9]:      1520      1499      1425      1389      1462      1468      1443      1445      1365      1388      1422      1379      1571      1594      1610      1574 
dram[10]:      1504      1528      1446      1456      1430      1412      1457      1404      1374      1382      1409      1379      1552      1567      1603      1589 
total reads: 259963
bank skew: 1635/1325 = 1.23
chip skew: 24018/23492 = 1.02
number of total write accesses:
dram[0]:       501       475       466       463       499       486       429       412       482       511       514       570       608       656       614       636 
dram[1]:       532       499       479       481       456       474       425       471       497       520       496       559       577       620       616       608 
dram[2]:       484       519       440       500       482       482       459       458       522       469       546       557       596       676       610       636 
dram[3]:       494       454       457       527       518       484       437       475       512       449       563       580       624       593       601       606 
dram[4]:       452       469       484       507       507       497       483       495       517       462       596       578       640       599       635       643 
dram[5]:       494       517       502       482       491       486       446       438       544       490       545       595       618       632       625       628 
dram[6]:       524       483       502       514       488       484       489       471       519       493       602       551       631       608       657       631 
dram[7]:       476       508       523       482       489       485       488       449       503       515       553       583       562       583       627       615 
dram[8]:       470       486       465       488       469       445       462       488       493       483       577       566       935       609       613       590 
dram[9]:       494       497       471       431       505       492       435       476       522       536       571       519       618       629       603       611 
dram[10]:       472       486       476       474       464       434       461       411       497       513       526       569       613       623       633       598 
total reads: 92926
bank skew: 935/411 = 2.27
chip skew: 8647/8250 = 1.05
average mf latency per bank:
dram[0]:      32929     32317     32095     32374     29595     30533     32454     33367     31251     30670     30908     29248     27308     27573     28356     28517
dram[1]:      31566     32255     30814     31445     31144     30738     32569     31654     30866     30297     31324     29427     28209     27159     28594     28680
dram[2]:      32574     32253     31179     30651     31254     31490     31844     31090     30400     31180     29719     29707     27799     26375     28593     28463
dram[3]:      32891     32705     32588     30593     29587     30745     31251     32272     28898     32121     29292     28629     26712     28068     28869     28937
dram[4]:      33146     33225     31312     31233     31574     29589     30557     30435     30966     32524     28802     28943     27442     27723     28853     28237
dram[5]:      32548     31874     31161     31237     29623     30059     32406     31996     29824     29164     29121     29503     26399     27521     29156     28812
dram[6]:      31656     31750     31538     30953     30570     30763     31681     32349     31109     30540     28614     30709     26513     28001     27931     28324
dram[7]:      32309     31840     30617     31609     29933     29866     31168     31224     30676     30018     30597     29837     27901     28305     27714     28258
dram[8]:      33839     33101     31573     31519     32115     32163     31405     32120     31085     31645     29087     29954     27448     28340     28392     28534
dram[9]:      33278     32218     31625     32698     30413     29244     31995     31629     30907     30606     29484     29882     26744     27613     29039     28390
dram[10]:      32303     32134     31868     32106     30485     31631     31842     32631     30001     31129     29910     29327     27247     26068     28891     29536
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    259119    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    259121    261096    259075    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    259183    261070    258957    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    259253    261138    261109    259036    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    259248    259055    259267    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    258983    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    258965    261103    259118    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258969    258205    261219    261158    261141    261152    261082    259241    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779714 n_act=10779 n_pre=10763 n_req=31933 n_rd=94444 n_write=20499 bw_util=0.01444
n_activity=461805 dram_eff=0.4978
bk0: 6060a 15807129i bk1: 5972a 15807361i bk2: 5728a 15810233i bk3: 5792a 15813056i bk4: 5828a 15805739i bk5: 5960a 15806079i bk6: 5676a 15816159i bk7: 5660a 15811523i bk8: 5368a 15808019i bk9: 5520a 15807438i bk10: 5512a 15808595i bk11: 5644a 15796995i bk12: 6404a 15797683i bk13: 6444a 15795950i bk14: 6348a 15795968i bk15: 6528a 15790924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366152
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15780073 n_act=10776 n_pre=10760 n_req=31823 n_rd=94052 n_write=20538 bw_util=0.0144
n_activity=460552 dram_eff=0.4976
bk0: 6260a 15803187i bk1: 6132a 15805312i bk2: 5808a 15814586i bk3: 5736a 15815472i bk4: 5764a 15811493i bk5: 5736a 15808077i bk6: 5600a 15812759i bk7: 5712a 15807068i bk8: 5476a 15810881i bk9: 5460a 15805505i bk10: 5520a 15807477i bk11: 5660a 15802143i bk12: 6092a 15803975i bk13: 6260a 15798773i bk14: 6376a 15797289i bk15: 6460a 15799321i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359695
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779018 n_act=10824 n_pre=10808 n_req=32113 n_rd=94708 n_write=20841 bw_util=0.01452
n_activity=464025 dram_eff=0.498
bk0: 6152a 15803959i bk1: 6056a 15802597i bk2: 5676a 15816160i bk3: 5828a 15806202i bk4: 5808a 15807590i bk5: 5788a 15804485i bk6: 5800a 15813762i bk7: 5796a 15809722i bk8: 5448a 15805642i bk9: 5444a 15810024i bk10: 5596a 15804857i bk11: 5708a 15804595i bk12: 6252a 15802577i bk13: 6524a 15795482i bk14: 6384a 15799387i bk15: 6448a 15791739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366449
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779747 n_act=10740 n_pre=10724 n_req=31960 n_rd=94344 n_write=20644 bw_util=0.01445
n_activity=464679 dram_eff=0.4949
bk0: 6148a 15806740i bk1: 5924a 15808794i bk2: 5816a 15812851i bk3: 5908a 15806472i bk4: 5896a 15809880i bk5: 5756a 15807282i bk6: 5688a 15809927i bk7: 5684a 15809494i bk8: 5520a 15811862i bk9: 5364a 15811110i bk10: 5748a 15803660i bk11: 5648a 15800502i bk12: 6316a 15799682i bk13: 6180a 15796847i bk14: 6388a 15800308i bk15: 6360a 15797597i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366575
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15778496 n_act=10958 n_pre=10942 n_req=32225 n_rd=94644 n_write=21159 bw_util=0.01455
n_activity=468799 dram_eff=0.494
bk0: 6080a 15813563i bk1: 5912a 15809567i bk2: 5756a 15811031i bk3: 5976a 15808656i bk4: 5804a 15804459i bk5: 5864a 15803197i bk6: 5752a 15808565i bk7: 5672a 15808794i bk8: 5460a 15805235i bk9: 5380a 15809353i bk10: 5796a 15799550i bk11: 5688a 15800706i bk12: 6372a 15795698i bk13: 6220a 15798494i bk14: 6476a 15793081i bk15: 6436a 15795607i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779184 n_act=10783 n_pre=10767 n_req=32152 n_rd=94476 n_write=20989 bw_util=0.01451
n_activity=462644 dram_eff=0.4992
bk0: 6040a 15808497i bk1: 5988a 15805696i bk2: 5796a 15811801i bk3: 5736a 15812552i bk4: 5828a 15808471i bk5: 5804a 15805798i bk6: 5688a 15811099i bk7: 5720a 15811236i bk8: 5624a 15803567i bk9: 5300a 15809605i bk10: 5668a 15807082i bk11: 5680a 15799317i bk12: 6296a 15802822i bk13: 6376a 15795604i bk14: 6392a 15795533i bk15: 6540a 15797548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360566
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15776840 n_act=10962 n_pre=10946 n_req=32665 n_rd=96072 n_write=21379 bw_util=0.01476
n_activity=471834 dram_eff=0.4978
bk0: 6252a 15799874i bk1: 6232a 15801062i bk2: 5988a 15809805i bk3: 5940a 15803296i bk4: 5720a 15804769i bk5: 5716a 15805997i bk6: 5864a 15811866i bk7: 5924a 15802360i bk8: 5592a 15811546i bk9: 5568a 15807752i bk10: 5920a 15797438i bk11: 5740a 15805510i bk12: 6296a 15795764i bk13: 6328a 15797185i bk14: 6512a 15792891i bk15: 6480a 15793296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375871
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779102 n_act=10802 n_pre=10786 n_req=32094 n_rd=94612 n_write=20897 bw_util=0.01451
n_activity=463669 dram_eff=0.4982
bk0: 5912a 15805480i bk1: 6104a 15804692i bk2: 5888a 15805206i bk3: 5844a 15808508i bk4: 5880a 15806617i bk5: 5916a 15803662i bk6: 5672a 15809016i bk7: 5776a 15808969i bk8: 5520a 15803601i bk9: 5544a 15807201i bk10: 5620a 15804020i bk11: 5736a 15800417i bk12: 6212a 15804205i bk13: 6132a 15803949i bk14: 6500a 15799303i bk15: 6356a 15800135i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364299
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779625 n_act=10750 n_pre=10734 n_req=32218 n_rd=94316 n_write=20774 bw_util=0.01446
n_activity=464533 dram_eff=0.4955
bk0: 6016a 15808388i bk1: 6108a 15806015i bk2: 5780a 15811439i bk3: 5872a 15805937i bk4: 5792a 15808197i bk5: 5648a 15803019i bk6: 5688a 15808609i bk7: 5800a 15804412i bk8: 5588a 15804906i bk9: 5404a 15809835i bk10: 5672a 15797893i bk11: 5592a 15799901i bk12: 6292a 15803575i bk13: 6308a 15798261i bk14: 6372a 15801981i bk15: 6384a 15799895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360992
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15779634 n_act=10839 n_pre=10823 n_req=31964 n_rd=94216 n_write=20687 bw_util=0.01444
n_activity=462180 dram_eff=0.4972
bk0: 6080a 15807183i bk1: 5996a 15808388i bk2: 5700a 15812560i bk3: 5556a 15812763i bk4: 5848a 15805527i bk5: 5872a 15802816i bk6: 5772a 15817409i bk7: 5780a 15808439i bk8: 5460a 15805309i bk9: 5552a 15808740i bk10: 5688a 15801504i bk11: 5516a 15804127i bk12: 6284a 15797859i bk13: 6376a 15799583i bk14: 6440a 15800421i bk15: 6296a 15800579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.365068
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15916199 n_nop=15780682 n_act=10635 n_pre=10619 n_req=31742 n_rd=93968 n_write=20295 bw_util=0.01436
n_activity=459173 dram_eff=0.4977
bk0: 6016a 15803494i bk1: 6112a 15805647i bk2: 5784a 15810316i bk3: 5824a 15813972i bk4: 5720a 15809560i bk5: 5648a 15804624i bk6: 5828a 15808958i bk7: 5616a 15813506i bk8: 5496a 15809466i bk9: 5528a 15807246i bk10: 5636a 15806857i bk11: 5516a 15800204i bk12: 6208a 15800316i bk13: 6268a 15796590i bk14: 6412a 15799743i bk15: 6356a 15798426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36889

========= L2 cache stats =========
L2_cache_bank[0]: Access = 209683, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1847, Reservation_fails = 6
L2_cache_bank[1]: Access = 211067, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1814, Reservation_fails = 5
L2_cache_bank[2]: Access = 210211, Miss = 11724, Miss_rate = 0.056, Pending_hits = 1808, Reservation_fails = 13
L2_cache_bank[3]: Access = 210680, Miss = 11789, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 12
L2_cache_bank[4]: Access = 210288, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1811, Reservation_fails = 0
L2_cache_bank[5]: Access = 211136, Miss = 11898, Miss_rate = 0.056, Pending_hits = 1838, Reservation_fails = 14
L2_cache_bank[6]: Access = 211440, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1827, Reservation_fails = 9
L2_cache_bank[7]: Access = 210047, Miss = 11706, Miss_rate = 0.056, Pending_hits = 1742, Reservation_fails = 6
L2_cache_bank[8]: Access = 211072, Miss = 11874, Miss_rate = 0.056, Pending_hits = 1895, Reservation_fails = 9
L2_cache_bank[9]: Access = 210701, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 9
L2_cache_bank[10]: Access = 211012, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1788, Reservation_fails = 14
L2_cache_bank[11]: Access = 210803, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1816, Reservation_fails = 7
L2_cache_bank[12]: Access = 211213, Miss = 12036, Miss_rate = 0.057, Pending_hits = 1910, Reservation_fails = 11
L2_cache_bank[13]: Access = 211616, Miss = 11982, Miss_rate = 0.057, Pending_hits = 1821, Reservation_fails = 12
L2_cache_bank[14]: Access = 210687, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1755, Reservation_fails = 9
L2_cache_bank[15]: Access = 211362, Miss = 11852, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 10
L2_cache_bank[16]: Access = 245379, Miss = 11800, Miss_rate = 0.048, Pending_hits = 2099, Reservation_fails = 2
L2_cache_bank[17]: Access = 210474, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1783, Reservation_fails = 9
L2_cache_bank[18]: Access = 209302, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 10
L2_cache_bank[19]: Access = 209012, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 9
L2_cache_bank[20]: Access = 208811, Miss = 11775, Miss_rate = 0.056, Pending_hits = 1833, Reservation_fails = 7
L2_cache_bank[21]: Access = 209749, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1756, Reservation_fails = 10
L2_total_cache_accesses = 4665745
L2_total_cache_misses = 259963
L2_total_cache_miss_rate = 0.0557
L2_total_cache_pending_hits = 40080
L2_total_cache_reservation_fails = 193
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3242846
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3495061
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10224826
icnt_total_pkts_simt_to_mem=5836502
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.51613
	minimum = 6
	maximum = 36
Network latency average = 7.45446
	minimum = 6
	maximum = 26
Slowest packet = 9315141
Flit latency average = 7.09446
	minimum = 6
	maximum = 25
Slowest flit = 16038623
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000641723
	minimum = 0.000545058 (at node 9)
	maximum = 0.000738466 (at node 34)
Accepted packet rate average = 0.000641723
	minimum = 0.000545058 (at node 9)
	maximum = 0.000738466 (at node 34)
Injected flit rate average = 0.000962584
	minimum = 0.000547012 (at node 9)
	maximum = 0.00147498 (at node 34)
Accepted flit rate average= 0.000962584
	minimum = 0.000720883 (at node 44)
	maximum = 0.00122101 (at node 5)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 32.2899 (21 samples)
	minimum = 6 (21 samples)
	maximum = 449.429 (21 samples)
Network latency average = 20.0585 (21 samples)
	minimum = 6 (21 samples)
	maximum = 348.667 (21 samples)
Flit latency average = 20.8797 (21 samples)
	minimum = 6 (21 samples)
	maximum = 347.857 (21 samples)
Fragmentation average = 0.0056561 (21 samples)
	minimum = 0 (21 samples)
	maximum = 105.429 (21 samples)
Injected packet rate average = 0.0292066 (21 samples)
	minimum = 0.023628 (21 samples)
	maximum = 0.099583 (21 samples)
Accepted packet rate average = 0.0292066 (21 samples)
	minimum = 0.023628 (21 samples)
	maximum = 0.099583 (21 samples)
Injected flit rate average = 0.044747 (21 samples)
	minimum = 0.0305502 (21 samples)
	maximum = 0.121939 (21 samples)
Accepted flit rate average = 0.044747 (21 samples)
	minimum = 0.0322009 (21 samples)
	maximum = 0.186672 (21 samples)
Injected packet size average = 1.53208 (21 samples)
Accepted packet size average = 1.53208 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 34 sec (10294 sec)
gpgpu_simulation_rate = 12708 (inst/sec)
gpgpu_simulation_rate = 1291 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (511,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 22 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 22: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 22 
gpu_sim_cycle = 3167
gpu_sim_insn = 4446804
gpu_ipc =    1404.1061
gpu_tot_sim_cycle = 13515336
gpu_tot_sim_insn = 135263721
gpu_tot_ipc =      10.0082
gpu_tot_issued_cta = 11242
max_total_param_size = 0
gpu_stall_dramfull = 3205903
gpu_stall_icnt2sh    = 11301198
partiton_reqs_in_parallel = 69674
partiton_reqs_in_parallel_total    = 185369583
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      13.7207
partiton_reqs_in_parallel_util = 69674
partiton_reqs_in_parallel_util_total    = 185369583
gpu_sim_cycle_parition_util = 3167
gpu_tot_sim_cycle_parition_util    = 8561987
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6504
partiton_replys_in_parallel = 8171
partiton_replys_in_parallel_total    = 4665745
L2_BW  =     244.5469 GB/Sec
L2_BW_total  =      32.7785 GB/Sec
gpu_total_sim_rate=13122

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5282199
	L1I_total_cache_misses = 5493
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 16590
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 1079232
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0017
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1077440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5276706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5493
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 16590
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 1079232
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5282199
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
8029, 7942, 8305, 7636, 8028, 8260, 8925, 7372, 7956, 8083, 8208, 8256, 7892, 7726, 8295, 7637, 6562, 6599, 6071, 6843, 6507, 6981, 6282, 5894, 6315, 6768, 6479, 6918, 6291, 6329, 6764, 6373, 6013, 5379, 5916, 5790, 5303, 5160, 5711, 6145, 5257, 5741, 5513, 5441, 5841, 5760, 6062, 5585, 5329, 4933, 5123, 5218, 5151, 5646, 5393, 5620, 5449, 5083, 4966, 5086, 5697, 5570, 5447, 5427, 
gpgpu_n_tot_thrd_icount = 316434976
gpgpu_n_tot_w_icount = 9888593
gpgpu_n_stall_shd_mem = 11798860
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3503232
gpgpu_n_mem_write_global = 1170488
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 10908541
gpgpu_n_store_insn = 2305246
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 34535424
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 11703289
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 90685
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12959071	W0_Idle:231899005	W0_Scoreboard:222133453	W1:2042093	W2:976277	W3:614292	W4:422415	W5:307749	W6:222757	W7:172120	W8:151344	W9:148631	W10:170009	W11:186840	W12:204658	W13:208926	W14:187081	W15:157546	W16:116141	W17:81575	W18:49642	W19:28306	W20:14798	W21:5529	W22:1928	W23:746	W24:276	W25:138	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3416776
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28025856 {8:3503232,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46828128 {40:1170373,72:38,136:77,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 206154624 {40:2710046,72:158133,136:635053,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9363904 {8:1170488,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1851 
maxdqlatency = 0 
maxmflatency = 284595 
averagemflatency = 2284 
max_icnt2mem_latency = 284342 
max_icnt2sh_latency = 13279369 
mrq_lat_table:154524 	4567 	5845 	36882 	19886 	16806 	25032 	36567 	38545 	13418 	817 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3536430 	952679 	42947 	26654 	4182 	5349 	10789 	15722 	18435 	28923 	31601 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	4 	1266923 	292198 	1359014 	699702 	424543 	435460 	68522 	8436 	5186 	3392 	5342 	10712 	15542 	18391 	28915 	31597 	37 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	949149 	814227 	1435138 	267667 	36181 	898 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	14 	86 	465 	10300 	421347 	738275 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3415 	373 	158 	94 	61 	68 	66 	71 	75 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        46        38        46        47        16        16        16        16        30        29        42        45        46        47        42        42 
dram[1]:        44        45        47        43        16        16        17        16        30        30        42        44        42        43        38        44 
dram[2]:        45        41        46        40        16        16        16        16        29        30        43        46        47        44        45        47 
dram[3]:        45        41        46        43        17        16        16        16        31        29        43        45        43        43        44        41 
dram[4]:        41        45        44        46        16        16        16        16        29        29        46        44        46        28        47        46 
dram[5]:        44        43        44        46        16        16        16        16        30        32        39        47        45        42        43        44 
dram[6]:        43        44        42        46        16        16        17        16        29        29        41        48        46        45        44        41 
dram[7]:        44        44        43        44        16        16        16        16        31        30        41        43        39        32        41        42 
dram[8]:        44        45        42        42        16        16        17        16        30        30        43        45        87        41        44        45 
dram[9]:        47        38        47        44        16        16        16        16        33        35        43        42        46        46        37        46 
dram[10]:        37        41        47        46        17        16        16        16        33        35        43        46        46        46        46        44 
maximum service time to same row:
dram[0]:    235380    238391    478896    403510    241996    237646    468563    244427    278201    431495    332834    513748    325524    272911    382917    448652 
dram[1]:    462666    282763    299030    430418    266980    353457    255228    221993    211681    226698    696888    496733    459179    462574    251135    746041 
dram[2]:    428347    314970    260748    336633    200459    232106    266664    299147    212460    275627    224704    310791    245178    466819    485654    747175 
dram[3]:    264056    256925    231488    567428    269719    321837    354392    238741    361436    268952    551436    584035    447535    499050    747525    241266 
dram[4]:    202869    306908    271712    417946    198069    313649    231638    293141    349571    237177    289887    446124    381675    266450    311404    303314 
dram[5]:    237690    203007    376647    458191    358050    336072    455136    387904    402845    267494    240231    216411    347909    265856    471366    458017 
dram[6]:    224088    307636    308929    266337    268224    329934    427950    233602    254644    387833    237668    251938    421221    370351    391962    289203 
dram[7]:    477618    215583    223882    256466    232103    285261    464461    251619    483280    579749    285909    265307    476070    434990    303824    293136 
dram[8]:    388439    295267    247089    268854    357969    310341    200991    240983    199809    579987    584718    256595    254005    257016    278163    264992 
dram[9]:    238624    219101    211380    255116    335491    471074    291452    232110    516484    496384    267846    503333    261308    496868    493711    215799 
dram[10]:    443420    212738    255962    223867    416755    285456    246211    303756    276797    290418    267779    281505    273945    396513    473219    548809 
average row accesses per activate:
dram[0]:  3.101538  3.123810  3.255575  3.468240  2.802292  2.822857  2.834356  2.718750  2.793262  2.760584  2.910769  2.952310  3.120056  3.096995  2.865885  2.926452 
dram[1]:  3.083823  3.064857  3.181219  3.273504  2.852632  2.869173  2.773556  2.705128  2.793413  2.712230  3.016077  3.018349  3.172205  3.034722  2.873862  2.921156 
dram[2]:  3.144634  3.099085  3.161565  3.176948  2.819242  2.701681  2.762663  2.821006  2.816144  2.900158  2.920420  2.987952  3.184366  3.147340  2.898817  2.989362 
dram[3]:  3.168487  3.151466  3.437050  3.155905  2.793829  2.758967  2.904687  2.670423  2.798817  2.854864  3.044140  2.968704  2.985095  3.049929  2.974290  3.028965 
dram[4]:  3.140127  3.032710  3.292808  3.312914  2.723227  2.784397  2.664355  2.686798  2.847201  2.814642  2.950938  2.923977  3.180912  3.099281  2.886044  2.868790 
dram[5]:  3.126365  3.156740  3.278992  3.502742  2.868925  2.743626  2.751105  2.719069  2.842566  2.688889  3.065625  3.081040  3.006859  3.036835  3.036885  2.969816 
dram[6]:  3.124252  3.199059  3.331667  3.234628  2.775687  2.744620  2.780939  2.749296  2.913374  2.747813  2.978541  3.036697  3.083916  3.225331  2.925736  2.942484 
dram[7]:  3.077165  3.178125  3.222940  3.321368  2.665306  2.770099  2.790630  2.719828  2.752924  2.850075  3.035659  3.033083  3.119469  3.210926  2.990704  2.942590 
dram[8]:  3.103774  3.050000  3.253833  3.360825  2.734665  2.771642  2.742358  2.695410  2.859304  2.883648  2.955555  2.953383  3.552408  3.149856  2.887434  3.091938 
dram[9]:  3.074809  3.056662  3.202703  3.500000  2.615691  2.726008  2.832579  2.686713  2.754745  2.841950  2.913743  3.111475  3.158730  3.096100  2.915679  2.936828 
dram[10]:  3.102041  3.074809  3.438283  3.458781  2.756914  2.888889  2.728307  2.762557  2.928013  2.836826  3.056872  2.873156  3.075284  3.037448  2.934383  2.975510 
average row locality = 352889/118847 = 2.969271
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1515      1493      1432      1448      1457      1490      1419      1415      1342      1380      1378      1411      1601      1611      1587      1632 
dram[1]:      1565      1533      1452      1434      1441      1434      1400      1428      1369      1365      1380      1415      1523      1565      1594      1615 
dram[2]:      1538      1514      1419      1457      1452      1447      1450      1449      1362      1361      1399      1427      1563      1631      1596      1612 
dram[3]:      1537      1481      1454      1477      1474      1439      1422      1421      1380      1341      1437      1412      1579      1545      1597      1590 
dram[4]:      1520      1478      1439      1494      1451      1466      1438      1418      1365      1345      1449      1422      1593      1555      1619      1609 
dram[5]:      1510      1497      1449      1434      1457      1451      1422      1430      1406      1325      1417      1420      1574      1594      1598      1635 
dram[6]:      1563      1558      1497      1485      1430      1429      1466      1481      1398      1392      1480      1435      1574      1582      1628      1620 
dram[7]:      1478      1526      1472      1461      1470      1479      1418      1444      1380      1386      1405      1434      1553      1533      1625      1589 
dram[8]:      1504      1527      1445      1468      1448      1412      1422      1450      1397      1351      1418      1398      1573      1577      1593      1596 
dram[9]:      1520      1499      1425      1389      1462      1468      1443      1445      1365      1388      1422      1379      1571      1594      1610      1574 
dram[10]:      1504      1528      1446      1456      1430      1412      1457      1404      1374      1382      1409      1379      1552      1567      1603      1589 
total reads: 259963
bank skew: 1635/1325 = 1.23
chip skew: 24018/23492 = 1.02
number of total write accesses:
dram[0]:       501       475       466       463       499       486       429       412       482       511       514       570       608       656       614       636 
dram[1]:       532       499       479       481       456       474       425       471       497       520       496       559       577       620       616       608 
dram[2]:       484       519       440       500       482       482       459       458       522       469       546       557       596       676       610       636 
dram[3]:       494       454       457       527       518       484       437       475       512       449       563       580       624       593       601       606 
dram[4]:       452       469       484       507       507       497       483       495       517       462       596       578       640       599       635       643 
dram[5]:       494       517       502       482       491       486       446       438       544       490       545       595       618       632       625       628 
dram[6]:       524       483       502       514       488       484       489       471       519       493       602       551       631       608       657       631 
dram[7]:       476       508       523       482       489       485       488       449       503       515       553       583       562       583       627       615 
dram[8]:       470       486       465       488       469       445       462       488       493       483       577       566       935       609       613       590 
dram[9]:       494       497       471       431       505       492       435       476       522       536       571       519       618       629       603       611 
dram[10]:       472       486       476       474       464       434       461       411       497       513       526       569       613       623       633       598 
total reads: 92926
bank skew: 935/411 = 2.27
chip skew: 8647/8250 = 1.05
average mf latency per bank:
dram[0]:      32929     32317     32095     32374     29599     30536     32458     33371     31256     30675     30912     29252     27312     27577     28359     28521
dram[1]:      31566     32255     30814     31445     31147     30742     32573     31658     30870     30302     31328     29432     28213     27163     28598     28684
dram[2]:      32574     32253     31179     30651     31258     31493     31849     31095     30404     31185     29723     29711     27803     26379     28596     28467
dram[3]:      32891     32705     32588     30593     29591     30749     31255     32277     28903     32126     29296     28633     26716     28072     28873     28941
dram[4]:      33146     33225     31312     31233     31578     29592     30562     30439     30970     32529     28806     28948     27445     27727     28857     28241
dram[5]:      32548     31874     31161     31237     29627     30063     32410     32000     29829     29169     29125     29507     26403     27525     29160     28816
dram[6]:      31656     31750     31538     30953     30574     30767     31685     32353     31113     30544     28618     30713     26517     28005     27934     28328
dram[7]:      32309     31840     30617     31609     29937     29870     31172     31228     30681     30023     30602     29841     27905     28309     27718     28262
dram[8]:      33839     33101     31573     31519     32119     32166     31410     32124     31090     31650     29091     29959     27452     28344     28396     28537
dram[9]:      33278     32218     31625     32698     30417     29247     32000     31634     30911     30610     29488     29887     26748     27617     29042     28393
dram[10]:      32303     32134     31868     32106     30489     31635     31846     32636     30006     31133     29914     29332     27251     26072     28894     29539
maximum mf latency per bank:
dram[0]:     258099    257990    258035    266058    261165    261094    261029    261188    261141    259119    255102    186677    265958    272225    257993    258127
dram[1]:     265988    258410    257981    259121    261096    259075    266046    266052    261137    265880    248804    255107    258308    257855    258001    257894
dram[2]:     265982    258424    258026    258306    261117    266277    259183    261070    258957    265911    187230    256122    265781    265987    258056    258082
dram[3]:     258170    257979    266019    258372    261176    259253    261138    261109    259036    258427    186707    186904    257888    257654    258098    266321
dram[4]:     257986    265872    266075    258186    265948    261152    261124    259248    259055    259267    255082    187245    258184    199168    258243    257978
dram[5]:     257848    284595    266042    258983    261078    261156    261173    266130    258319    258114    186802    266154    258039    272169    258464    258152
dram[6]:     266112    257994    257996    265869    265544    261221    261173    261151    265865    265913    187112    255126    257700    257908    257967    258360
dram[7]:     257953    258355    258014    258239    265963    258965    261103    259118    261092    261201    255115    248157    258339    258420    258179    257910
dram[8]:     258350    265954    258969    258205    261219    261158    261141    261152    261082    259241    255108    187043    258033    258037    258402    258455
dram[9]:     266002    258066    258194    258086    261162    261140    261222    261183    258487    261109    186781    266010    258183    257662    258439    265815
dram[10]:     258087    258099    265804    258751    261094    261125    261089    261115    266035    261100    186828    256444    257674    257705    258337    258346
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785593 n_act=10779 n_pre=10763 n_req=31933 n_rd=94444 n_write=20499 bw_util=0.01444
n_activity=461805 dram_eff=0.4978
bk0: 6060a 15813008i bk1: 5972a 15813240i bk2: 5728a 15816112i bk3: 5792a 15818935i bk4: 5828a 15811618i bk5: 5960a 15811958i bk6: 5676a 15822038i bk7: 5660a 15817402i bk8: 5368a 15813898i bk9: 5520a 15813317i bk10: 5512a 15814474i bk11: 5644a 15802874i bk12: 6404a 15803562i bk13: 6444a 15801829i bk14: 6348a 15801847i bk15: 6528a 15796803i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785952 n_act=10776 n_pre=10760 n_req=31823 n_rd=94052 n_write=20538 bw_util=0.01439
n_activity=460552 dram_eff=0.4976
bk0: 6260a 15809066i bk1: 6132a 15811191i bk2: 5808a 15820465i bk3: 5736a 15821351i bk4: 5764a 15817372i bk5: 5736a 15813956i bk6: 5600a 15818638i bk7: 5712a 15812947i bk8: 5476a 15816760i bk9: 5460a 15811384i bk10: 5520a 15813356i bk11: 5660a 15808022i bk12: 6092a 15809854i bk13: 6260a 15804652i bk14: 6376a 15803168i bk15: 6460a 15805200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.359562
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15784897 n_act=10824 n_pre=10808 n_req=32113 n_rd=94708 n_write=20841 bw_util=0.01451
n_activity=464025 dram_eff=0.498
bk0: 6152a 15809838i bk1: 6056a 15808476i bk2: 5676a 15822039i bk3: 5828a 15812081i bk4: 5808a 15813469i bk5: 5788a 15810364i bk6: 5800a 15819641i bk7: 5796a 15815601i bk8: 5448a 15811521i bk9: 5444a 15815903i bk10: 5596a 15810736i bk11: 5708a 15810474i bk12: 6252a 15808456i bk13: 6524a 15801361i bk14: 6384a 15805266i bk15: 6448a 15797618i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.366313
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785626 n_act=10740 n_pre=10724 n_req=31960 n_rd=94344 n_write=20644 bw_util=0.01444
n_activity=464679 dram_eff=0.4949
bk0: 6148a 15812619i bk1: 5924a 15814673i bk2: 5816a 15818730i bk3: 5908a 15812351i bk4: 5896a 15815759i bk5: 5756a 15813161i bk6: 5688a 15815806i bk7: 5684a 15815373i bk8: 5520a 15817741i bk9: 5364a 15816989i bk10: 5748a 15809539i bk11: 5648a 15806381i bk12: 6316a 15805561i bk13: 6180a 15802726i bk14: 6388a 15806187i bk15: 6360a 15803476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.36644
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15784375 n_act=10958 n_pre=10942 n_req=32225 n_rd=94644 n_write=21159 bw_util=0.01455
n_activity=468799 dram_eff=0.494
bk0: 6080a 15819442i bk1: 5912a 15815446i bk2: 5756a 15816910i bk3: 5976a 15814535i bk4: 5804a 15810338i bk5: 5864a 15809076i bk6: 5752a 15814444i bk7: 5672a 15814673i bk8: 5460a 15811114i bk9: 5380a 15815232i bk10: 5796a 15805429i bk11: 5688a 15806585i bk12: 6372a 15801577i bk13: 6220a 15804373i bk14: 6476a 15798960i bk15: 6436a 15801486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368625
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785063 n_act=10783 n_pre=10767 n_req=32152 n_rd=94476 n_write=20989 bw_util=0.0145
n_activity=462644 dram_eff=0.4992
bk0: 6040a 15814376i bk1: 5988a 15811575i bk2: 5796a 15817680i bk3: 5736a 15818431i bk4: 5828a 15814350i bk5: 5804a 15811677i bk6: 5688a 15816978i bk7: 5720a 15817115i bk8: 5624a 15809446i bk9: 5300a 15815484i bk10: 5668a 15812961i bk11: 5680a 15805196i bk12: 6296a 15808701i bk13: 6376a 15801483i bk14: 6392a 15801412i bk15: 6540a 15803427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360433
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15782719 n_act=10962 n_pre=10946 n_req=32665 n_rd=96072 n_write=21379 bw_util=0.01475
n_activity=471834 dram_eff=0.4978
bk0: 6252a 15805753i bk1: 6232a 15806941i bk2: 5988a 15815684i bk3: 5940a 15809175i bk4: 5720a 15810648i bk5: 5716a 15811876i bk6: 5864a 15817745i bk7: 5924a 15808239i bk8: 5592a 15817425i bk9: 5568a 15813631i bk10: 5920a 15803317i bk11: 5740a 15811389i bk12: 6296a 15801643i bk13: 6328a 15803064i bk14: 6512a 15798770i bk15: 6480a 15799175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.375732
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15784981 n_act=10802 n_pre=10786 n_req=32094 n_rd=94612 n_write=20897 bw_util=0.01451
n_activity=463669 dram_eff=0.4982
bk0: 5912a 15811359i bk1: 6104a 15810571i bk2: 5888a 15811085i bk3: 5844a 15814387i bk4: 5880a 15812496i bk5: 5916a 15809541i bk6: 5672a 15814895i bk7: 5776a 15814848i bk8: 5520a 15809480i bk9: 5544a 15813080i bk10: 5620a 15809899i bk11: 5736a 15806296i bk12: 6212a 15810084i bk13: 6132a 15809828i bk14: 6500a 15805182i bk15: 6356a 15806014i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364164
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785504 n_act=10750 n_pre=10734 n_req=32218 n_rd=94316 n_write=20774 bw_util=0.01446
n_activity=464533 dram_eff=0.4955
bk0: 6016a 15814267i bk1: 6108a 15811894i bk2: 5780a 15817318i bk3: 5872a 15811816i bk4: 5792a 15814076i bk5: 5648a 15808898i bk6: 5688a 15814488i bk7: 5800a 15810291i bk8: 5588a 15810785i bk9: 5404a 15815714i bk10: 5672a 15803772i bk11: 5592a 15805780i bk12: 6292a 15809454i bk13: 6308a 15804140i bk14: 6372a 15807860i bk15: 6384a 15805774i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.360859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15785513 n_act=10839 n_pre=10823 n_req=31964 n_rd=94216 n_write=20687 bw_util=0.01443
n_activity=462180 dram_eff=0.4972
bk0: 6080a 15813062i bk1: 5996a 15814267i bk2: 5700a 15818439i bk3: 5556a 15818642i bk4: 5848a 15811406i bk5: 5872a 15808695i bk6: 5772a 15823288i bk7: 5780a 15814318i bk8: 5460a 15811188i bk9: 5552a 15814619i bk10: 5688a 15807383i bk11: 5516a 15810006i bk12: 6284a 15803738i bk13: 6376a 15805462i bk14: 6440a 15806300i bk15: 6296a 15806458i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.364933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15922078 n_nop=15786561 n_act=10635 n_pre=10619 n_req=31742 n_rd=93968 n_write=20295 bw_util=0.01435
n_activity=459173 dram_eff=0.4977
bk0: 6016a 15809373i bk1: 6112a 15811526i bk2: 5784a 15816195i bk3: 5824a 15819851i bk4: 5720a 15815439i bk5: 5648a 15810503i bk6: 5828a 15814837i bk7: 5616a 15819385i bk8: 5496a 15815345i bk9: 5528a 15813125i bk10: 5636a 15812736i bk11: 5516a 15806083i bk12: 6208a 15806195i bk13: 6268a 15802469i bk14: 6412a 15805622i bk15: 6356a 15804305i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.368754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210055, Miss = 11731, Miss_rate = 0.056, Pending_hits = 1847, Reservation_fails = 6
L2_cache_bank[1]: Access = 211439, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1814, Reservation_fails = 5
L2_cache_bank[2]: Access = 210583, Miss = 11724, Miss_rate = 0.056, Pending_hits = 1808, Reservation_fails = 13
L2_cache_bank[3]: Access = 211052, Miss = 11789, Miss_rate = 0.056, Pending_hits = 1792, Reservation_fails = 12
L2_cache_bank[4]: Access = 210660, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1811, Reservation_fails = 0
L2_cache_bank[5]: Access = 211508, Miss = 11898, Miss_rate = 0.056, Pending_hits = 1838, Reservation_fails = 14
L2_cache_bank[6]: Access = 211812, Miss = 11880, Miss_rate = 0.056, Pending_hits = 1827, Reservation_fails = 9
L2_cache_bank[7]: Access = 210419, Miss = 11706, Miss_rate = 0.056, Pending_hits = 1742, Reservation_fails = 6
L2_cache_bank[8]: Access = 211444, Miss = 11874, Miss_rate = 0.056, Pending_hits = 1895, Reservation_fails = 9
L2_cache_bank[9]: Access = 211073, Miss = 11787, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 9
L2_cache_bank[10]: Access = 211384, Miss = 11833, Miss_rate = 0.056, Pending_hits = 1788, Reservation_fails = 14
L2_cache_bank[11]: Access = 211175, Miss = 11786, Miss_rate = 0.056, Pending_hits = 1816, Reservation_fails = 7
L2_cache_bank[12]: Access = 211585, Miss = 12036, Miss_rate = 0.057, Pending_hits = 1910, Reservation_fails = 11
L2_cache_bank[13]: Access = 211988, Miss = 11982, Miss_rate = 0.057, Pending_hits = 1821, Reservation_fails = 12
L2_cache_bank[14]: Access = 211059, Miss = 11801, Miss_rate = 0.056, Pending_hits = 1755, Reservation_fails = 9
L2_cache_bank[15]: Access = 211734, Miss = 11852, Miss_rate = 0.056, Pending_hits = 1786, Reservation_fails = 10
L2_cache_bank[16]: Access = 245750, Miss = 11800, Miss_rate = 0.048, Pending_hits = 2099, Reservation_fails = 2
L2_cache_bank[17]: Access = 210842, Miss = 11779, Miss_rate = 0.056, Pending_hits = 1783, Reservation_fails = 9
L2_cache_bank[18]: Access = 209670, Miss = 11818, Miss_rate = 0.056, Pending_hits = 1806, Reservation_fails = 10
L2_cache_bank[19]: Access = 209380, Miss = 11736, Miss_rate = 0.056, Pending_hits = 1747, Reservation_fails = 9
L2_cache_bank[20]: Access = 209183, Miss = 11775, Miss_rate = 0.056, Pending_hits = 1833, Reservation_fails = 7
L2_cache_bank[21]: Access = 210121, Miss = 11717, Miss_rate = 0.056, Pending_hits = 1756, Reservation_fails = 10
L2_total_cache_accesses = 4673916
L2_total_cache_misses = 259963
L2_total_cache_miss_rate = 0.0556
L2_total_cache_pending_hits = 40080
L2_total_cache_reservation_fails = 193
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3251017
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 34940
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 217275
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1122815
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4992
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 42681
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 191
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 41
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 121
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3503232
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1170488
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.006

icnt_total_pkts_mem_to_simt=10241168
icnt_total_pkts_simt_to_mem=5844673
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.57398
	minimum = 6
	maximum = 53
Network latency average = 8.45851
	minimum = 6
	maximum = 42
Slowest packet = 9338243
Flit latency average = 8.35071
	minimum = 6
	maximum = 41
Slowest flit = 16071272
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0516172
	minimum = 0.0454833 (at node 1)
	maximum = 0.0587492 (at node 28)
Accepted packet rate average = 0.0516172
	minimum = 0.0454833 (at node 1)
	maximum = 0.0587492 (at node 28)
Injected flit rate average = 0.0774258
	minimum = 0.0454833 (at node 1)
	maximum = 0.117498 (at node 28)
Accepted flit rate average= 0.0774258
	minimum = 0.0581175 (at node 45)
	maximum = 0.0960202 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2119 (22 samples)
	minimum = 6 (22 samples)
	maximum = 431.409 (22 samples)
Network latency average = 19.5312 (22 samples)
	minimum = 6 (22 samples)
	maximum = 334.727 (22 samples)
Flit latency average = 20.3102 (22 samples)
	minimum = 6 (22 samples)
	maximum = 333.909 (22 samples)
Fragmentation average = 0.00539901 (22 samples)
	minimum = 0 (22 samples)
	maximum = 100.636 (22 samples)
Injected packet rate average = 0.0302253 (22 samples)
	minimum = 0.0246214 (22 samples)
	maximum = 0.097727 (22 samples)
Accepted packet rate average = 0.0302253 (22 samples)
	minimum = 0.0246214 (22 samples)
	maximum = 0.097727 (22 samples)
Injected flit rate average = 0.0462324 (22 samples)
	minimum = 0.031229 (22 samples)
	maximum = 0.121737 (22 samples)
Accepted flit rate average = 0.0462324 (22 samples)
	minimum = 0.033379 (22 samples)
	maximum = 0.182552 (22 samples)
Injected packet size average = 1.52959 (22 samples)
Accepted packet size average = 1.52959 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 51 min, 48 sec (10308 sec)
gpgpu_simulation_rate = 13122 (inst/sec)
gpgpu_simulation_rate = 1311 (cycle/sec)
Kernel Executed 11 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 167296 Tlb_hit: 160292 Tlb_miss: 7004 Tlb_hit_rate: 0.958134
Shader1: Tlb_access: 167804 Tlb_hit: 160797 Tlb_miss: 7007 Tlb_hit_rate: 0.958243
Shader2: Tlb_access: 166651 Tlb_hit: 159681 Tlb_miss: 6970 Tlb_hit_rate: 0.958176
Shader3: Tlb_access: 164130 Tlb_hit: 157091 Tlb_miss: 7039 Tlb_hit_rate: 0.957113
Shader4: Tlb_access: 166184 Tlb_hit: 159199 Tlb_miss: 6985 Tlb_hit_rate: 0.957968
Shader5: Tlb_access: 165434 Tlb_hit: 158272 Tlb_miss: 7162 Tlb_hit_rate: 0.956708
Shader6: Tlb_access: 166832 Tlb_hit: 159815 Tlb_miss: 7017 Tlb_hit_rate: 0.957940
Shader7: Tlb_access: 161766 Tlb_hit: 154726 Tlb_miss: 7040 Tlb_hit_rate: 0.956480
Shader8: Tlb_access: 163217 Tlb_hit: 156246 Tlb_miss: 6971 Tlb_hit_rate: 0.957290
Shader9: Tlb_access: 162758 Tlb_hit: 155808 Tlb_miss: 6950 Tlb_hit_rate: 0.957299
Shader10: Tlb_access: 164092 Tlb_hit: 157176 Tlb_miss: 6916 Tlb_hit_rate: 0.957853
Shader11: Tlb_access: 163785 Tlb_hit: 156757 Tlb_miss: 7028 Tlb_hit_rate: 0.957090
Shader12: Tlb_access: 165327 Tlb_hit: 158427 Tlb_miss: 6900 Tlb_hit_rate: 0.958265
Shader13: Tlb_access: 163123 Tlb_hit: 156115 Tlb_miss: 7008 Tlb_hit_rate: 0.957039
Shader14: Tlb_access: 163919 Tlb_hit: 156700 Tlb_miss: 7219 Tlb_hit_rate: 0.955960
Shader15: Tlb_access: 164039 Tlb_hit: 157022 Tlb_miss: 7017 Tlb_hit_rate: 0.957224
Shader16: Tlb_access: 164840 Tlb_hit: 157671 Tlb_miss: 7169 Tlb_hit_rate: 0.956509
Shader17: Tlb_access: 163315 Tlb_hit: 156391 Tlb_miss: 6924 Tlb_hit_rate: 0.957603
Shader18: Tlb_access: 162666 Tlb_hit: 155664 Tlb_miss: 7002 Tlb_hit_rate: 0.956955
Shader19: Tlb_access: 164101 Tlb_hit: 157102 Tlb_miss: 6999 Tlb_hit_rate: 0.957349
Shader20: Tlb_access: 162738 Tlb_hit: 155614 Tlb_miss: 7124 Tlb_hit_rate: 0.956224
Shader21: Tlb_access: 169486 Tlb_hit: 162132 Tlb_miss: 7354 Tlb_hit_rate: 0.956610
Shader22: Tlb_access: 164717 Tlb_hit: 157456 Tlb_miss: 7261 Tlb_hit_rate: 0.955918
Shader23: Tlb_access: 169482 Tlb_hit: 162207 Tlb_miss: 7275 Tlb_hit_rate: 0.957075
Shader24: Tlb_access: 170386 Tlb_hit: 163086 Tlb_miss: 7300 Tlb_hit_rate: 0.957156
Shader25: Tlb_access: 170523 Tlb_hit: 163049 Tlb_miss: 7474 Tlb_hit_rate: 0.956170
Shader26: Tlb_access: 170054 Tlb_hit: 162700 Tlb_miss: 7354 Tlb_hit_rate: 0.956755
Shader27: Tlb_access: 170506 Tlb_hit: 163393 Tlb_miss: 7113 Tlb_hit_rate: 0.958283
Tlb_tot_access: 4639171 Tlb_tot_hit: 4440589, Tlb_tot_miss: 198582, Tlb_tot_hit_rate: 0.957195
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 905 Tlb_invalidate: 797 Tlb_evict: 0 Tlb_page_evict: 797
Shader1: Tlb_validate: 925 Tlb_invalidate: 811 Tlb_evict: 0 Tlb_page_evict: 811
Shader2: Tlb_validate: 917 Tlb_invalidate: 804 Tlb_evict: 0 Tlb_page_evict: 804
Shader3: Tlb_validate: 912 Tlb_invalidate: 800 Tlb_evict: 0 Tlb_page_evict: 800
Shader4: Tlb_validate: 910 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader5: Tlb_validate: 910 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader6: Tlb_validate: 925 Tlb_invalidate: 812 Tlb_evict: 0 Tlb_page_evict: 812
Shader7: Tlb_validate: 906 Tlb_invalidate: 795 Tlb_evict: 0 Tlb_page_evict: 795
Shader8: Tlb_validate: 926 Tlb_invalidate: 813 Tlb_evict: 0 Tlb_page_evict: 813
Shader9: Tlb_validate: 912 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader10: Tlb_validate: 912 Tlb_invalidate: 798 Tlb_evict: 0 Tlb_page_evict: 798
Shader11: Tlb_validate: 920 Tlb_invalidate: 806 Tlb_evict: 0 Tlb_page_evict: 806
Shader12: Tlb_validate: 918 Tlb_invalidate: 806 Tlb_evict: 0 Tlb_page_evict: 806
Shader13: Tlb_validate: 905 Tlb_invalidate: 793 Tlb_evict: 0 Tlb_page_evict: 793
Shader14: Tlb_validate: 912 Tlb_invalidate: 802 Tlb_evict: 0 Tlb_page_evict: 802
Shader15: Tlb_validate: 927 Tlb_invalidate: 811 Tlb_evict: 0 Tlb_page_evict: 811
Shader16: Tlb_validate: 919 Tlb_invalidate: 805 Tlb_evict: 0 Tlb_page_evict: 805
Shader17: Tlb_validate: 907 Tlb_invalidate: 795 Tlb_evict: 0 Tlb_page_evict: 795
Shader18: Tlb_validate: 904 Tlb_invalidate: 795 Tlb_evict: 0 Tlb_page_evict: 795
Shader19: Tlb_validate: 903 Tlb_invalidate: 793 Tlb_evict: 0 Tlb_page_evict: 793
Shader20: Tlb_validate: 916 Tlb_invalidate: 805 Tlb_evict: 0 Tlb_page_evict: 805
Shader21: Tlb_validate: 911 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader22: Tlb_validate: 911 Tlb_invalidate: 799 Tlb_evict: 0 Tlb_page_evict: 799
Shader23: Tlb_validate: 920 Tlb_invalidate: 803 Tlb_evict: 0 Tlb_page_evict: 803
Shader24: Tlb_validate: 921 Tlb_invalidate: 810 Tlb_evict: 0 Tlb_page_evict: 810
Shader25: Tlb_validate: 919 Tlb_invalidate: 808 Tlb_evict: 0 Tlb_page_evict: 808
Shader26: Tlb_validate: 921 Tlb_invalidate: 806 Tlb_evict: 0 Tlb_page_evict: 806
Shader27: Tlb_validate: 913 Tlb_invalidate: 801 Tlb_evict: 0 Tlb_page_evict: 801
Tlb_tot_valiate: 25607 Tlb_invalidate: 22464, Tlb_tot_evict: 0, Tlb_tot_evict page: 22464
========================================TLB statistics(thrashing)==============================
Shader0: Page: 787187 Trashed: 1 | Page: 787188 Trashed: 1 | Page: 787189 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787272 Trashed: 1 | Page: 787273 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787356 Trashed: 1 | Page: 787357 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787440 Trashed: 1 | Page: 787441 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787524 Trashed: 1 | Page: 787525 Trashed: 1 | Page: 787526 Trashed: 1 | Page: 787608 Trashed: 1 | Page: 787609 Trashed: 1 | Page: 787610 Trashed: 1 | Page: 787692 Trashed: 1 | Page: 787693 Trashed: 1 | Page: 787694 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787777 Trashed: 1 | Page: 787778 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787860 Trashed: 1 | Page: 787861 Trashed: 1 | Page: 787862 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787944 Trashed: 1 | Page: 787945 Trashed: 1 | Page: 787946 Trashed: 1 | Page: 788028 Trashed: 1 | Page: 788029 Trashed: 1 | Page: 788030 Trashed: 1 | Page: 788112 Trashed: 1 | Page: 788113 Trashed: 1 | Page: 788114 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788196 Trashed: 1 | Page: 788197 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788280 Trashed: 1 | Page: 788281 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788364 Trashed: 1 | Page: 788365 Trashed: 2 | Page: 788366 Trashed: 1 | Page: 788447 Trashed: 1 | Page: 788448 Trashed: 1 | Page: 788449 Trashed: 1 | Page: 788450 Trashed: 2 | Page: 788532 Trashed: 1 | Page: 788533 Trashed: 2 | Page: 788534 Trashed: 1 | Page: 788615 Trashed: 2 | Page: 788616 Trashed: 2 | Page: 788617 Trashed: 2 | Total 69
Shader1: Page: 787190 Trashed: 1 | Page: 787191 Trashed: 1 | Page: 787192 Trashed: 1 | Page: 787274 Trashed: 1 | Page: 787275 Trashed: 1 | Page: 787276 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787358 Trashed: 1 | Page: 787359 Trashed: 1 | Page: 787360 Trashed: 1 | Page: 787361 Trashed: 1 | Page: 787442 Trashed: 1 | Page: 787445 Trashed: 1 | Page: 787527 Trashed: 1 | Page: 787528 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787611 Trashed: 2 | Page: 787612 Trashed: 2 | Page: 787613 Trashed: 1 | Page: 787695 Trashed: 1 | Page: 787696 Trashed: 1 | Page: 787697 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787779 Trashed: 1 | Page: 787780 Trashed: 1 | Page: 787781 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787863 Trashed: 1 | Page: 787864 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787947 Trashed: 1 | Page: 787948 Trashed: 1 | Page: 787949 Trashed: 1 | Page: 788031 Trashed: 1 | Page: 788032 Trashed: 1 | Page: 788033 Trashed: 1 | Page: 788115 Trashed: 1 | Page: 788116 Trashed: 1 | Page: 788117 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788199 Trashed: 1 | Page: 788200 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788282 Trashed: 1 | Page: 788283 Trashed: 1 | Page: 788284 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788366 Trashed: 2 | Page: 788367 Trashed: 2 | Page: 788368 Trashed: 2 | Page: 788369 Trashed: 1 | Page: 788450 Trashed: 1 | Page: 788451 Trashed: 2 | Page: 788452 Trashed: 2 | Page: 788453 Trashed: 1 | Page: 788534 Trashed: 2 | Page: 788535 Trashed: 1 | Page: 788536 Trashed: 2 | Page: 788567 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788618 Trashed: 2 | Page: 788619 Trashed: 1 | Page: 788620 Trashed: 1 | Total 75
Shader2: Page: 787193 Trashed: 1 | Page: 787194 Trashed: 1 | Page: 787195 Trashed: 1 | Page: 787277 Trashed: 1 | Page: 787278 Trashed: 1 | Page: 787279 Trashed: 1 | Page: 787280 Trashed: 1 | Page: 787362 Trashed: 1 | Page: 787363 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787446 Trashed: 1 | Page: 787447 Trashed: 1 | Page: 787448 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787530 Trashed: 1 | Page: 787531 Trashed: 1 | Page: 787532 Trashed: 1 | Page: 787614 Trashed: 2 | Page: 787615 Trashed: 2 | Page: 787616 Trashed: 1 | Page: 787698 Trashed: 1 | Page: 787699 Trashed: 1 | Page: 787700 Trashed: 1 | Page: 787782 Trashed: 1 | Page: 787783 Trashed: 1 | Page: 787784 Trashed: 1 | Page: 787866 Trashed: 1 | Page: 787867 Trashed: 1 | Page: 787868 Trashed: 1 | Page: 787950 Trashed: 1 | Page: 787951 Trashed: 1 | Page: 787952 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788034 Trashed: 1 | Page: 788035 Trashed: 1 | Page: 788036 Trashed: 1 | Page: 788118 Trashed: 1 | Page: 788119 Trashed: 1 | Page: 788120 Trashed: 1 | Page: 788201 Trashed: 1 | Page: 788202 Trashed: 1 | Page: 788203 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788285 Trashed: 1 | Page: 788286 Trashed: 2 | Page: 788287 Trashed: 2 | Page: 788288 Trashed: 1 | Page: 788369 Trashed: 1 | Page: 788370 Trashed: 2 | Page: 788371 Trashed: 2 | Page: 788372 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788453 Trashed: 2 | Page: 788454 Trashed: 1 | Page: 788455 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788538 Trashed: 1 | Page: 788539 Trashed: 1 | Page: 788540 Trashed: 2 | Page: 788621 Trashed: 1 | Page: 788622 Trashed: 2 | Page: 788623 Trashed: 2 | Page: 788698 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788863 Trashed: 1 | Page: 788877 Trashed: 1 | Total 76
Shader3: Page: 787196 Trashed: 1 | Page: 787197 Trashed: 1 | Page: 787198 Trashed: 1 | Page: 787281 Trashed: 1 | Page: 787282 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787364 Trashed: 1 | Page: 787365 Trashed: 1 | Page: 787366 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787449 Trashed: 1 | Page: 787450 Trashed: 1 | Page: 787451 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787533 Trashed: 1 | Page: 787534 Trashed: 1 | Page: 787535 Trashed: 1 | Page: 787617 Trashed: 1 | Page: 787618 Trashed: 2 | Page: 787619 Trashed: 1 | Page: 787701 Trashed: 1 | Page: 787702 Trashed: 1 | Page: 787703 Trashed: 1 | Page: 787785 Trashed: 1 | Page: 787786 Trashed: 1 | Page: 787787 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787869 Trashed: 1 | Page: 787870 Trashed: 1 | Page: 787871 Trashed: 1 | Page: 787953 Trashed: 1 | Page: 787954 Trashed: 1 | Page: 787955 Trashed: 1 | Page: 788037 Trashed: 1 | Page: 788038 Trashed: 1 | Page: 788039 Trashed: 1 | Page: 788121 Trashed: 1 | Page: 788122 Trashed: 1 | Page: 788123 Trashed: 1 | Page: 788205 Trashed: 1 | Page: 788206 Trashed: 1 | Page: 788207 Trashed: 1 | Page: 788289 Trashed: 2 | Page: 788290 Trashed: 1 | Page: 788291 Trashed: 1 | Page: 788372 Trashed: 1 | Page: 788373 Trashed: 2 | Page: 788374 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788456 Trashed: 1 | Page: 788457 Trashed: 1 | Page: 788458 Trashed: 1 | Page: 788459 Trashed: 1 | Page: 788540 Trashed: 1 | Page: 788541 Trashed: 2 | Page: 788542 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788624 Trashed: 1 | Page: 788625 Trashed: 1 | Page: 788626 Trashed: 2 | Total 68
Shader4: Page: 787200 Trashed: 1 | Page: 787201 Trashed: 1 | Page: 787202 Trashed: 1 | Page: 787283 Trashed: 1 | Page: 787284 Trashed: 1 | Page: 787285 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787367 Trashed: 1 | Page: 787368 Trashed: 1 | Page: 787369 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787452 Trashed: 1 | Page: 787454 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787536 Trashed: 1 | Page: 787537 Trashed: 1 | Page: 787538 Trashed: 2 | Page: 787620 Trashed: 1 | Page: 787621 Trashed: 1 | Page: 787622 Trashed: 1 | Page: 787705 Trashed: 1 | Page: 787706 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787788 Trashed: 1 | Page: 787789 Trashed: 1 | Page: 787790 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787872 Trashed: 1 | Page: 787873 Trashed: 1 | Page: 787874 Trashed: 1 | Page: 787956 Trashed: 1 | Page: 787957 Trashed: 1 | Page: 787958 Trashed: 1 | Page: 788040 Trashed: 1 | Page: 788041 Trashed: 1 | Page: 788042 Trashed: 1 | Page: 788124 Trashed: 1 | Page: 788125 Trashed: 1 | Page: 788126 Trashed: 1 | Page: 788208 Trashed: 1 | Page: 788209 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788292 Trashed: 1 | Page: 788293 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788375 Trashed: 1 | Page: 788376 Trashed: 2 | Page: 788377 Trashed: 1 | Page: 788378 Trashed: 2 | Page: 788459 Trashed: 2 | Page: 788460 Trashed: 1 | Page: 788461 Trashed: 1 | Page: 788462 Trashed: 1 | Page: 788543 Trashed: 1 | Page: 788544 Trashed: 1 | Page: 788545 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788627 Trashed: 1 | Page: 788628 Trashed: 2 | Page: 788629 Trashed: 1 | Total 68
Shader5: Page: 787202 Trashed: 1 | Page: 787203 Trashed: 1 | Page: 787204 Trashed: 1 | Page: 787205 Trashed: 1 | Page: 787286 Trashed: 1 | Page: 787287 Trashed: 1 | Page: 787288 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787370 Trashed: 1 | Page: 787371 Trashed: 1 | Page: 787372 Trashed: 1 | Page: 787455 Trashed: 1 | Page: 787456 Trashed: 1 | Page: 787457 Trashed: 1 | Page: 787539 Trashed: 1 | Page: 787540 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787623 Trashed: 1 | Page: 787624 Trashed: 2 | Page: 787625 Trashed: 1 | Page: 787708 Trashed: 1 | Page: 787709 Trashed: 1 | Page: 787791 Trashed: 1 | Page: 787792 Trashed: 1 | Page: 787793 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787875 Trashed: 1 | Page: 787876 Trashed: 1 | Page: 787877 Trashed: 1 | Page: 787959 Trashed: 1 | Page: 787960 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 788043 Trashed: 1 | Page: 788044 Trashed: 1 | Page: 788045 Trashed: 1 | Page: 788127 Trashed: 1 | Page: 788128 Trashed: 1 | Page: 788129 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788210 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788212 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788294 Trashed: 1 | Page: 788295 Trashed: 1 | Page: 788296 Trashed: 2 | Page: 788297 Trashed: 1 | Page: 788379 Trashed: 2 | Page: 788380 Trashed: 2 | Page: 788381 Trashed: 2 | Page: 788462 Trashed: 1 | Page: 788463 Trashed: 2 | Page: 788464 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788546 Trashed: 1 | Page: 788547 Trashed: 2 | Page: 788549 Trashed: 1 | Page: 788630 Trashed: 2 | Page: 788631 Trashed: 1 | Page: 788632 Trashed: 2 | Total 69
Shader6: Page: 787205 Trashed: 1 | Page: 787206 Trashed: 1 | Page: 787207 Trashed: 1 | Page: 787208 Trashed: 1 | Page: 787289 Trashed: 1 | Page: 787290 Trashed: 1 | Page: 787291 Trashed: 1 | Page: 787373 Trashed: 1 | Page: 787374 Trashed: 1 | Page: 787375 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787458 Trashed: 1 | Page: 787459 Trashed: 1 | Page: 787541 Trashed: 1 | Page: 787542 Trashed: 1 | Page: 787543 Trashed: 1 | Page: 787544 Trashed: 1 | Page: 787626 Trashed: 1 | Page: 787627 Trashed: 2 | Page: 787628 Trashed: 2 | Page: 787710 Trashed: 1 | Page: 787711 Trashed: 1 | Page: 787712 Trashed: 1 | Page: 787713 Trashed: 1 | Page: 787794 Trashed: 1 | Page: 787795 Trashed: 2 | Page: 787796 Trashed: 2 | Page: 787797 Trashed: 1 | Page: 787878 Trashed: 1 | Page: 787879 Trashed: 1 | Page: 787880 Trashed: 1 | Page: 787961 Trashed: 1 | Page: 787962 Trashed: 1 | Page: 787963 Trashed: 1 | Page: 787964 Trashed: 1 | Page: 788046 Trashed: 1 | Page: 788047 Trashed: 1 | Page: 788048 Trashed: 1 | Page: 788130 Trashed: 1 | Page: 788131 Trashed: 1 | Page: 788214 Trashed: 1 | Page: 788215 Trashed: 1 | Page: 788216 Trashed: 1 | Page: 788298 Trashed: 2 | Page: 788299 Trashed: 1 | Page: 788300 Trashed: 2 | Page: 788381 Trashed: 1 | Page: 788382 Trashed: 1 | Page: 788383 Trashed: 2 | Page: 788384 Trashed: 1 | Page: 788465 Trashed: 1 | Page: 788466 Trashed: 2 | Page: 788467 Trashed: 2 | Page: 788468 Trashed: 1 | Page: 788549 Trashed: 1 | Page: 788550 Trashed: 2 | Page: 788551 Trashed: 2 | Page: 788552 Trashed: 1 | Page: 788633 Trashed: 2 | Page: 788634 Trashed: 2 | Page: 788635 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788921 Trashed: 1 | Total 76
Shader7: Page: 787208 Trashed: 1 | Page: 787209 Trashed: 1 | Page: 787210 Trashed: 1 | Page: 787293 Trashed: 1 | Page: 787294 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787376 Trashed: 1 | Page: 787377 Trashed: 1 | Page: 787378 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787461 Trashed: 1 | Page: 787462 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787546 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787629 Trashed: 2 | Page: 787630 Trashed: 2 | Page: 787631 Trashed: 2 | Page: 787713 Trashed: 1 | Page: 787714 Trashed: 1 | Page: 787715 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787797 Trashed: 1 | Page: 787798 Trashed: 1 | Page: 787799 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787881 Trashed: 1 | Page: 787882 Trashed: 1 | Page: 787883 Trashed: 1 | Page: 787965 Trashed: 1 | Page: 787966 Trashed: 1 | Page: 787967 Trashed: 1 | Page: 788049 Trashed: 1 | Page: 788050 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788133 Trashed: 1 | Page: 788134 Trashed: 1 | Page: 788135 Trashed: 2 | Page: 788216 Trashed: 1 | Page: 788217 Trashed: 1 | Page: 788218 Trashed: 1 | Page: 788300 Trashed: 1 | Page: 788301 Trashed: 1 | Page: 788302 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788384 Trashed: 1 | Page: 788385 Trashed: 1 | Page: 788386 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788468 Trashed: 2 | Page: 788469 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788552 Trashed: 1 | Page: 788553 Trashed: 1 | Page: 788554 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788636 Trashed: 2 | Page: 788637 Trashed: 2 | Page: 788638 Trashed: 1 | Total 67
Shader8: Page: 787211 Trashed: 1 | Page: 787212 Trashed: 1 | Page: 787213 Trashed: 1 | Page: 787214 Trashed: 1 | Page: 787295 Trashed: 1 | Page: 787296 Trashed: 1 | Page: 787297 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787379 Trashed: 1 | Page: 787381 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787463 Trashed: 1 | Page: 787464 Trashed: 1 | Page: 787465 Trashed: 1 | Page: 787466 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787548 Trashed: 1 | Page: 787549 Trashed: 1 | Page: 787550 Trashed: 1 | Page: 787632 Trashed: 2 | Page: 787633 Trashed: 1 | Page: 787634 Trashed: 1 | Page: 787716 Trashed: 1 | Page: 787717 Trashed: 1 | Page: 787718 Trashed: 1 | Page: 787752 Trashed: 1 | Page: 787800 Trashed: 1 | Page: 787801 Trashed: 1 | Page: 787802 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787884 Trashed: 1 | Page: 787885 Trashed: 1 | Page: 787886 Trashed: 1 | Page: 787968 Trashed: 1 | Page: 787969 Trashed: 1 | Page: 787970 Trashed: 1 | Page: 788051 Trashed: 1 | Page: 788052 Trashed: 1 | Page: 788053 Trashed: 1 | Page: 788054 Trashed: 1 | Page: 788135 Trashed: 1 | Page: 788136 Trashed: 1 | Page: 788137 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788219 Trashed: 1 | Page: 788220 Trashed: 1 | Page: 788221 Trashed: 1 | Page: 788222 Trashed: 1 | Page: 788303 Trashed: 1 | Page: 788304 Trashed: 1 | Page: 788305 Trashed: 1 | Page: 788306 Trashed: 1 | Page: 788387 Trashed: 1 | Page: 788388 Trashed: 1 | Page: 788389 Trashed: 2 | Page: 788390 Trashed: 1 | Page: 788471 Trashed: 1 | Page: 788472 Trashed: 2 | Page: 788473 Trashed: 2 | Page: 788474 Trashed: 1 | Page: 788555 Trashed: 1 | Page: 788556 Trashed: 2 | Page: 788557 Trashed: 2 | Page: 788639 Trashed: 2 | Page: 788640 Trashed: 2 | Page: 788641 Trashed: 2 | Total 76
Shader9: Page: 787214 Trashed: 1 | Page: 787215 Trashed: 1 | Page: 787216 Trashed: 1 | Page: 787217 Trashed: 1 | Page: 787298 Trashed: 1 | Page: 787299 Trashed: 1 | Page: 787300 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787382 Trashed: 1 | Page: 787383 Trashed: 1 | Page: 787384 Trashed: 1 | Page: 787385 Trashed: 1 | Page: 787467 Trashed: 1 | Page: 787468 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787551 Trashed: 1 | Page: 787552 Trashed: 1 | Page: 787553 Trashed: 1 | Page: 787635 Trashed: 1 | Page: 787636 Trashed: 2 | Page: 787637 Trashed: 2 | Page: 787719 Trashed: 1 | Page: 787720 Trashed: 1 | Page: 787721 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787803 Trashed: 1 | Page: 787804 Trashed: 1 | Page: 787805 Trashed: 1 | Page: 787887 Trashed: 1 | Page: 787888 Trashed: 1 | Page: 787889 Trashed: 1 | Page: 787971 Trashed: 1 | Page: 787972 Trashed: 1 | Page: 787973 Trashed: 1 | Page: 788055 Trashed: 1 | Page: 788056 Trashed: 1 | Page: 788057 Trashed: 1 | Page: 788138 Trashed: 1 | Page: 788139 Trashed: 1 | Page: 788140 Trashed: 1 | Page: 788141 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788223 Trashed: 1 | Page: 788224 Trashed: 1 | Page: 788307 Trashed: 2 | Page: 788308 Trashed: 1 | Page: 788309 Trashed: 2 | Page: 788390 Trashed: 2 | Page: 788391 Trashed: 1 | Page: 788392 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788474 Trashed: 1 | Page: 788475 Trashed: 2 | Page: 788476 Trashed: 2 | Page: 788558 Trashed: 1 | Page: 788559 Trashed: 1 | Page: 788560 Trashed: 1 | Page: 788561 Trashed: 1 | Page: 788642 Trashed: 2 | Page: 788643 Trashed: 1 | Page: 788644 Trashed: 1 | Total 70
Shader10: Page: 787217 Trashed: 1 | Page: 787218 Trashed: 1 | Page: 787219 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787301 Trashed: 1 | Page: 787302 Trashed: 1 | Page: 787303 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787386 Trashed: 1 | Page: 787387 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787469 Trashed: 1 | Page: 787471 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787554 Trashed: 1 | Page: 787555 Trashed: 1 | Page: 787556 Trashed: 2 | Page: 787638 Trashed: 2 | Page: 787639 Trashed: 1 | Page: 787640 Trashed: 1 | Page: 787722 Trashed: 1 | Page: 787723 Trashed: 1 | Page: 787724 Trashed: 1 | Page: 787806 Trashed: 1 | Page: 787807 Trashed: 1 | Page: 787808 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787890 Trashed: 1 | Page: 787892 Trashed: 1 | Page: 787974 Trashed: 1 | Page: 787975 Trashed: 1 | Page: 787976 Trashed: 1 | Page: 788058 Trashed: 1 | Page: 788059 Trashed: 1 | Page: 788142 Trashed: 1 | Page: 788143 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788225 Trashed: 2 | Page: 788226 Trashed: 2 | Page: 788227 Trashed: 2 | Page: 788228 Trashed: 1 | Page: 788309 Trashed: 1 | Page: 788310 Trashed: 2 | Page: 788311 Trashed: 2 | Page: 788312 Trashed: 1 | Page: 788393 Trashed: 1 | Page: 788394 Trashed: 2 | Page: 788395 Trashed: 1 | Page: 788477 Trashed: 2 | Page: 788478 Trashed: 1 | Page: 788479 Trashed: 1 | Page: 788480 Trashed: 2 | Page: 788561 Trashed: 1 | Page: 788562 Trashed: 2 | Page: 788563 Trashed: 1 | Page: 788645 Trashed: 2 | Page: 788646 Trashed: 1 | Page: 788647 Trashed: 2 | Page: 788704 Trashed: 1 | Page: 788853 Trashed: 1 | Total 74
Shader11: Page: 787136 Trashed: 1 | Page: 787137 Trashed: 1 | Page: 787138 Trashed: 1 | Page: 787220 Trashed: 1 | Page: 787221 Trashed: 1 | Page: 787222 Trashed: 1 | Page: 787304 Trashed: 1 | Page: 787305 Trashed: 1 | Page: 787306 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787388 Trashed: 1 | Page: 787389 Trashed: 1 | Page: 787390 Trashed: 1 | Page: 787391 Trashed: 1 | Page: 787472 Trashed: 1 | Page: 787473 Trashed: 1 | Page: 787474 Trashed: 1 | Page: 787475 Trashed: 1 | Page: 787557 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787559 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787641 Trashed: 1 | Page: 787642 Trashed: 1 | Page: 787643 Trashed: 1 | Page: 787725 Trashed: 1 | Page: 787726 Trashed: 1 | Page: 787727 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787809 Trashed: 1 | Page: 787810 Trashed: 1 | Page: 787811 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787893 Trashed: 1 | Page: 787894 Trashed: 1 | Page: 787895 Trashed: 1 | Page: 787977 Trashed: 1 | Page: 787978 Trashed: 1 | Page: 787979 Trashed: 1 | Page: 788061 Trashed: 1 | Page: 788062 Trashed: 1 | Page: 788063 Trashed: 1 | Page: 788144 Trashed: 1 | Page: 788145 Trashed: 1 | Page: 788146 Trashed: 1 | Page: 788147 Trashed: 1 | Page: 788198 Trashed: 1 | Page: 788228 Trashed: 1 | Page: 788229 Trashed: 1 | Page: 788230 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788313 Trashed: 1 | Page: 788314 Trashed: 2 | Page: 788315 Trashed: 2 | Page: 788397 Trashed: 2 | Page: 788398 Trashed: 1 | Page: 788480 Trashed: 1 | Page: 788481 Trashed: 1 | Page: 788482 Trashed: 1 | Page: 788514 Trashed: 1 | Page: 788564 Trashed: 1 | Page: 788566 Trashed: 1 | Page: 788648 Trashed: 2 | Page: 788649 Trashed: 2 | Page: 788650 Trashed: 1 | Total 72
Shader12: Page: 787139 Trashed: 1 | Page: 787140 Trashed: 1 | Page: 787141 Trashed: 1 | Page: 787223 Trashed: 1 | Page: 787224 Trashed: 1 | Page: 787225 Trashed: 1 | Page: 787307 Trashed: 1 | Page: 787308 Trashed: 1 | Page: 787309 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787392 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787476 Trashed: 1 | Page: 787477 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787560 Trashed: 1 | Page: 787561 Trashed: 1 | Page: 787562 Trashed: 1 | Page: 787644 Trashed: 1 | Page: 787645 Trashed: 2 | Page: 787646 Trashed: 1 | Page: 787728 Trashed: 1 | Page: 787729 Trashed: 1 | Page: 787730 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787812 Trashed: 1 | Page: 787813 Trashed: 1 | Page: 787814 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787896 Trashed: 1 | Page: 787897 Trashed: 1 | Page: 787898 Trashed: 1 | Page: 787980 Trashed: 1 | Page: 787981 Trashed: 1 | Page: 787982 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 788064 Trashed: 1 | Page: 788065 Trashed: 1 | Page: 788066 Trashed: 1 | Page: 788148 Trashed: 1 | Page: 788149 Trashed: 1 | Page: 788150 Trashed: 1 | Page: 788231 Trashed: 1 | Page: 788232 Trashed: 2 | Page: 788233 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788316 Trashed: 1 | Page: 788317 Trashed: 2 | Page: 788318 Trashed: 1 | Page: 788399 Trashed: 1 | Page: 788400 Trashed: 1 | Page: 788401 Trashed: 1 | Page: 788483 Trashed: 1 | Page: 788484 Trashed: 1 | Page: 788485 Trashed: 1 | Page: 788568 Trashed: 1 | Page: 788569 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788651 Trashed: 1 | Page: 788652 Trashed: 1 | Page: 788653 Trashed: 1 | Page: 788704 Trashed: 1 | Page: 788910 Trashed: 1 | Total 68
Shader13: Page: 787142 Trashed: 1 | Page: 787143 Trashed: 1 | Page: 787144 Trashed: 1 | Page: 787226 Trashed: 1 | Page: 787227 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787310 Trashed: 1 | Page: 787311 Trashed: 1 | Page: 787312 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787394 Trashed: 1 | Page: 787395 Trashed: 1 | Page: 787396 Trashed: 1 | Page: 787397 Trashed: 1 | Page: 787478 Trashed: 1 | Page: 787479 Trashed: 1 | Page: 787480 Trashed: 1 | Page: 787481 Trashed: 2 | Page: 787563 Trashed: 1 | Page: 787564 Trashed: 1 | Page: 787565 Trashed: 1 | Page: 787647 Trashed: 1 | Page: 787648 Trashed: 1 | Page: 787649 Trashed: 1 | Page: 787731 Trashed: 1 | Page: 787732 Trashed: 1 | Page: 787733 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787815 Trashed: 1 | Page: 787816 Trashed: 1 | Page: 787817 Trashed: 1 | Page: 787899 Trashed: 1 | Page: 787900 Trashed: 1 | Page: 787901 Trashed: 1 | Page: 787983 Trashed: 1 | Page: 787984 Trashed: 1 | Page: 787985 Trashed: 1 | Page: 788068 Trashed: 1 | Page: 788069 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788152 Trashed: 1 | Page: 788153 Trashed: 1 | Page: 788234 Trashed: 1 | Page: 788235 Trashed: 2 | Page: 788236 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788319 Trashed: 1 | Page: 788321 Trashed: 1 | Page: 788402 Trashed: 1 | Page: 788403 Trashed: 1 | Page: 788404 Trashed: 1 | Page: 788405 Trashed: 1 | Page: 788486 Trashed: 1 | Page: 788487 Trashed: 2 | Page: 788488 Trashed: 1 | Page: 788489 Trashed: 1 | Page: 788570 Trashed: 1 | Page: 788571 Trashed: 1 | Page: 788572 Trashed: 1 | Page: 788654 Trashed: 1 | Page: 788655 Trashed: 2 | Page: 788656 Trashed: 1 | Total 67
Shader14: Page: 787145 Trashed: 1 | Page: 787146 Trashed: 1 | Page: 787147 Trashed: 1 | Page: 787229 Trashed: 1 | Page: 787230 Trashed: 1 | Page: 787231 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787313 Trashed: 1 | Page: 787314 Trashed: 1 | Page: 787315 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787398 Trashed: 1 | Page: 787399 Trashed: 1 | Page: 787400 Trashed: 1 | Page: 787481 Trashed: 1 | Page: 787482 Trashed: 1 | Page: 787483 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787566 Trashed: 1 | Page: 787567 Trashed: 1 | Page: 787568 Trashed: 1 | Page: 787650 Trashed: 1 | Page: 787651 Trashed: 1 | Page: 787652 Trashed: 1 | Page: 787734 Trashed: 1 | Page: 787735 Trashed: 1 | Page: 787736 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787818 Trashed: 1 | Page: 787819 Trashed: 1 | Page: 787820 Trashed: 1 | Page: 787902 Trashed: 1 | Page: 787903 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787986 Trashed: 1 | Page: 787987 Trashed: 1 | Page: 787988 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 788070 Trashed: 1 | Page: 788071 Trashed: 1 | Page: 788072 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788154 Trashed: 1 | Page: 788155 Trashed: 1 | Page: 788156 Trashed: 1 | Page: 788237 Trashed: 1 | Page: 788238 Trashed: 2 | Page: 788239 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788322 Trashed: 2 | Page: 788323 Trashed: 2 | Page: 788324 Trashed: 2 | Page: 788405 Trashed: 1 | Page: 788406 Trashed: 2 | Page: 788407 Trashed: 1 | Page: 788408 Trashed: 2 | Page: 788489 Trashed: 1 | Page: 788490 Trashed: 1 | Page: 788491 Trashed: 1 | Page: 788492 Trashed: 1 | Page: 788573 Trashed: 1 | Page: 788574 Trashed: 1 | Page: 788576 Trashed: 1 | Page: 788657 Trashed: 1 | Page: 788658 Trashed: 1 | Page: 788659 Trashed: 2 | Total 73
Shader15: Page: 787148 Trashed: 1 | Page: 787150 Trashed: 1 | Page: 787232 Trashed: 1 | Page: 787233 Trashed: 1 | Page: 787234 Trashed: 1 | Page: 787316 Trashed: 1 | Page: 787318 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787401 Trashed: 1 | Page: 787402 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787484 Trashed: 1 | Page: 787485 Trashed: 1 | Page: 787486 Trashed: 1 | Page: 787487 Trashed: 1 | Page: 787569 Trashed: 1 | Page: 787570 Trashed: 1 | Page: 787571 Trashed: 1 | Page: 787653 Trashed: 1 | Page: 787654 Trashed: 2 | Page: 787655 Trashed: 1 | Page: 787737 Trashed: 1 | Page: 787738 Trashed: 1 | Page: 787739 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787821 Trashed: 1 | Page: 787822 Trashed: 1 | Page: 787823 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787904 Trashed: 1 | Page: 787905 Trashed: 1 | Page: 787906 Trashed: 1 | Page: 787907 Trashed: 1 | Page: 787989 Trashed: 1 | Page: 787990 Trashed: 1 | Page: 788073 Trashed: 1 | Page: 788074 Trashed: 1 | Page: 788075 Trashed: 1 | Page: 788157 Trashed: 1 | Page: 788158 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788240 Trashed: 1 | Page: 788241 Trashed: 1 | Page: 788242 Trashed: 2 | Page: 788243 Trashed: 1 | Page: 788325 Trashed: 1 | Page: 788326 Trashed: 2 | Page: 788327 Trashed: 1 | Page: 788408 Trashed: 1 | Page: 788409 Trashed: 2 | Page: 788410 Trashed: 1 | Page: 788411 Trashed: 2 | Page: 788492 Trashed: 2 | Page: 788493 Trashed: 2 | Page: 788494 Trashed: 2 | Page: 788576 Trashed: 1 | Page: 788577 Trashed: 1 | Page: 788578 Trashed: 1 | Page: 788660 Trashed: 1 | Page: 788661 Trashed: 2 | Page: 788662 Trashed: 1 | Page: 788698 Trashed: 1 | Page: 788884 Trashed: 1 | Total 72
Shader16: Page: 787152 Trashed: 1 | Page: 787153 Trashed: 1 | Page: 787235 Trashed: 1 | Page: 787236 Trashed: 1 | Page: 787237 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787319 Trashed: 1 | Page: 787320 Trashed: 1 | Page: 787321 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787403 Trashed: 1 | Page: 787404 Trashed: 1 | Page: 787405 Trashed: 1 | Page: 787488 Trashed: 1 | Page: 787489 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787572 Trashed: 1 | Page: 787573 Trashed: 1 | Page: 787574 Trashed: 1 | Page: 787656 Trashed: 1 | Page: 787657 Trashed: 2 | Page: 787658 Trashed: 1 | Page: 787740 Trashed: 1 | Page: 787741 Trashed: 1 | Page: 787742 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787824 Trashed: 1 | Page: 787826 Trashed: 1 | Page: 787908 Trashed: 1 | Page: 787909 Trashed: 1 | Page: 787910 Trashed: 1 | Page: 787992 Trashed: 1 | Page: 787993 Trashed: 1 | Page: 787994 Trashed: 1 | Page: 788076 Trashed: 1 | Page: 788077 Trashed: 1 | Page: 788078 Trashed: 1 | Page: 788159 Trashed: 1 | Page: 788160 Trashed: 1 | Page: 788161 Trashed: 1 | Page: 788244 Trashed: 1 | Page: 788245 Trashed: 2 | Page: 788246 Trashed: 1 | Page: 788328 Trashed: 1 | Page: 788329 Trashed: 2 | Page: 788330 Trashed: 2 | Page: 788411 Trashed: 2 | Page: 788412 Trashed: 2 | Page: 788413 Trashed: 1 | Page: 788414 Trashed: 2 | Page: 788495 Trashed: 1 | Page: 788496 Trashed: 2 | Page: 788497 Trashed: 1 | Page: 788498 Trashed: 2 | Page: 788579 Trashed: 1 | Page: 788580 Trashed: 1 | Page: 788581 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788663 Trashed: 2 | Page: 788664 Trashed: 2 | Page: 788856 Trashed: 1 | Page: 788924 Trashed: 1 | Total 73
Shader17: Page: 787154 Trashed: 1 | Page: 787155 Trashed: 1 | Page: 787156 Trashed: 1 | Page: 787238 Trashed: 1 | Page: 787239 Trashed: 1 | Page: 787240 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787322 Trashed: 1 | Page: 787324 Trashed: 1 | Page: 787325 Trashed: 1 | Page: 787406 Trashed: 1 | Page: 787407 Trashed: 1 | Page: 787408 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787490 Trashed: 1 | Page: 787491 Trashed: 1 | Page: 787492 Trashed: 1 | Page: 787493 Trashed: 2 | Page: 787575 Trashed: 1 | Page: 787576 Trashed: 1 | Page: 787577 Trashed: 1 | Page: 787578 Trashed: 2 | Page: 787659 Trashed: 2 | Page: 787660 Trashed: 1 | Page: 787661 Trashed: 1 | Page: 787743 Trashed: 1 | Page: 787744 Trashed: 1 | Page: 787745 Trashed: 1 | Page: 787827 Trashed: 1 | Page: 787829 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787911 Trashed: 1 | Page: 787912 Trashed: 1 | Page: 787913 Trashed: 1 | Page: 787995 Trashed: 1 | Page: 787996 Trashed: 1 | Page: 787997 Trashed: 1 | Page: 788079 Trashed: 1 | Page: 788080 Trashed: 1 | Page: 788081 Trashed: 1 | Page: 788163 Trashed: 1 | Page: 788164 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788211 Trashed: 1 | Page: 788213 Trashed: 1 | Page: 788246 Trashed: 1 | Page: 788247 Trashed: 1 | Page: 788248 Trashed: 1 | Page: 788249 Trashed: 2 | Page: 788331 Trashed: 1 | Page: 788332 Trashed: 1 | Page: 788333 Trashed: 2 | Page: 788414 Trashed: 2 | Page: 788415 Trashed: 2 | Page: 788416 Trashed: 1 | Page: 788417 Trashed: 1 | Page: 788498 Trashed: 2 | Page: 788499 Trashed: 1 | Page: 788500 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788582 Trashed: 1 | Page: 788583 Trashed: 1 | Page: 788584 Trashed: 1 | Page: 788585 Trashed: 1 | Page: 788667 Trashed: 1 | Total 73
Shader18: Page: 787157 Trashed: 1 | Page: 787158 Trashed: 1 | Page: 787159 Trashed: 1 | Page: 787241 Trashed: 1 | Page: 787242 Trashed: 1 | Page: 787243 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787326 Trashed: 1 | Page: 787327 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787409 Trashed: 1 | Page: 787410 Trashed: 1 | Page: 787411 Trashed: 1 | Page: 787412 Trashed: 1 | Page: 787494 Trashed: 1 | Page: 787495 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787529 Trashed: 1 | Page: 787578 Trashed: 1 | Page: 787579 Trashed: 1 | Page: 787580 Trashed: 1 | Page: 787662 Trashed: 2 | Page: 787663 Trashed: 1 | Page: 787664 Trashed: 2 | Page: 787746 Trashed: 1 | Page: 787747 Trashed: 1 | Page: 787748 Trashed: 1 | Page: 787830 Trashed: 1 | Page: 787831 Trashed: 1 | Page: 787832 Trashed: 1 | Page: 787865 Trashed: 1 | Page: 787914 Trashed: 1 | Page: 787915 Trashed: 1 | Page: 787916 Trashed: 1 | Page: 787998 Trashed: 1 | Page: 787999 Trashed: 1 | Page: 788082 Trashed: 1 | Page: 788083 Trashed: 1 | Page: 788084 Trashed: 1 | Page: 788165 Trashed: 1 | Page: 788166 Trashed: 1 | Page: 788167 Trashed: 1 | Page: 788168 Trashed: 1 | Page: 788250 Trashed: 2 | Page: 788251 Trashed: 2 | Page: 788252 Trashed: 1 | Page: 788333 Trashed: 1 | Page: 788334 Trashed: 2 | Page: 788335 Trashed: 1 | Page: 788417 Trashed: 2 | Page: 788418 Trashed: 2 | Page: 788419 Trashed: 1 | Page: 788420 Trashed: 1 | Page: 788501 Trashed: 1 | Page: 788502 Trashed: 1 | Page: 788503 Trashed: 2 | Page: 788585 Trashed: 1 | Page: 788586 Trashed: 1 | Page: 788587 Trashed: 1 | Total 67
Shader19: Page: 787160 Trashed: 1 | Page: 787161 Trashed: 1 | Page: 787162 Trashed: 1 | Page: 787244 Trashed: 1 | Page: 787245 Trashed: 1 | Page: 787246 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787328 Trashed: 1 | Page: 787329 Trashed: 1 | Page: 787330 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787413 Trashed: 1 | Page: 787414 Trashed: 1 | Page: 787496 Trashed: 1 | Page: 787497 Trashed: 1 | Page: 787498 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787545 Trashed: 1 | Page: 787547 Trashed: 1 | Page: 787581 Trashed: 1 | Page: 787582 Trashed: 1 | Page: 787583 Trashed: 1 | Page: 787665 Trashed: 1 | Page: 787666 Trashed: 1 | Page: 787667 Trashed: 2 | Page: 787749 Trashed: 1 | Page: 787750 Trashed: 1 | Page: 787751 Trashed: 1 | Page: 787833 Trashed: 1 | Page: 787834 Trashed: 1 | Page: 787835 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787917 Trashed: 1 | Page: 787918 Trashed: 1 | Page: 787919 Trashed: 1 | Page: 788001 Trashed: 1 | Page: 788002 Trashed: 1 | Page: 788085 Trashed: 1 | Page: 788086 Trashed: 1 | Page: 788087 Trashed: 1 | Page: 788169 Trashed: 1 | Page: 788170 Trashed: 1 | Page: 788171 Trashed: 1 | Page: 788204 Trashed: 1 | Page: 788252 Trashed: 1 | Page: 788253 Trashed: 1 | Page: 788254 Trashed: 1 | Page: 788255 Trashed: 2 | Page: 788336 Trashed: 1 | Page: 788337 Trashed: 2 | Page: 788338 Trashed: 2 | Page: 788339 Trashed: 1 | Page: 788421 Trashed: 1 | Page: 788422 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788504 Trashed: 2 | Page: 788505 Trashed: 2 | Page: 788506 Trashed: 1 | Page: 788588 Trashed: 1 | Page: 788589 Trashed: 1 | Page: 788590 Trashed: 1 | Page: 788591 Trashed: 1 | Total 68
Shader20: Page: 787163 Trashed: 1 | Page: 787164 Trashed: 1 | Page: 787165 Trashed: 1 | Page: 787247 Trashed: 1 | Page: 787248 Trashed: 1 | Page: 787249 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787331 Trashed: 1 | Page: 787332 Trashed: 1 | Page: 787333 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787416 Trashed: 1 | Page: 787417 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787499 Trashed: 1 | Page: 787500 Trashed: 1 | Page: 787501 Trashed: 1 | Page: 787502 Trashed: 1 | Page: 787584 Trashed: 1 | Page: 787585 Trashed: 1 | Page: 787586 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787668 Trashed: 1 | Page: 787669 Trashed: 2 | Page: 787670 Trashed: 2 | Page: 787752 Trashed: 1 | Page: 787753 Trashed: 1 | Page: 787754 Trashed: 1 | Page: 787836 Trashed: 1 | Page: 787837 Trashed: 1 | Page: 787838 Trashed: 1 | Page: 787920 Trashed: 1 | Page: 787922 Trashed: 1 | Page: 788005 Trashed: 1 | Page: 788006 Trashed: 1 | Page: 788088 Trashed: 1 | Page: 788089 Trashed: 1 | Page: 788090 Trashed: 1 | Page: 788172 Trashed: 1 | Page: 788173 Trashed: 1 | Page: 788174 Trashed: 1 | Page: 788255 Trashed: 1 | Page: 788256 Trashed: 1 | Page: 788257 Trashed: 2 | Page: 788258 Trashed: 2 | Page: 788339 Trashed: 1 | Page: 788340 Trashed: 2 | Page: 788341 Trashed: 1 | Page: 788342 Trashed: 1 | Page: 788423 Trashed: 1 | Page: 788424 Trashed: 2 | Page: 788425 Trashed: 2 | Page: 788426 Trashed: 1 | Page: 788507 Trashed: 1 | Page: 788508 Trashed: 2 | Page: 788509 Trashed: 1 | Page: 788510 Trashed: 1 | Page: 788591 Trashed: 1 | Page: 788592 Trashed: 1 | Page: 788593 Trashed: 1 | Page: 788838 Trashed: 1 | Page: 788858 Trashed: 1 | Total 70
Shader21: Page: 787166 Trashed: 1 | Page: 787167 Trashed: 1 | Page: 787168 Trashed: 1 | Page: 787250 Trashed: 1 | Page: 787251 Trashed: 1 | Page: 787252 Trashed: 1 | Page: 787334 Trashed: 1 | Page: 787335 Trashed: 1 | Page: 787336 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787418 Trashed: 1 | Page: 787419 Trashed: 1 | Page: 787420 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787503 Trashed: 1 | Page: 787504 Trashed: 1 | Page: 787505 Trashed: 1 | Page: 787558 Trashed: 1 | Page: 787587 Trashed: 1 | Page: 787588 Trashed: 1 | Page: 787589 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787671 Trashed: 1 | Page: 787672 Trashed: 2 | Page: 787673 Trashed: 1 | Page: 787755 Trashed: 1 | Page: 787756 Trashed: 1 | Page: 787757 Trashed: 1 | Page: 787839 Trashed: 1 | Page: 787840 Trashed: 1 | Page: 787841 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787923 Trashed: 1 | Page: 787924 Trashed: 1 | Page: 787925 Trashed: 1 | Page: 788007 Trashed: 1 | Page: 788008 Trashed: 1 | Page: 788009 Trashed: 1 | Page: 788091 Trashed: 1 | Page: 788092 Trashed: 1 | Page: 788093 Trashed: 1 | Page: 788175 Trashed: 1 | Page: 788177 Trashed: 1 | Page: 788258 Trashed: 1 | Page: 788259 Trashed: 1 | Page: 788260 Trashed: 1 | Page: 788261 Trashed: 2 | Page: 788342 Trashed: 1 | Page: 788343 Trashed: 1 | Page: 788344 Trashed: 2 | Page: 788345 Trashed: 1 | Page: 788427 Trashed: 1 | Page: 788428 Trashed: 1 | Page: 788429 Trashed: 2 | Page: 788510 Trashed: 1 | Page: 788511 Trashed: 1 | Page: 788512 Trashed: 1 | Page: 788513 Trashed: 1 | Page: 788594 Trashed: 1 | Page: 788595 Trashed: 1 | Page: 788596 Trashed: 1 | Total 65
Shader22: Page: 787169 Trashed: 1 | Page: 787170 Trashed: 1 | Page: 787171 Trashed: 1 | Page: 787172 Trashed: 1 | Page: 787253 Trashed: 1 | Page: 787254 Trashed: 1 | Page: 787255 Trashed: 1 | Page: 787337 Trashed: 1 | Page: 787338 Trashed: 1 | Page: 787339 Trashed: 1 | Page: 787340 Trashed: 1 | Page: 787421 Trashed: 1 | Page: 787422 Trashed: 1 | Page: 787423 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787506 Trashed: 1 | Page: 787507 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787590 Trashed: 1 | Page: 787591 Trashed: 1 | Page: 787592 Trashed: 1 | Page: 787674 Trashed: 2 | Page: 787675 Trashed: 1 | Page: 787676 Trashed: 2 | Page: 787758 Trashed: 1 | Page: 787759 Trashed: 1 | Page: 787760 Trashed: 1 | Page: 787842 Trashed: 1 | Page: 787844 Trashed: 1 | Page: 787926 Trashed: 1 | Page: 787928 Trashed: 1 | Page: 788010 Trashed: 1 | Page: 788011 Trashed: 1 | Page: 788012 Trashed: 2 | Page: 788094 Trashed: 1 | Page: 788095 Trashed: 1 | Page: 788178 Trashed: 1 | Page: 788179 Trashed: 1 | Page: 788180 Trashed: 1 | Page: 788261 Trashed: 2 | Page: 788262 Trashed: 2 | Page: 788263 Trashed: 2 | Page: 788264 Trashed: 1 | Page: 788297 Trashed: 1 | Page: 788345 Trashed: 2 | Page: 788346 Trashed: 1 | Page: 788347 Trashed: 1 | Page: 788348 Trashed: 1 | Page: 788430 Trashed: 2 | Page: 788431 Trashed: 1 | Page: 788432 Trashed: 1 | Page: 788513 Trashed: 2 | Page: 788514 Trashed: 1 | Page: 788515 Trashed: 2 | Page: 788516 Trashed: 1 | Page: 788597 Trashed: 1 | Page: 788598 Trashed: 1 | Page: 788599 Trashed: 1 | Total 68
Shader23: Page: 787172 Trashed: 1 | Page: 787174 Trashed: 1 | Page: 787175 Trashed: 1 | Page: 787256 Trashed: 1 | Page: 787257 Trashed: 1 | Page: 787258 Trashed: 1 | Page: 787341 Trashed: 1 | Page: 787342 Trashed: 1 | Page: 787343 Trashed: 1 | Page: 787424 Trashed: 1 | Page: 787425 Trashed: 1 | Page: 787426 Trashed: 1 | Page: 787427 Trashed: 1 | Page: 787508 Trashed: 1 | Page: 787509 Trashed: 1 | Page: 787510 Trashed: 1 | Page: 787511 Trashed: 2 | Page: 787593 Trashed: 1 | Page: 787594 Trashed: 1 | Page: 787595 Trashed: 1 | Page: 787677 Trashed: 1 | Page: 787678 Trashed: 1 | Page: 787679 Trashed: 1 | Page: 787761 Trashed: 1 | Page: 787762 Trashed: 1 | Page: 787763 Trashed: 1 | Page: 787764 Trashed: 1 | Page: 787845 Trashed: 1 | Page: 787846 Trashed: 1 | Page: 787847 Trashed: 1 | Page: 787929 Trashed: 1 | Page: 787930 Trashed: 1 | Page: 787931 Trashed: 1 | Page: 788013 Trashed: 1 | Page: 788014 Trashed: 1 | Page: 788015 Trashed: 1 | Page: 788097 Trashed: 1 | Page: 788099 Trashed: 1 | Page: 788181 Trashed: 1 | Page: 788182 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788264 Trashed: 1 | Page: 788265 Trashed: 2 | Page: 788266 Trashed: 2 | Page: 788267 Trashed: 1 | Page: 788348 Trashed: 2 | Page: 788349 Trashed: 2 | Page: 788350 Trashed: 1 | Page: 788433 Trashed: 1 | Page: 788434 Trashed: 1 | Page: 788435 Trashed: 1 | Page: 788516 Trashed: 1 | Page: 788517 Trashed: 1 | Page: 788518 Trashed: 2 | Page: 788519 Trashed: 2 | Page: 788600 Trashed: 1 | Page: 788601 Trashed: 1 | Page: 788602 Trashed: 1 | Total 65
Shader24: Page: 787175 Trashed: 1 | Page: 787176 Trashed: 1 | Page: 787177 Trashed: 1 | Page: 787259 Trashed: 1 | Page: 787260 Trashed: 1 | Page: 787261 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787344 Trashed: 1 | Page: 787345 Trashed: 1 | Page: 787346 Trashed: 1 | Page: 787428 Trashed: 1 | Page: 787429 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787511 Trashed: 1 | Page: 787512 Trashed: 1 | Page: 787513 Trashed: 1 | Page: 787514 Trashed: 1 | Page: 787596 Trashed: 1 | Page: 787597 Trashed: 1 | Page: 787598 Trashed: 1 | Page: 787680 Trashed: 2 | Page: 787681 Trashed: 1 | Page: 787682 Trashed: 1 | Page: 787765 Trashed: 1 | Page: 787766 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787848 Trashed: 1 | Page: 787849 Trashed: 1 | Page: 787850 Trashed: 1 | Page: 787851 Trashed: 1 | Page: 787932 Trashed: 1 | Page: 787933 Trashed: 1 | Page: 787934 Trashed: 1 | Page: 788016 Trashed: 1 | Page: 788017 Trashed: 1 | Page: 788018 Trashed: 1 | Page: 788100 Trashed: 1 | Page: 788101 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788183 Trashed: 1 | Page: 788184 Trashed: 1 | Page: 788185 Trashed: 1 | Page: 788186 Trashed: 1 | Page: 788267 Trashed: 1 | Page: 788268 Trashed: 2 | Page: 788269 Trashed: 2 | Page: 788270 Trashed: 2 | Page: 788352 Trashed: 1 | Page: 788353 Trashed: 1 | Page: 788436 Trashed: 2 | Page: 788437 Trashed: 1 | Page: 788438 Trashed: 2 | Page: 788519 Trashed: 1 | Page: 788520 Trashed: 2 | Page: 788521 Trashed: 1 | Page: 788603 Trashed: 1 | Page: 788604 Trashed: 1 | Page: 788605 Trashed: 1 | Total 65
Shader25: Page: 787178 Trashed: 1 | Page: 787179 Trashed: 1 | Page: 787180 Trashed: 1 | Page: 787262 Trashed: 1 | Page: 787263 Trashed: 1 | Page: 787264 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787347 Trashed: 1 | Page: 787348 Trashed: 1 | Page: 787349 Trashed: 1 | Page: 787430 Trashed: 1 | Page: 787431 Trashed: 1 | Page: 787432 Trashed: 1 | Page: 787433 Trashed: 1 | Page: 787515 Trashed: 1 | Page: 787516 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787599 Trashed: 1 | Page: 787600 Trashed: 1 | Page: 787601 Trashed: 1 | Page: 787683 Trashed: 1 | Page: 787684 Trashed: 2 | Page: 787685 Trashed: 1 | Page: 787686 Trashed: 1 | Page: 787767 Trashed: 1 | Page: 787768 Trashed: 1 | Page: 787769 Trashed: 1 | Page: 787852 Trashed: 1 | Page: 787853 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787935 Trashed: 1 | Page: 787936 Trashed: 1 | Page: 787937 Trashed: 1 | Page: 788020 Trashed: 1 | Page: 788021 Trashed: 1 | Page: 788102 Trashed: 1 | Page: 788103 Trashed: 1 | Page: 788104 Trashed: 1 | Page: 788105 Trashed: 1 | Page: 788187 Trashed: 1 | Page: 788188 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788270 Trashed: 1 | Page: 788271 Trashed: 2 | Page: 788272 Trashed: 2 | Page: 788273 Trashed: 1 | Page: 788354 Trashed: 1 | Page: 788355 Trashed: 1 | Page: 788356 Trashed: 2 | Page: 788357 Trashed: 1 | Page: 788438 Trashed: 1 | Page: 788439 Trashed: 1 | Page: 788440 Trashed: 2 | Page: 788441 Trashed: 1 | Page: 788522 Trashed: 2 | Page: 788523 Trashed: 2 | Page: 788524 Trashed: 2 | Page: 788525 Trashed: 2 | Page: 788606 Trashed: 1 | Page: 788607 Trashed: 1 | Page: 788608 Trashed: 1 | Total 70
Shader26: Page: 787181 Trashed: 1 | Page: 787182 Trashed: 1 | Page: 787183 Trashed: 1 | Page: 787184 Trashed: 1 | Page: 787265 Trashed: 1 | Page: 787266 Trashed: 1 | Page: 787267 Trashed: 1 | Page: 787268 Trashed: 1 | Page: 787350 Trashed: 1 | Page: 787351 Trashed: 1 | Page: 787434 Trashed: 1 | Page: 787435 Trashed: 1 | Page: 787436 Trashed: 1 | Page: 787517 Trashed: 1 | Page: 787518 Trashed: 1 | Page: 787519 Trashed: 1 | Page: 787520 Trashed: 1 | Page: 787602 Trashed: 1 | Page: 787603 Trashed: 1 | Page: 787604 Trashed: 1 | Page: 787686 Trashed: 2 | Page: 787687 Trashed: 2 | Page: 787688 Trashed: 1 | Page: 787770 Trashed: 1 | Page: 787771 Trashed: 1 | Page: 787772 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787854 Trashed: 1 | Page: 787855 Trashed: 1 | Page: 787856 Trashed: 1 | Page: 787938 Trashed: 1 | Page: 787939 Trashed: 1 | Page: 787940 Trashed: 1 | Page: 788022 Trashed: 1 | Page: 788023 Trashed: 1 | Page: 788024 Trashed: 1 | Page: 788106 Trashed: 1 | Page: 788107 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788189 Trashed: 1 | Page: 788190 Trashed: 1 | Page: 788191 Trashed: 1 | Page: 788192 Trashed: 1 | Page: 788273 Trashed: 1 | Page: 788274 Trashed: 2 | Page: 788275 Trashed: 1 | Page: 788276 Trashed: 1 | Page: 788357 Trashed: 1 | Page: 788358 Trashed: 1 | Page: 788359 Trashed: 1 | Page: 788360 Trashed: 2 | Page: 788441 Trashed: 1 | Page: 788442 Trashed: 2 | Page: 788443 Trashed: 2 | Page: 788444 Trashed: 2 | Page: 788526 Trashed: 2 | Page: 788527 Trashed: 2 | Page: 788528 Trashed: 1 | Page: 788609 Trashed: 1 | Page: 788610 Trashed: 1 | Total 69
Shader27: Page: 787184 Trashed: 1 | Page: 787185 Trashed: 1 | Page: 787186 Trashed: 1 | Page: 787187 Trashed: 1 | Page: 787269 Trashed: 1 | Page: 787270 Trashed: 1 | Page: 787271 Trashed: 1 | Page: 787354 Trashed: 1 | Page: 787355 Trashed: 1 | Page: 787437 Trashed: 1 | Page: 787438 Trashed: 1 | Page: 787439 Trashed: 1 | Page: 787521 Trashed: 1 | Page: 787522 Trashed: 1 | Page: 787523 Trashed: 1 | Page: 787605 Trashed: 1 | Page: 787606 Trashed: 1 | Page: 787607 Trashed: 1 | Page: 787608 Trashed: 2 | Page: 787660 Trashed: 1 | Page: 787689 Trashed: 1 | Page: 787690 Trashed: 2 | Page: 787691 Trashed: 1 | Page: 787773 Trashed: 1 | Page: 787774 Trashed: 1 | Page: 787775 Trashed: 1 | Page: 787857 Trashed: 1 | Page: 787858 Trashed: 1 | Page: 787859 Trashed: 1 | Page: 787941 Trashed: 1 | Page: 787942 Trashed: 1 | Page: 788025 Trashed: 1 | Page: 788026 Trashed: 1 | Page: 788027 Trashed: 1 | Page: 788108 Trashed: 1 | Page: 788109 Trashed: 1 | Page: 788110 Trashed: 1 | Page: 788111 Trashed: 1 | Page: 788193 Trashed: 1 | Page: 788194 Trashed: 1 | Page: 788195 Trashed: 1 | Page: 788276 Trashed: 2 | Page: 788277 Trashed: 1 | Page: 788278 Trashed: 2 | Page: 788279 Trashed: 2 | Page: 788360 Trashed: 2 | Page: 788361 Trashed: 2 | Page: 788362 Trashed: 2 | Page: 788444 Trashed: 1 | Page: 788446 Trashed: 2 | Page: 788528 Trashed: 1 | Page: 788529 Trashed: 2 | Page: 788530 Trashed: 1 | Page: 788531 Trashed: 1 | Page: 788612 Trashed: 1 | Page: 788613 Trashed: 1 | Page: 788614 Trashed: 1 | Total 67
Tlb_tot_thrash: 1960
========================================Page fault statistics==============================
Shader0: Page_table_access:7004 Page_hit: 3542 Page_miss: 3462 Page_hit_rate: 0.505711
Shader1: Page_table_access:7007 Page_hit: 3560 Page_miss: 3447 Page_hit_rate: 0.508063
Shader2: Page_table_access:6970 Page_hit: 3429 Page_miss: 3541 Page_hit_rate: 0.491966
Shader3: Page_table_access:7039 Page_hit: 3457 Page_miss: 3582 Page_hit_rate: 0.491121
Shader4: Page_table_access:6985 Page_hit: 3333 Page_miss: 3652 Page_hit_rate: 0.477165
Shader5: Page_table_access:7162 Page_hit: 3379 Page_miss: 3783 Page_hit_rate: 0.471796
Shader6: Page_table_access:7017 Page_hit: 3333 Page_miss: 3684 Page_hit_rate: 0.474989
Shader7: Page_table_access:7040 Page_hit: 3455 Page_miss: 3585 Page_hit_rate: 0.490767
Shader8: Page_table_access:6971 Page_hit: 3374 Page_miss: 3597 Page_hit_rate: 0.484005
Shader9: Page_table_access:6950 Page_hit: 3440 Page_miss: 3510 Page_hit_rate: 0.494964
Shader10: Page_table_access:6916 Page_hit: 3352 Page_miss: 3564 Page_hit_rate: 0.484673
Shader11: Page_table_access:7028 Page_hit: 3420 Page_miss: 3608 Page_hit_rate: 0.486625
Shader12: Page_table_access:6900 Page_hit: 3244 Page_miss: 3656 Page_hit_rate: 0.470145
Shader13: Page_table_access:7008 Page_hit: 3263 Page_miss: 3745 Page_hit_rate: 0.465611
Shader14: Page_table_access:7219 Page_hit: 3477 Page_miss: 3742 Page_hit_rate: 0.481646
Shader15: Page_table_access:7017 Page_hit: 3316 Page_miss: 3701 Page_hit_rate: 0.472567
Shader16: Page_table_access:7169 Page_hit: 3402 Page_miss: 3767 Page_hit_rate: 0.474543
Shader17: Page_table_access:6924 Page_hit: 3080 Page_miss: 3844 Page_hit_rate: 0.444830
Shader18: Page_table_access:7002 Page_hit: 3426 Page_miss: 3576 Page_hit_rate: 0.489289
Shader19: Page_table_access:6999 Page_hit: 3438 Page_miss: 3561 Page_hit_rate: 0.491213
Shader20: Page_table_access:7124 Page_hit: 3837 Page_miss: 3287 Page_hit_rate: 0.538602
Shader21: Page_table_access:7354 Page_hit: 4032 Page_miss: 3322 Page_hit_rate: 0.548273
Shader22: Page_table_access:7261 Page_hit: 3983 Page_miss: 3278 Page_hit_rate: 0.548547
Shader23: Page_table_access:7275 Page_hit: 3975 Page_miss: 3300 Page_hit_rate: 0.546392
Shader24: Page_table_access:7300 Page_hit: 3959 Page_miss: 3341 Page_hit_rate: 0.542329
Shader25: Page_table_access:7474 Page_hit: 3993 Page_miss: 3481 Page_hit_rate: 0.534252
Shader26: Page_table_access:7354 Page_hit: 3780 Page_miss: 3574 Page_hit_rate: 0.514006
Shader27: Page_table_access:7113 Page_hit: 3405 Page_miss: 3708 Page_hit_rate: 0.478701
Page_table_tot_access: 198582 Page_tot_hit: 98684, Page_tot_miss 99898, Page_tot_hit_rate: 0.496943 Page_tot_fault: 188 Page_tot_pending: 99710
Total_memory_access_page_fault: 188, Average_latency: 10369893.000000
========================================Page thrashing statistics==============================
Page_validate: 13040 Page_evict_dirty: 256 Page_evict_not_dirty: 11264
Page: 787136 Thrashed: 7
Page: 787137 Thrashed: 7
Page: 787138 Thrashed: 7
Page: 787139 Thrashed: 7
Page: 787140 Thrashed: 7
Page: 787141 Thrashed: 7
Page: 787142 Thrashed: 7
Page: 787143 Thrashed: 7
Page: 787144 Thrashed: 7
Page: 787145 Thrashed: 7
Page: 787146 Thrashed: 7
Page: 787147 Thrashed: 7
Page: 787148 Thrashed: 7
Page: 787149 Thrashed: 7
Page: 787150 Thrashed: 7
Page: 787151 Thrashed: 7
Page: 787152 Thrashed: 7
Page: 787153 Thrashed: 7
Page: 787154 Thrashed: 7
Page: 787155 Thrashed: 7
Page: 787156 Thrashed: 7
Page: 787157 Thrashed: 7
Page: 787158 Thrashed: 7
Page: 787159 Thrashed: 7
Page: 787160 Thrashed: 7
Page: 787161 Thrashed: 7
Page: 787162 Thrashed: 7
Page: 787163 Thrashed: 7
Page: 787164 Thrashed: 7
Page: 787165 Thrashed: 7
Page: 787166 Thrashed: 7
Page: 787167 Thrashed: 7
Page: 787168 Thrashed: 7
Page: 787169 Thrashed: 7
Page: 787170 Thrashed: 7
Page: 787171 Thrashed: 7
Page: 787172 Thrashed: 7
Page: 787173 Thrashed: 7
Page: 787174 Thrashed: 7
Page: 787175 Thrashed: 7
Page: 787176 Thrashed: 7
Page: 787177 Thrashed: 7
Page: 787178 Thrashed: 7
Page: 787179 Thrashed: 7
Page: 787180 Thrashed: 7
Page: 787181 Thrashed: 7
Page: 787182 Thrashed: 7
Page: 787183 Thrashed: 7
Page: 787184 Thrashed: 7
Page: 787185 Thrashed: 7
Page: 787186 Thrashed: 7
Page: 787187 Thrashed: 7
Page: 787188 Thrashed: 7
Page: 787189 Thrashed: 7
Page: 787190 Thrashed: 7
Page: 787191 Thrashed: 7
Page: 787192 Thrashed: 7
Page: 787193 Thrashed: 7
Page: 787194 Thrashed: 7
Page: 787195 Thrashed: 7
Page: 787196 Thrashed: 7
Page: 787197 Thrashed: 7
Page: 787198 Thrashed: 7
Page: 787199 Thrashed: 7
Page: 787200 Thrashed: 7
Page: 787201 Thrashed: 7
Page: 787202 Thrashed: 7
Page: 787203 Thrashed: 7
Page: 787204 Thrashed: 7
Page: 787205 Thrashed: 7
Page: 787206 Thrashed: 7
Page: 787207 Thrashed: 7
Page: 787208 Thrashed: 7
Page: 787209 Thrashed: 7
Page: 787210 Thrashed: 7
Page: 787211 Thrashed: 7
Page: 787212 Thrashed: 7
Page: 787213 Thrashed: 7
Page: 787214 Thrashed: 7
Page: 787215 Thrashed: 7
Page: 787216 Thrashed: 7
Page: 787217 Thrashed: 7
Page: 787218 Thrashed: 7
Page: 787219 Thrashed: 7
Page: 787220 Thrashed: 7
Page: 787221 Thrashed: 7
Page: 787222 Thrashed: 7
Page: 787223 Thrashed: 7
Page: 787224 Thrashed: 7
Page: 787225 Thrashed: 7
Page: 787226 Thrashed: 7
Page: 787227 Thrashed: 7
Page: 787228 Thrashed: 7
Page: 787229 Thrashed: 7
Page: 787230 Thrashed: 7
Page: 787231 Thrashed: 7
Page: 787232 Thrashed: 7
Page: 787233 Thrashed: 7
Page: 787234 Thrashed: 7
Page: 787235 Thrashed: 7
Page: 787236 Thrashed: 7
Page: 787237 Thrashed: 7
Page: 787238 Thrashed: 7
Page: 787239 Thrashed: 7
Page: 787240 Thrashed: 7
Page: 787241 Thrashed: 7
Page: 787242 Thrashed: 7
Page: 787243 Thrashed: 7
Page: 787244 Thrashed: 7
Page: 787245 Thrashed: 7
Page: 787246 Thrashed: 7
Page: 787247 Thrashed: 7
Page: 787248 Thrashed: 7
Page: 787249 Thrashed: 7
Page: 787250 Thrashed: 7
Page: 787251 Thrashed: 7
Page: 787252 Thrashed: 7
Page: 787253 Thrashed: 7
Page: 787254 Thrashed: 7
Page: 787255 Thrashed: 7
Page: 787256 Thrashed: 7
Page: 787257 Thrashed: 7
Page: 787258 Thrashed: 7
Page: 787259 Thrashed: 7
Page: 787260 Thrashed: 7
Page: 787261 Thrashed: 7
Page: 787262 Thrashed: 7
Page: 787263 Thrashed: 7
Page: 787264 Thrashed: 7
Page: 787265 Thrashed: 7
Page: 787266 Thrashed: 7
Page: 787267 Thrashed: 7
Page: 787268 Thrashed: 7
Page: 787269 Thrashed: 7
Page: 787270 Thrashed: 7
Page: 787271 Thrashed: 7
Page: 787272 Thrashed: 7
Page: 787273 Thrashed: 7
Page: 787274 Thrashed: 7
Page: 787275 Thrashed: 7
Page: 787276 Thrashed: 7
Page: 787277 Thrashed: 7
Page: 787278 Thrashed: 7
Page: 787279 Thrashed: 7
Page: 787280 Thrashed: 7
Page: 787281 Thrashed: 7
Page: 787282 Thrashed: 7
Page: 787283 Thrashed: 7
Page: 787284 Thrashed: 7
Page: 787285 Thrashed: 7
Page: 787286 Thrashed: 7
Page: 787287 Thrashed: 7
Page: 787288 Thrashed: 7
Page: 787289 Thrashed: 7
Page: 787290 Thrashed: 7
Page: 787291 Thrashed: 7
Page: 787292 Thrashed: 7
Page: 787293 Thrashed: 7
Page: 787294 Thrashed: 7
Page: 787295 Thrashed: 7
Page: 787296 Thrashed: 8
Page: 787297 Thrashed: 8
Page: 787298 Thrashed: 8
Page: 787299 Thrashed: 8
Page: 787300 Thrashed: 8
Page: 787301 Thrashed: 8
Page: 787302 Thrashed: 8
Page: 787303 Thrashed: 8
Page: 787304 Thrashed: 8
Page: 787305 Thrashed: 8
Page: 787306 Thrashed: 8
Page: 787307 Thrashed: 8
Page: 787308 Thrashed: 8
Page: 787309 Thrashed: 8
Page: 787310 Thrashed: 8
Page: 787311 Thrashed: 8
Page: 787312 Thrashed: 7
Page: 787313 Thrashed: 7
Page: 787314 Thrashed: 7
Page: 787315 Thrashed: 7
Page: 787316 Thrashed: 7
Page: 787317 Thrashed: 7
Page: 787318 Thrashed: 7
Page: 787319 Thrashed: 7
Page: 787320 Thrashed: 7
Page: 787321 Thrashed: 7
Page: 787322 Thrashed: 7
Page: 787323 Thrashed: 7
Page: 787324 Thrashed: 7
Page: 787325 Thrashed: 7
Page: 787326 Thrashed: 7
Page: 787327 Thrashed: 7
Page: 787328 Thrashed: 8
Page: 787329 Thrashed: 8
Page: 787330 Thrashed: 8
Page: 787331 Thrashed: 8
Page: 787332 Thrashed: 8
Page: 787333 Thrashed: 8
Page: 787334 Thrashed: 8
Page: 787335 Thrashed: 8
Page: 787336 Thrashed: 8
Page: 787337 Thrashed: 8
Page: 787338 Thrashed: 8
Page: 787339 Thrashed: 8
Page: 787340 Thrashed: 8
Page: 787341 Thrashed: 8
Page: 787342 Thrashed: 8
Page: 787343 Thrashed: 8
Page: 787344 Thrashed: 7
Page: 787345 Thrashed: 7
Page: 787346 Thrashed: 7
Page: 787347 Thrashed: 7
Page: 787348 Thrashed: 7
Page: 787349 Thrashed: 7
Page: 787350 Thrashed: 7
Page: 787351 Thrashed: 7
Page: 787352 Thrashed: 7
Page: 787353 Thrashed: 7
Page: 787354 Thrashed: 7
Page: 787355 Thrashed: 7
Page: 787356 Thrashed: 7
Page: 787357 Thrashed: 7
Page: 787358 Thrashed: 7
Page: 787359 Thrashed: 7
Page: 787360 Thrashed: 7
Page: 787361 Thrashed: 7
Page: 787362 Thrashed: 7
Page: 787363 Thrashed: 7
Page: 787364 Thrashed: 7
Page: 787365 Thrashed: 7
Page: 787366 Thrashed: 7
Page: 787367 Thrashed: 7
Page: 787368 Thrashed: 7
Page: 787369 Thrashed: 7
Page: 787370 Thrashed: 7
Page: 787371 Thrashed: 7
Page: 787372 Thrashed: 7
Page: 787373 Thrashed: 7
Page: 787374 Thrashed: 7
Page: 787375 Thrashed: 7
Page: 787376 Thrashed: 7
Page: 787377 Thrashed: 7
Page: 787378 Thrashed: 7
Page: 787379 Thrashed: 7
Page: 787380 Thrashed: 7
Page: 787381 Thrashed: 7
Page: 787382 Thrashed: 7
Page: 787383 Thrashed: 7
Page: 787384 Thrashed: 7
Page: 787385 Thrashed: 7
Page: 787386 Thrashed: 7
Page: 787387 Thrashed: 7
Page: 787388 Thrashed: 7
Page: 787389 Thrashed: 7
Page: 787390 Thrashed: 7
Page: 787391 Thrashed: 7
Page: 787392 Thrashed: 7
Page: 787393 Thrashed: 7
Page: 787394 Thrashed: 7
Page: 787395 Thrashed: 7
Page: 787396 Thrashed: 7
Page: 787397 Thrashed: 7
Page: 787398 Thrashed: 7
Page: 787399 Thrashed: 7
Page: 787400 Thrashed: 7
Page: 787401 Thrashed: 7
Page: 787402 Thrashed: 7
Page: 787403 Thrashed: 7
Page: 787404 Thrashed: 7
Page: 787405 Thrashed: 7
Page: 787406 Thrashed: 7
Page: 787407 Thrashed: 7
Page: 787408 Thrashed: 7
Page: 787409 Thrashed: 7
Page: 787410 Thrashed: 7
Page: 787411 Thrashed: 7
Page: 787412 Thrashed: 7
Page: 787413 Thrashed: 7
Page: 787414 Thrashed: 7
Page: 787415 Thrashed: 7
Page: 787416 Thrashed: 7
Page: 787417 Thrashed: 7
Page: 787418 Thrashed: 7
Page: 787419 Thrashed: 7
Page: 787420 Thrashed: 7
Page: 787421 Thrashed: 7
Page: 787422 Thrashed: 7
Page: 787423 Thrashed: 7
Page: 787424 Thrashed: 7
Page: 787425 Thrashed: 7
Page: 787426 Thrashed: 7
Page: 787427 Thrashed: 7
Page: 787428 Thrashed: 7
Page: 787429 Thrashed: 7
Page: 787430 Thrashed: 7
Page: 787431 Thrashed: 7
Page: 787432 Thrashed: 7
Page: 787433 Thrashed: 7
Page: 787434 Thrashed: 7
Page: 787435 Thrashed: 7
Page: 787436 Thrashed: 7
Page: 787437 Thrashed: 7
Page: 787438 Thrashed: 7
Page: 787439 Thrashed: 7
Page: 787440 Thrashed: 7
Page: 787441 Thrashed: 7
Page: 787442 Thrashed: 7
Page: 787443 Thrashed: 7
Page: 787444 Thrashed: 7
Page: 787445 Thrashed: 7
Page: 787446 Thrashed: 7
Page: 787447 Thrashed: 7
Page: 787448 Thrashed: 7
Page: 787449 Thrashed: 7
Page: 787450 Thrashed: 7
Page: 787451 Thrashed: 7
Page: 787452 Thrashed: 7
Page: 787453 Thrashed: 7
Page: 787454 Thrashed: 7
Page: 787455 Thrashed: 7
Page: 787456 Thrashed: 7
Page: 787457 Thrashed: 7
Page: 787458 Thrashed: 7
Page: 787459 Thrashed: 7
Page: 787460 Thrashed: 7
Page: 787461 Thrashed: 7
Page: 787462 Thrashed: 7
Page: 787463 Thrashed: 7
Page: 787464 Thrashed: 7
Page: 787465 Thrashed: 7
Page: 787466 Thrashed: 7
Page: 787467 Thrashed: 7
Page: 787468 Thrashed: 7
Page: 787469 Thrashed: 7
Page: 787470 Thrashed: 7
Page: 787471 Thrashed: 7
Page: 787472 Thrashed: 7
Page: 787473 Thrashed: 7
Page: 787474 Thrashed: 7
Page: 787475 Thrashed: 7
Page: 787476 Thrashed: 7
Page: 787477 Thrashed: 7
Page: 787478 Thrashed: 7
Page: 787479 Thrashed: 7
Page: 787480 Thrashed: 7
Page: 787481 Thrashed: 7
Page: 787482 Thrashed: 7
Page: 787483 Thrashed: 7
Page: 787484 Thrashed: 7
Page: 787485 Thrashed: 7
Page: 787486 Thrashed: 7
Page: 787487 Thrashed: 7
Page: 787488 Thrashed: 7
Page: 787489 Thrashed: 7
Page: 787490 Thrashed: 7
Page: 787491 Thrashed: 7
Page: 787492 Thrashed: 7
Page: 787493 Thrashed: 7
Page: 787494 Thrashed: 7
Page: 787495 Thrashed: 7
Page: 787496 Thrashed: 7
Page: 787497 Thrashed: 7
Page: 787498 Thrashed: 7
Page: 787499 Thrashed: 7
Page: 787500 Thrashed: 7
Page: 787501 Thrashed: 7
Page: 787502 Thrashed: 7
Page: 787503 Thrashed: 7
Page: 787504 Thrashed: 7
Page: 787505 Thrashed: 7
Page: 787506 Thrashed: 7
Page: 787507 Thrashed: 7
Page: 787508 Thrashed: 7
Page: 787509 Thrashed: 7
Page: 787510 Thrashed: 7
Page: 787511 Thrashed: 7
Page: 787512 Thrashed: 7
Page: 787513 Thrashed: 7
Page: 787514 Thrashed: 7
Page: 787515 Thrashed: 7
Page: 787516 Thrashed: 7
Page: 787517 Thrashed: 7
Page: 787518 Thrashed: 7
Page: 787519 Thrashed: 7
Page: 787520 Thrashed: 7
Page: 787521 Thrashed: 7
Page: 787522 Thrashed: 7
Page: 787523 Thrashed: 7
Page: 787524 Thrashed: 7
Page: 787525 Thrashed: 7
Page: 787526 Thrashed: 7
Page: 787527 Thrashed: 7
Page: 787528 Thrashed: 7
Page: 787529 Thrashed: 7
Page: 787530 Thrashed: 7
Page: 787531 Thrashed: 7
Page: 787532 Thrashed: 7
Page: 787533 Thrashed: 7
Page: 787534 Thrashed: 7
Page: 787535 Thrashed: 7
Page: 787536 Thrashed: 7
Page: 787537 Thrashed: 7
Page: 787538 Thrashed: 7
Page: 787539 Thrashed: 7
Page: 787540 Thrashed: 7
Page: 787541 Thrashed: 7
Page: 787542 Thrashed: 7
Page: 787543 Thrashed: 7
Page: 787544 Thrashed: 7
Page: 787545 Thrashed: 7
Page: 787546 Thrashed: 7
Page: 787547 Thrashed: 7
Page: 787548 Thrashed: 7
Page: 787549 Thrashed: 7
Page: 787550 Thrashed: 7
Page: 787551 Thrashed: 7
Page: 787552 Thrashed: 7
Page: 787553 Thrashed: 7
Page: 787554 Thrashed: 7
Page: 787555 Thrashed: 7
Page: 787556 Thrashed: 7
Page: 787557 Thrashed: 7
Page: 787558 Thrashed: 7
Page: 787559 Thrashed: 7
Page: 787560 Thrashed: 7
Page: 787561 Thrashed: 7
Page: 787562 Thrashed: 7
Page: 787563 Thrashed: 7
Page: 787564 Thrashed: 7
Page: 787565 Thrashed: 7
Page: 787566 Thrashed: 7
Page: 787567 Thrashed: 7
Page: 787568 Thrashed: 7
Page: 787569 Thrashed: 7
Page: 787570 Thrashed: 7
Page: 787571 Thrashed: 7
Page: 787572 Thrashed: 7
Page: 787573 Thrashed: 7
Page: 787574 Thrashed: 7
Page: 787575 Thrashed: 7
Page: 787576 Thrashed: 7
Page: 787577 Thrashed: 7
Page: 787578 Thrashed: 7
Page: 787579 Thrashed: 7
Page: 787580 Thrashed: 7
Page: 787581 Thrashed: 7
Page: 787582 Thrashed: 7
Page: 787583 Thrashed: 7
Page: 787584 Thrashed: 7
Page: 787585 Thrashed: 7
Page: 787586 Thrashed: 7
Page: 787587 Thrashed: 7
Page: 787588 Thrashed: 7
Page: 787589 Thrashed: 7
Page: 787590 Thrashed: 7
Page: 787591 Thrashed: 7
Page: 787592 Thrashed: 7
Page: 787593 Thrashed: 7
Page: 787594 Thrashed: 7
Page: 787595 Thrashed: 7
Page: 787596 Thrashed: 7
Page: 787597 Thrashed: 7
Page: 787598 Thrashed: 7
Page: 787599 Thrashed: 7
Page: 787600 Thrashed: 7
Page: 787601 Thrashed: 7
Page: 787602 Thrashed: 7
Page: 787603 Thrashed: 7
Page: 787604 Thrashed: 7
Page: 787605 Thrashed: 7
Page: 787606 Thrashed: 7
Page: 787607 Thrashed: 7
Page: 787608 Thrashed: 7
Page: 787609 Thrashed: 7
Page: 787610 Thrashed: 7
Page: 787611 Thrashed: 7
Page: 787612 Thrashed: 7
Page: 787613 Thrashed: 7
Page: 787614 Thrashed: 7
Page: 787615 Thrashed: 7
Page: 787616 Thrashed: 7
Page: 787617 Thrashed: 7
Page: 787618 Thrashed: 7
Page: 787619 Thrashed: 7
Page: 787620 Thrashed: 7
Page: 787621 Thrashed: 7
Page: 787622 Thrashed: 7
Page: 787623 Thrashed: 7
Page: 787624 Thrashed: 7
Page: 787625 Thrashed: 7
Page: 787626 Thrashed: 7
Page: 787627 Thrashed: 7
Page: 787628 Thrashed: 7
Page: 787629 Thrashed: 7
Page: 787630 Thrashed: 7
Page: 787631 Thrashed: 7
Page: 787632 Thrashed: 7
Page: 787633 Thrashed: 7
Page: 787634 Thrashed: 7
Page: 787635 Thrashed: 7
Page: 787636 Thrashed: 7
Page: 787637 Thrashed: 7
Page: 787638 Thrashed: 7
Page: 787639 Thrashed: 7
Page: 787640 Thrashed: 7
Page: 787641 Thrashed: 7
Page: 787642 Thrashed: 7
Page: 787643 Thrashed: 7
Page: 787644 Thrashed: 7
Page: 787645 Thrashed: 7
Page: 787646 Thrashed: 7
Page: 787647 Thrashed: 7
Page: 787648 Thrashed: 6
Page: 787649 Thrashed: 6
Page: 787650 Thrashed: 6
Page: 787651 Thrashed: 6
Page: 787652 Thrashed: 6
Page: 787653 Thrashed: 6
Page: 787654 Thrashed: 6
Page: 787655 Thrashed: 6
Page: 787656 Thrashed: 6
Page: 787657 Thrashed: 6
Page: 787658 Thrashed: 6
Page: 787659 Thrashed: 6
Page: 787660 Thrashed: 6
Page: 787661 Thrashed: 6
Page: 787662 Thrashed: 6
Page: 787663 Thrashed: 6
Page: 787664 Thrashed: 6
Page: 787665 Thrashed: 6
Page: 787666 Thrashed: 6
Page: 787667 Thrashed: 6
Page: 787668 Thrashed: 6
Page: 787669 Thrashed: 6
Page: 787670 Thrashed: 6
Page: 787671 Thrashed: 6
Page: 787672 Thrashed: 6
Page: 787673 Thrashed: 6
Page: 787674 Thrashed: 6
Page: 787675 Thrashed: 6
Page: 787676 Thrashed: 6
Page: 787677 Thrashed: 6
Page: 787678 Thrashed: 6
Page: 787679 Thrashed: 6
Page: 787680 Thrashed: 6
Page: 787681 Thrashed: 6
Page: 787682 Thrashed: 6
Page: 787683 Thrashed: 6
Page: 787684 Thrashed: 6
Page: 787685 Thrashed: 6
Page: 787686 Thrashed: 6
Page: 787687 Thrashed: 6
Page: 787688 Thrashed: 6
Page: 787689 Thrashed: 6
Page: 787690 Thrashed: 6
Page: 787691 Thrashed: 6
Page: 787692 Thrashed: 6
Page: 787693 Thrashed: 6
Page: 787694 Thrashed: 6
Page: 787695 Thrashed: 6
Page: 787696 Thrashed: 6
Page: 787697 Thrashed: 6
Page: 787698 Thrashed: 6
Page: 787699 Thrashed: 6
Page: 787700 Thrashed: 6
Page: 787701 Thrashed: 6
Page: 787702 Thrashed: 6
Page: 787703 Thrashed: 6
Page: 787704 Thrashed: 6
Page: 787705 Thrashed: 6
Page: 787706 Thrashed: 6
Page: 787707 Thrashed: 6
Page: 787708 Thrashed: 6
Page: 787709 Thrashed: 6
Page: 787710 Thrashed: 6
Page: 787711 Thrashed: 6
Page: 787712 Thrashed: 6
Page: 787713 Thrashed: 6
Page: 787714 Thrashed: 6
Page: 787715 Thrashed: 6
Page: 787716 Thrashed: 6
Page: 787717 Thrashed: 6
Page: 787718 Thrashed: 6
Page: 787719 Thrashed: 6
Page: 787720 Thrashed: 6
Page: 787721 Thrashed: 6
Page: 787722 Thrashed: 6
Page: 787723 Thrashed: 6
Page: 787724 Thrashed: 6
Page: 787725 Thrashed: 6
Page: 787726 Thrashed: 6
Page: 787727 Thrashed: 6
Page: 787728 Thrashed: 6
Page: 787729 Thrashed: 6
Page: 787730 Thrashed: 6
Page: 787731 Thrashed: 6
Page: 787732 Thrashed: 6
Page: 787733 Thrashed: 6
Page: 787734 Thrashed: 6
Page: 787735 Thrashed: 6
Page: 787736 Thrashed: 6
Page: 787737 Thrashed: 6
Page: 787738 Thrashed: 6
Page: 787739 Thrashed: 6
Page: 787740 Thrashed: 6
Page: 787741 Thrashed: 6
Page: 787742 Thrashed: 6
Page: 787743 Thrashed: 6
Page: 787744 Thrashed: 6
Page: 787745 Thrashed: 6
Page: 787746 Thrashed: 6
Page: 787747 Thrashed: 6
Page: 787748 Thrashed: 6
Page: 787749 Thrashed: 6
Page: 787750 Thrashed: 6
Page: 787751 Thrashed: 6
Page: 787752 Thrashed: 6
Page: 787753 Thrashed: 6
Page: 787754 Thrashed: 6
Page: 787755 Thrashed: 6
Page: 787756 Thrashed: 6
Page: 787757 Thrashed: 6
Page: 787758 Thrashed: 6
Page: 787759 Thrashed: 6
Page: 787760 Thrashed: 6
Page: 787761 Thrashed: 6
Page: 787762 Thrashed: 6
Page: 787763 Thrashed: 6
Page: 787764 Thrashed: 6
Page: 787765 Thrashed: 6
Page: 787766 Thrashed: 6
Page: 787767 Thrashed: 6
Page: 787768 Thrashed: 6
Page: 787769 Thrashed: 6
Page: 787770 Thrashed: 6
Page: 787771 Thrashed: 6
Page: 787772 Thrashed: 6
Page: 787773 Thrashed: 6
Page: 787774 Thrashed: 6
Page: 787775 Thrashed: 6
Page: 787776 Thrashed: 6
Page: 787777 Thrashed: 6
Page: 787778 Thrashed: 6
Page: 787779 Thrashed: 6
Page: 787780 Thrashed: 6
Page: 787781 Thrashed: 6
Page: 787782 Thrashed: 6
Page: 787783 Thrashed: 6
Page: 787784 Thrashed: 6
Page: 787785 Thrashed: 6
Page: 787786 Thrashed: 6
Page: 787787 Thrashed: 6
Page: 787788 Thrashed: 6
Page: 787789 Thrashed: 6
Page: 787790 Thrashed: 6
Page: 787791 Thrashed: 6
Page: 787792 Thrashed: 6
Page: 787793 Thrashed: 6
Page: 787794 Thrashed: 6
Page: 787795 Thrashed: 6
Page: 787796 Thrashed: 6
Page: 787797 Thrashed: 6
Page: 787798 Thrashed: 6
Page: 787799 Thrashed: 6
Page: 787800 Thrashed: 6
Page: 787801 Thrashed: 6
Page: 787802 Thrashed: 6
Page: 787803 Thrashed: 6
Page: 787804 Thrashed: 6
Page: 787805 Thrashed: 6
Page: 787806 Thrashed: 6
Page: 787807 Thrashed: 6
Page: 787808 Thrashed: 6
Page: 787809 Thrashed: 6
Page: 787810 Thrashed: 6
Page: 787811 Thrashed: 6
Page: 787812 Thrashed: 6
Page: 787813 Thrashed: 6
Page: 787814 Thrashed: 6
Page: 787815 Thrashed: 6
Page: 787816 Thrashed: 6
Page: 787817 Thrashed: 6
Page: 787818 Thrashed: 6
Page: 787819 Thrashed: 6
Page: 787820 Thrashed: 6
Page: 787821 Thrashed: 6
Page: 787822 Thrashed: 6
Page: 787823 Thrashed: 6
Page: 787824 Thrashed: 6
Page: 787825 Thrashed: 6
Page: 787826 Thrashed: 6
Page: 787827 Thrashed: 6
Page: 787828 Thrashed: 6
Page: 787829 Thrashed: 6
Page: 787830 Thrashed: 6
Page: 787831 Thrashed: 6
Page: 787832 Thrashed: 6
Page: 787833 Thrashed: 6
Page: 787834 Thrashed: 6
Page: 787835 Thrashed: 6
Page: 787836 Thrashed: 6
Page: 787837 Thrashed: 6
Page: 787838 Thrashed: 6
Page: 787839 Thrashed: 6
Page: 787840 Thrashed: 6
Page: 787841 Thrashed: 6
Page: 787842 Thrashed: 6
Page: 787843 Thrashed: 6
Page: 787844 Thrashed: 6
Page: 787845 Thrashed: 6
Page: 787846 Thrashed: 6
Page: 787847 Thrashed: 6
Page: 787848 Thrashed: 6
Page: 787849 Thrashed: 6
Page: 787850 Thrashed: 6
Page: 787851 Thrashed: 6
Page: 787852 Thrashed: 6
Page: 787853 Thrashed: 6
Page: 787854 Thrashed: 6
Page: 787855 Thrashed: 6
Page: 787856 Thrashed: 6
Page: 787857 Thrashed: 6
Page: 787858 Thrashed: 6
Page: 787859 Thrashed: 6
Page: 787860 Thrashed: 6
Page: 787861 Thrashed: 6
Page: 787862 Thrashed: 6
Page: 787863 Thrashed: 6
Page: 787864 Thrashed: 6
Page: 787865 Thrashed: 6
Page: 787866 Thrashed: 6
Page: 787867 Thrashed: 6
Page: 787868 Thrashed: 6
Page: 787869 Thrashed: 6
Page: 787870 Thrashed: 6
Page: 787871 Thrashed: 6
Page: 787872 Thrashed: 6
Page: 787873 Thrashed: 6
Page: 787874 Thrashed: 6
Page: 787875 Thrashed: 6
Page: 787876 Thrashed: 6
Page: 787877 Thrashed: 6
Page: 787878 Thrashed: 6
Page: 787879 Thrashed: 6
Page: 787880 Thrashed: 6
Page: 787881 Thrashed: 6
Page: 787882 Thrashed: 6
Page: 787883 Thrashed: 6
Page: 787884 Thrashed: 6
Page: 787885 Thrashed: 6
Page: 787886 Thrashed: 6
Page: 787887 Thrashed: 6
Page: 787888 Thrashed: 6
Page: 787889 Thrashed: 6
Page: 787890 Thrashed: 6
Page: 787891 Thrashed: 6
Page: 787892 Thrashed: 6
Page: 787893 Thrashed: 6
Page: 787894 Thrashed: 6
Page: 787895 Thrashed: 6
Page: 787896 Thrashed: 6
Page: 787897 Thrashed: 6
Page: 787898 Thrashed: 6
Page: 787899 Thrashed: 6
Page: 787900 Thrashed: 6
Page: 787901 Thrashed: 6
Page: 787902 Thrashed: 6
Page: 787903 Thrashed: 6
Page: 787904 Thrashed: 6
Page: 787905 Thrashed: 6
Page: 787906 Thrashed: 6
Page: 787907 Thrashed: 6
Page: 787908 Thrashed: 6
Page: 787909 Thrashed: 6
Page: 787910 Thrashed: 6
Page: 787911 Thrashed: 6
Page: 787912 Thrashed: 6
Page: 787913 Thrashed: 6
Page: 787914 Thrashed: 6
Page: 787915 Thrashed: 6
Page: 787916 Thrashed: 6
Page: 787917 Thrashed: 6
Page: 787918 Thrashed: 6
Page: 787919 Thrashed: 6
Page: 787920 Thrashed: 6
Page: 787921 Thrashed: 6
Page: 787922 Thrashed: 6
Page: 787923 Thrashed: 6
Page: 787924 Thrashed: 6
Page: 787925 Thrashed: 6
Page: 787926 Thrashed: 6
Page: 787927 Thrashed: 6
Page: 787928 Thrashed: 6
Page: 787929 Thrashed: 6
Page: 787930 Thrashed: 6
Page: 787931 Thrashed: 6
Page: 787932 Thrashed: 6
Page: 787933 Thrashed: 6
Page: 787934 Thrashed: 6
Page: 787935 Thrashed: 6
Page: 787936 Thrashed: 6
Page: 787937 Thrashed: 6
Page: 787938 Thrashed: 6
Page: 787939 Thrashed: 6
Page: 787940 Thrashed: 6
Page: 787941 Thrashed: 6
Page: 787942 Thrashed: 6
Page: 787943 Thrashed: 6
Page: 787944 Thrashed: 6
Page: 787945 Thrashed: 6
Page: 787946 Thrashed: 6
Page: 787947 Thrashed: 6
Page: 787948 Thrashed: 6
Page: 787949 Thrashed: 6
Page: 787950 Thrashed: 6
Page: 787951 Thrashed: 6
Page: 787952 Thrashed: 6
Page: 787953 Thrashed: 6
Page: 787954 Thrashed: 6
Page: 787955 Thrashed: 6
Page: 787956 Thrashed: 6
Page: 787957 Thrashed: 6
Page: 787958 Thrashed: 6
Page: 787959 Thrashed: 6
Page: 787960 Thrashed: 6
Page: 787961 Thrashed: 6
Page: 787962 Thrashed: 6
Page: 787963 Thrashed: 6
Page: 787964 Thrashed: 6
Page: 787965 Thrashed: 6
Page: 787966 Thrashed: 6
Page: 787967 Thrashed: 6
Page: 787968 Thrashed: 6
Page: 787969 Thrashed: 6
Page: 787970 Thrashed: 6
Page: 787971 Thrashed: 6
Page: 787972 Thrashed: 6
Page: 787973 Thrashed: 6
Page: 787974 Thrashed: 6
Page: 787975 Thrashed: 6
Page: 787976 Thrashed: 6
Page: 787977 Thrashed: 6
Page: 787978 Thrashed: 6
Page: 787979 Thrashed: 6
Page: 787980 Thrashed: 6
Page: 787981 Thrashed: 6
Page: 787982 Thrashed: 6
Page: 787983 Thrashed: 6
Page: 787984 Thrashed: 6
Page: 787985 Thrashed: 6
Page: 787986 Thrashed: 6
Page: 787987 Thrashed: 6
Page: 787988 Thrashed: 6
Page: 787989 Thrashed: 6
Page: 787990 Thrashed: 6
Page: 787991 Thrashed: 6
Page: 787992 Thrashed: 6
Page: 787993 Thrashed: 6
Page: 787994 Thrashed: 6
Page: 787995 Thrashed: 6
Page: 787996 Thrashed: 6
Page: 787997 Thrashed: 6
Page: 787998 Thrashed: 6
Page: 787999 Thrashed: 6
Page: 788000 Thrashed: 6
Page: 788001 Thrashed: 6
Page: 788002 Thrashed: 6
Page: 788003 Thrashed: 6
Page: 788004 Thrashed: 6
Page: 788005 Thrashed: 6
Page: 788006 Thrashed: 6
Page: 788007 Thrashed: 6
Page: 788008 Thrashed: 6
Page: 788009 Thrashed: 6
Page: 788010 Thrashed: 6
Page: 788011 Thrashed: 6
Page: 788012 Thrashed: 6
Page: 788013 Thrashed: 6
Page: 788014 Thrashed: 6
Page: 788015 Thrashed: 6
Page: 788016 Thrashed: 6
Page: 788017 Thrashed: 6
Page: 788018 Thrashed: 6
Page: 788019 Thrashed: 6
Page: 788020 Thrashed: 6
Page: 788021 Thrashed: 6
Page: 788022 Thrashed: 6
Page: 788023 Thrashed: 6
Page: 788024 Thrashed: 6
Page: 788025 Thrashed: 6
Page: 788026 Thrashed: 6
Page: 788027 Thrashed: 6
Page: 788028 Thrashed: 6
Page: 788029 Thrashed: 6
Page: 788030 Thrashed: 6
Page: 788031 Thrashed: 6
Page: 788032 Thrashed: 6
Page: 788033 Thrashed: 6
Page: 788034 Thrashed: 6
Page: 788035 Thrashed: 6
Page: 788036 Thrashed: 6
Page: 788037 Thrashed: 6
Page: 788038 Thrashed: 6
Page: 788039 Thrashed: 6
Page: 788040 Thrashed: 6
Page: 788041 Thrashed: 6
Page: 788042 Thrashed: 6
Page: 788043 Thrashed: 6
Page: 788044 Thrashed: 6
Page: 788045 Thrashed: 6
Page: 788046 Thrashed: 6
Page: 788047 Thrashed: 6
Page: 788048 Thrashed: 6
Page: 788049 Thrashed: 6
Page: 788050 Thrashed: 6
Page: 788051 Thrashed: 6
Page: 788052 Thrashed: 6
Page: 788053 Thrashed: 6
Page: 788054 Thrashed: 6
Page: 788055 Thrashed: 6
Page: 788056 Thrashed: 6
Page: 788057 Thrashed: 6
Page: 788058 Thrashed: 6
Page: 788059 Thrashed: 6
Page: 788060 Thrashed: 6
Page: 788061 Thrashed: 6
Page: 788062 Thrashed: 6
Page: 788063 Thrashed: 6
Page: 788064 Thrashed: 6
Page: 788065 Thrashed: 6
Page: 788066 Thrashed: 6
Page: 788067 Thrashed: 6
Page: 788068 Thrashed: 6
Page: 788069 Thrashed: 6
Page: 788070 Thrashed: 6
Page: 788071 Thrashed: 6
Page: 788072 Thrashed: 6
Page: 788073 Thrashed: 6
Page: 788074 Thrashed: 6
Page: 788075 Thrashed: 6
Page: 788076 Thrashed: 6
Page: 788077 Thrashed: 6
Page: 788078 Thrashed: 6
Page: 788079 Thrashed: 6
Page: 788080 Thrashed: 6
Page: 788081 Thrashed: 6
Page: 788082 Thrashed: 6
Page: 788083 Thrashed: 6
Page: 788084 Thrashed: 6
Page: 788085 Thrashed: 6
Page: 788086 Thrashed: 6
Page: 788087 Thrashed: 6
Page: 788088 Thrashed: 6
Page: 788089 Thrashed: 6
Page: 788090 Thrashed: 6
Page: 788091 Thrashed: 6
Page: 788092 Thrashed: 6
Page: 788093 Thrashed: 6
Page: 788094 Thrashed: 6
Page: 788095 Thrashed: 6
Page: 788096 Thrashed: 6
Page: 788097 Thrashed: 6
Page: 788098 Thrashed: 6
Page: 788099 Thrashed: 6
Page: 788100 Thrashed: 6
Page: 788101 Thrashed: 6
Page: 788102 Thrashed: 6
Page: 788103 Thrashed: 6
Page: 788104 Thrashed: 6
Page: 788105 Thrashed: 6
Page: 788106 Thrashed: 6
Page: 788107 Thrashed: 6
Page: 788108 Thrashed: 6
Page: 788109 Thrashed: 6
Page: 788110 Thrashed: 6
Page: 788111 Thrashed: 6
Page: 788112 Thrashed: 6
Page: 788113 Thrashed: 6
Page: 788114 Thrashed: 6
Page: 788115 Thrashed: 6
Page: 788116 Thrashed: 6
Page: 788117 Thrashed: 6
Page: 788118 Thrashed: 6
Page: 788119 Thrashed: 6
Page: 788120 Thrashed: 6
Page: 788121 Thrashed: 6
Page: 788122 Thrashed: 6
Page: 788123 Thrashed: 6
Page: 788124 Thrashed: 6
Page: 788125 Thrashed: 6
Page: 788126 Thrashed: 6
Page: 788127 Thrashed: 6
Page: 788128 Thrashed: 7
Page: 788129 Thrashed: 7
Page: 788130 Thrashed: 7
Page: 788131 Thrashed: 7
Page: 788132 Thrashed: 7
Page: 788133 Thrashed: 7
Page: 788134 Thrashed: 7
Page: 788135 Thrashed: 7
Page: 788136 Thrashed: 7
Page: 788137 Thrashed: 7
Page: 788138 Thrashed: 7
Page: 788139 Thrashed: 7
Page: 788140 Thrashed: 7
Page: 788141 Thrashed: 7
Page: 788142 Thrashed: 7
Page: 788143 Thrashed: 7
Page: 788144 Thrashed: 6
Page: 788145 Thrashed: 6
Page: 788146 Thrashed: 6
Page: 788147 Thrashed: 6
Page: 788148 Thrashed: 6
Page: 788149 Thrashed: 6
Page: 788150 Thrashed: 6
Page: 788151 Thrashed: 6
Page: 788152 Thrashed: 6
Page: 788153 Thrashed: 6
Page: 788154 Thrashed: 6
Page: 788155 Thrashed: 6
Page: 788156 Thrashed: 6
Page: 788157 Thrashed: 6
Page: 788158 Thrashed: 6
Page: 788159 Thrashed: 6
Page: 788160 Thrashed: 7
Page: 788161 Thrashed: 7
Page: 788162 Thrashed: 7
Page: 788163 Thrashed: 7
Page: 788164 Thrashed: 7
Page: 788165 Thrashed: 7
Page: 788166 Thrashed: 7
Page: 788167 Thrashed: 7
Page: 788168 Thrashed: 7
Page: 788169 Thrashed: 7
Page: 788170 Thrashed: 7
Page: 788171 Thrashed: 7
Page: 788172 Thrashed: 7
Page: 788173 Thrashed: 7
Page: 788174 Thrashed: 7
Page: 788175 Thrashed: 7
Page: 788176 Thrashed: 7
Page: 788177 Thrashed: 7
Page: 788178 Thrashed: 7
Page: 788179 Thrashed: 7
Page: 788180 Thrashed: 7
Page: 788181 Thrashed: 7
Page: 788182 Thrashed: 7
Page: 788183 Thrashed: 7
Page: 788184 Thrashed: 7
Page: 788185 Thrashed: 7
Page: 788186 Thrashed: 7
Page: 788187 Thrashed: 7
Page: 788188 Thrashed: 7
Page: 788189 Thrashed: 7
Page: 788190 Thrashed: 7
Page: 788191 Thrashed: 7
Page: 788192 Thrashed: 7
Page: 788193 Thrashed: 7
Page: 788194 Thrashed: 7
Page: 788195 Thrashed: 7
Page: 788196 Thrashed: 7
Page: 788197 Thrashed: 7
Page: 788198 Thrashed: 7
Page: 788199 Thrashed: 7
Page: 788200 Thrashed: 7
Page: 788201 Thrashed: 7
Page: 788202 Thrashed: 7
Page: 788203 Thrashed: 7
Page: 788204 Thrashed: 7
Page: 788205 Thrashed: 7
Page: 788206 Thrashed: 7
Page: 788207 Thrashed: 7
Page: 788208 Thrashed: 7
Page: 788209 Thrashed: 7
Page: 788210 Thrashed: 7
Page: 788211 Thrashed: 7
Page: 788212 Thrashed: 7
Page: 788213 Thrashed: 7
Page: 788214 Thrashed: 7
Page: 788215 Thrashed: 7
Page: 788216 Thrashed: 7
Page: 788217 Thrashed: 7
Page: 788218 Thrashed: 7
Page: 788219 Thrashed: 7
Page: 788220 Thrashed: 7
Page: 788221 Thrashed: 7
Page: 788222 Thrashed: 7
Page: 788223 Thrashed: 7
Page: 788224 Thrashed: 7
Page: 788225 Thrashed: 7
Page: 788226 Thrashed: 7
Page: 788227 Thrashed: 7
Page: 788228 Thrashed: 7
Page: 788229 Thrashed: 7
Page: 788230 Thrashed: 7
Page: 788231 Thrashed: 7
Page: 788232 Thrashed: 7
Page: 788233 Thrashed: 7
Page: 788234 Thrashed: 7
Page: 788235 Thrashed: 7
Page: 788236 Thrashed: 7
Page: 788237 Thrashed: 7
Page: 788238 Thrashed: 7
Page: 788239 Thrashed: 7
Page: 788240 Thrashed: 7
Page: 788241 Thrashed: 7
Page: 788242 Thrashed: 7
Page: 788243 Thrashed: 7
Page: 788244 Thrashed: 7
Page: 788245 Thrashed: 7
Page: 788246 Thrashed: 7
Page: 788247 Thrashed: 7
Page: 788248 Thrashed: 7
Page: 788249 Thrashed: 7
Page: 788250 Thrashed: 7
Page: 788251 Thrashed: 7
Page: 788252 Thrashed: 7
Page: 788253 Thrashed: 7
Page: 788254 Thrashed: 7
Page: 788255 Thrashed: 7
Page: 788256 Thrashed: 7
Page: 788257 Thrashed: 7
Page: 788258 Thrashed: 7
Page: 788259 Thrashed: 7
Page: 788260 Thrashed: 7
Page: 788261 Thrashed: 7
Page: 788262 Thrashed: 7
Page: 788263 Thrashed: 7
Page: 788264 Thrashed: 7
Page: 788265 Thrashed: 7
Page: 788266 Thrashed: 7
Page: 788267 Thrashed: 7
Page: 788268 Thrashed: 7
Page: 788269 Thrashed: 7
Page: 788270 Thrashed: 7
Page: 788271 Thrashed: 7
Page: 788272 Thrashed: 7
Page: 788273 Thrashed: 7
Page: 788274 Thrashed: 7
Page: 788275 Thrashed: 7
Page: 788276 Thrashed: 7
Page: 788277 Thrashed: 7
Page: 788278 Thrashed: 7
Page: 788279 Thrashed: 7
Page: 788280 Thrashed: 7
Page: 788281 Thrashed: 7
Page: 788282 Thrashed: 7
Page: 788283 Thrashed: 7
Page: 788284 Thrashed: 7
Page: 788285 Thrashed: 7
Page: 788286 Thrashed: 7
Page: 788287 Thrashed: 7
Page: 788288 Thrashed: 7
Page: 788289 Thrashed: 7
Page: 788290 Thrashed: 7
Page: 788291 Thrashed: 7
Page: 788292 Thrashed: 7
Page: 788293 Thrashed: 7
Page: 788294 Thrashed: 7
Page: 788295 Thrashed: 7
Page: 788296 Thrashed: 7
Page: 788297 Thrashed: 7
Page: 788298 Thrashed: 7
Page: 788299 Thrashed: 7
Page: 788300 Thrashed: 7
Page: 788301 Thrashed: 7
Page: 788302 Thrashed: 7
Page: 788303 Thrashed: 7
Page: 788304 Thrashed: 7
Page: 788305 Thrashed: 7
Page: 788306 Thrashed: 7
Page: 788307 Thrashed: 7
Page: 788308 Thrashed: 7
Page: 788309 Thrashed: 7
Page: 788310 Thrashed: 7
Page: 788311 Thrashed: 7
Page: 788312 Thrashed: 7
Page: 788313 Thrashed: 7
Page: 788314 Thrashed: 7
Page: 788315 Thrashed: 7
Page: 788316 Thrashed: 7
Page: 788317 Thrashed: 7
Page: 788318 Thrashed: 7
Page: 788319 Thrashed: 7
Page: 788320 Thrashed: 7
Page: 788321 Thrashed: 7
Page: 788322 Thrashed: 7
Page: 788323 Thrashed: 7
Page: 788324 Thrashed: 7
Page: 788325 Thrashed: 7
Page: 788326 Thrashed: 7
Page: 788327 Thrashed: 7
Page: 788328 Thrashed: 7
Page: 788329 Thrashed: 7
Page: 788330 Thrashed: 7
Page: 788331 Thrashed: 7
Page: 788332 Thrashed: 7
Page: 788333 Thrashed: 7
Page: 788334 Thrashed: 7
Page: 788335 Thrashed: 7
Page: 788336 Thrashed: 7
Page: 788337 Thrashed: 7
Page: 788338 Thrashed: 7
Page: 788339 Thrashed: 7
Page: 788340 Thrashed: 7
Page: 788341 Thrashed: 7
Page: 788342 Thrashed: 7
Page: 788343 Thrashed: 7
Page: 788344 Thrashed: 7
Page: 788345 Thrashed: 7
Page: 788346 Thrashed: 7
Page: 788347 Thrashed: 7
Page: 788348 Thrashed: 7
Page: 788349 Thrashed: 7
Page: 788350 Thrashed: 7
Page: 788351 Thrashed: 7
Page: 788352 Thrashed: 7
Page: 788353 Thrashed: 7
Page: 788354 Thrashed: 7
Page: 788355 Thrashed: 7
Page: 788356 Thrashed: 7
Page: 788357 Thrashed: 7
Page: 788358 Thrashed: 7
Page: 788359 Thrashed: 7
Page: 788360 Thrashed: 7
Page: 788361 Thrashed: 7
Page: 788362 Thrashed: 7
Page: 788363 Thrashed: 7
Page: 788364 Thrashed: 7
Page: 788365 Thrashed: 7
Page: 788366 Thrashed: 7
Page: 788367 Thrashed: 7
Page: 788368 Thrashed: 7
Page: 788369 Thrashed: 7
Page: 788370 Thrashed: 7
Page: 788371 Thrashed: 7
Page: 788372 Thrashed: 7
Page: 788373 Thrashed: 7
Page: 788374 Thrashed: 7
Page: 788375 Thrashed: 7
Page: 788376 Thrashed: 7
Page: 788377 Thrashed: 7
Page: 788378 Thrashed: 7
Page: 788379 Thrashed: 7
Page: 788380 Thrashed: 7
Page: 788381 Thrashed: 7
Page: 788382 Thrashed: 7
Page: 788383 Thrashed: 7
Page: 788384 Thrashed: 7
Page: 788385 Thrashed: 7
Page: 788386 Thrashed: 7
Page: 788387 Thrashed: 7
Page: 788388 Thrashed: 7
Page: 788389 Thrashed: 7
Page: 788390 Thrashed: 7
Page: 788391 Thrashed: 7
Page: 788392 Thrashed: 7
Page: 788393 Thrashed: 7
Page: 788394 Thrashed: 7
Page: 788395 Thrashed: 7
Page: 788396 Thrashed: 7
Page: 788397 Thrashed: 7
Page: 788398 Thrashed: 7
Page: 788399 Thrashed: 7
Page: 788400 Thrashed: 7
Page: 788401 Thrashed: 7
Page: 788402 Thrashed: 7
Page: 788403 Thrashed: 7
Page: 788404 Thrashed: 7
Page: 788405 Thrashed: 7
Page: 788406 Thrashed: 7
Page: 788407 Thrashed: 7
Page: 788408 Thrashed: 7
Page: 788409 Thrashed: 7
Page: 788410 Thrashed: 7
Page: 788411 Thrashed: 7
Page: 788412 Thrashed: 7
Page: 788413 Thrashed: 7
Page: 788414 Thrashed: 7
Page: 788415 Thrashed: 7
Page: 788416 Thrashed: 7
Page: 788417 Thrashed: 7
Page: 788418 Thrashed: 7
Page: 788419 Thrashed: 7
Page: 788420 Thrashed: 7
Page: 788421 Thrashed: 7
Page: 788422 Thrashed: 7
Page: 788423 Thrashed: 7
Page: 788424 Thrashed: 7
Page: 788425 Thrashed: 7
Page: 788426 Thrashed: 7
Page: 788427 Thrashed: 7
Page: 788428 Thrashed: 7
Page: 788429 Thrashed: 7
Page: 788430 Thrashed: 7
Page: 788431 Thrashed: 7
Page: 788432 Thrashed: 7
Page: 788433 Thrashed: 7
Page: 788434 Thrashed: 7
Page: 788435 Thrashed: 7
Page: 788436 Thrashed: 7
Page: 788437 Thrashed: 7
Page: 788438 Thrashed: 7
Page: 788439 Thrashed: 7
Page: 788440 Thrashed: 7
Page: 788441 Thrashed: 7
Page: 788442 Thrashed: 7
Page: 788443 Thrashed: 7
Page: 788444 Thrashed: 7
Page: 788445 Thrashed: 7
Page: 788446 Thrashed: 7
Page: 788447 Thrashed: 7
Page: 788448 Thrashed: 7
Page: 788449 Thrashed: 7
Page: 788450 Thrashed: 7
Page: 788451 Thrashed: 7
Page: 788452 Thrashed: 7
Page: 788453 Thrashed: 7
Page: 788454 Thrashed: 7
Page: 788455 Thrashed: 7
Page: 788456 Thrashed: 7
Page: 788457 Thrashed: 7
Page: 788458 Thrashed: 7
Page: 788459 Thrashed: 7
Page: 788460 Thrashed: 7
Page: 788461 Thrashed: 7
Page: 788462 Thrashed: 7
Page: 788463 Thrashed: 7
Page: 788464 Thrashed: 7
Page: 788465 Thrashed: 7
Page: 788466 Thrashed: 7
Page: 788467 Thrashed: 7
Page: 788468 Thrashed: 7
Page: 788469 Thrashed: 7
Page: 788470 Thrashed: 7
Page: 788471 Thrashed: 7
Page: 788472 Thrashed: 7
Page: 788473 Thrashed: 7
Page: 788474 Thrashed: 7
Page: 788475 Thrashed: 7
Page: 788476 Thrashed: 7
Page: 788477 Thrashed: 7
Page: 788478 Thrashed: 7
Page: 788479 Thrashed: 7
Page: 788480 Thrashed: 7
Page: 788481 Thrashed: 7
Page: 788482 Thrashed: 7
Page: 788483 Thrashed: 7
Page: 788484 Thrashed: 7
Page: 788485 Thrashed: 7
Page: 788486 Thrashed: 7
Page: 788487 Thrashed: 7
Page: 788488 Thrashed: 7
Page: 788489 Thrashed: 7
Page: 788490 Thrashed: 7
Page: 788491 Thrashed: 7
Page: 788492 Thrashed: 7
Page: 788493 Thrashed: 7
Page: 788494 Thrashed: 7
Page: 788495 Thrashed: 7
Page: 788496 Thrashed: 7
Page: 788497 Thrashed: 7
Page: 788498 Thrashed: 7
Page: 788499 Thrashed: 7
Page: 788500 Thrashed: 7
Page: 788501 Thrashed: 7
Page: 788502 Thrashed: 7
Page: 788503 Thrashed: 7
Page: 788504 Thrashed: 7
Page: 788505 Thrashed: 7
Page: 788506 Thrashed: 7
Page: 788507 Thrashed: 7
Page: 788508 Thrashed: 7
Page: 788509 Thrashed: 7
Page: 788510 Thrashed: 7
Page: 788511 Thrashed: 7
Page: 788512 Thrashed: 7
Page: 788513 Thrashed: 7
Page: 788514 Thrashed: 7
Page: 788515 Thrashed: 7
Page: 788516 Thrashed: 7
Page: 788517 Thrashed: 7
Page: 788518 Thrashed: 7
Page: 788519 Thrashed: 7
Page: 788520 Thrashed: 7
Page: 788521 Thrashed: 7
Page: 788522 Thrashed: 7
Page: 788523 Thrashed: 7
Page: 788524 Thrashed: 7
Page: 788525 Thrashed: 7
Page: 788526 Thrashed: 7
Page: 788527 Thrashed: 7
Page: 788528 Thrashed: 7
Page: 788529 Thrashed: 7
Page: 788530 Thrashed: 7
Page: 788531 Thrashed: 7
Page: 788532 Thrashed: 7
Page: 788533 Thrashed: 7
Page: 788534 Thrashed: 7
Page: 788535 Thrashed: 7
Page: 788536 Thrashed: 7
Page: 788537 Thrashed: 7
Page: 788538 Thrashed: 7
Page: 788539 Thrashed: 7
Page: 788540 Thrashed: 7
Page: 788541 Thrashed: 7
Page: 788542 Thrashed: 7
Page: 788543 Thrashed: 7
Page: 788544 Thrashed: 7
Page: 788545 Thrashed: 7
Page: 788546 Thrashed: 7
Page: 788547 Thrashed: 7
Page: 788548 Thrashed: 7
Page: 788549 Thrashed: 7
Page: 788550 Thrashed: 7
Page: 788551 Thrashed: 7
Page: 788552 Thrashed: 7
Page: 788553 Thrashed: 7
Page: 788554 Thrashed: 7
Page: 788555 Thrashed: 7
Page: 788556 Thrashed: 7
Page: 788557 Thrashed: 7
Page: 788558 Thrashed: 7
Page: 788559 Thrashed: 7
Page: 788560 Thrashed: 7
Page: 788561 Thrashed: 7
Page: 788562 Thrashed: 7
Page: 788563 Thrashed: 7
Page: 788564 Thrashed: 7
Page: 788565 Thrashed: 7
Page: 788566 Thrashed: 7
Page: 788567 Thrashed: 7
Page: 788568 Thrashed: 7
Page: 788569 Thrashed: 7
Page: 788570 Thrashed: 7
Page: 788571 Thrashed: 7
Page: 788572 Thrashed: 7
Page: 788573 Thrashed: 7
Page: 788574 Thrashed: 7
Page: 788575 Thrashed: 7
Page: 788576 Thrashed: 7
Page: 788577 Thrashed: 7
Page: 788578 Thrashed: 7
Page: 788579 Thrashed: 7
Page: 788580 Thrashed: 7
Page: 788581 Thrashed: 7
Page: 788582 Thrashed: 7
Page: 788583 Thrashed: 7
Page: 788584 Thrashed: 7
Page: 788585 Thrashed: 7
Page: 788586 Thrashed: 7
Page: 788587 Thrashed: 7
Page: 788588 Thrashed: 7
Page: 788589 Thrashed: 7
Page: 788590 Thrashed: 7
Page: 788591 Thrashed: 7
Page: 788592 Thrashed: 7
Page: 788593 Thrashed: 7
Page: 788594 Thrashed: 7
Page: 788595 Thrashed: 7
Page: 788596 Thrashed: 7
Page: 788597 Thrashed: 7
Page: 788598 Thrashed: 7
Page: 788599 Thrashed: 7
Page: 788600 Thrashed: 7
Page: 788601 Thrashed: 7
Page: 788602 Thrashed: 7
Page: 788603 Thrashed: 7
Page: 788604 Thrashed: 7
Page: 788605 Thrashed: 7
Page: 788606 Thrashed: 7
Page: 788607 Thrashed: 7
Page: 788608 Thrashed: 7
Page: 788609 Thrashed: 7
Page: 788610 Thrashed: 7
Page: 788611 Thrashed: 7
Page: 788612 Thrashed: 7
Page: 788613 Thrashed: 7
Page: 788614 Thrashed: 7
Page: 788615 Thrashed: 7
Page: 788616 Thrashed: 7
Page: 788617 Thrashed: 7
Page: 788618 Thrashed: 7
Page: 788619 Thrashed: 7
Page: 788620 Thrashed: 7
Page: 788621 Thrashed: 7
Page: 788622 Thrashed: 7
Page: 788623 Thrashed: 7
Page: 788624 Thrashed: 7
Page: 788625 Thrashed: 7
Page: 788626 Thrashed: 7
Page: 788627 Thrashed: 7
Page: 788628 Thrashed: 7
Page: 788629 Thrashed: 7
Page: 788630 Thrashed: 7
Page: 788631 Thrashed: 7
Page: 788632 Thrashed: 7
Page: 788633 Thrashed: 7
Page: 788634 Thrashed: 7
Page: 788635 Thrashed: 7
Page: 788636 Thrashed: 7
Page: 788637 Thrashed: 7
Page: 788638 Thrashed: 7
Page: 788639 Thrashed: 7
Page: 788640 Thrashed: 7
Page: 788641 Thrashed: 7
Page: 788642 Thrashed: 7
Page: 788643 Thrashed: 7
Page: 788644 Thrashed: 7
Page: 788645 Thrashed: 7
Page: 788646 Thrashed: 7
Page: 788647 Thrashed: 7
Page: 788648 Thrashed: 7
Page: 788649 Thrashed: 7
Page: 788650 Thrashed: 7
Page: 788651 Thrashed: 7
Page: 788652 Thrashed: 7
Page: 788653 Thrashed: 7
Page: 788654 Thrashed: 7
Page: 788655 Thrashed: 7
Page: 788656 Thrashed: 7
Page: 788657 Thrashed: 7
Page: 788658 Thrashed: 7
Page: 788659 Thrashed: 7
Page: 788660 Thrashed: 7
Page: 788661 Thrashed: 7
Page: 788662 Thrashed: 7
Page: 788663 Thrashed: 7
Page: 788664 Thrashed: 7
Page: 788665 Thrashed: 7
Page: 788666 Thrashed: 7
Page: 788667 Thrashed: 7
Page: 788668 Thrashed: 7
Page: 788669 Thrashed: 7
Page: 788670 Thrashed: 7
Page: 788671 Thrashed: 7
Page: 788672 Thrashed: 1
Page: 788673 Thrashed: 1
Page: 788674 Thrashed: 1
Page: 788675 Thrashed: 1
Page: 788676 Thrashed: 1
Page: 788677 Thrashed: 1
Page: 788678 Thrashed: 1
Page: 788679 Thrashed: 1
Page: 788680 Thrashed: 1
Page: 788681 Thrashed: 1
Page: 788682 Thrashed: 1
Page: 788683 Thrashed: 1
Page: 788684 Thrashed: 1
Page: 788685 Thrashed: 1
Page: 788686 Thrashed: 1
Page: 788687 Thrashed: 1
Page: 788688 Thrashed: 1
Page: 788689 Thrashed: 1
Page: 788690 Thrashed: 1
Page: 788691 Thrashed: 1
Page: 788692 Thrashed: 1
Page: 788693 Thrashed: 1
Page: 788694 Thrashed: 1
Page: 788695 Thrashed: 1
Page: 788696 Thrashed: 1
Page: 788697 Thrashed: 1
Page: 788698 Thrashed: 1
Page: 788699 Thrashed: 1
Page: 788700 Thrashed: 1
Page: 788701 Thrashed: 1
Page: 788702 Thrashed: 1
Page: 788703 Thrashed: 1
Page: 788704 Thrashed: 1
Page: 788705 Thrashed: 1
Page: 788706 Thrashed: 1
Page: 788707 Thrashed: 1
Page: 788708 Thrashed: 1
Page: 788709 Thrashed: 1
Page: 788710 Thrashed: 1
Page: 788711 Thrashed: 1
Page: 788712 Thrashed: 1
Page: 788713 Thrashed: 1
Page: 788714 Thrashed: 1
Page: 788715 Thrashed: 1
Page: 788716 Thrashed: 1
Page: 788717 Thrashed: 1
Page: 788718 Thrashed: 1
Page: 788719 Thrashed: 1
Page: 788720 Thrashed: 1
Page: 788721 Thrashed: 1
Page: 788722 Thrashed: 1
Page: 788723 Thrashed: 1
Page: 788724 Thrashed: 1
Page: 788725 Thrashed: 1
Page: 788726 Thrashed: 1
Page: 788727 Thrashed: 1
Page: 788728 Thrashed: 1
Page: 788729 Thrashed: 1
Page: 788730 Thrashed: 1
Page: 788731 Thrashed: 1
Page: 788732 Thrashed: 1
Page: 788733 Thrashed: 1
Page: 788734 Thrashed: 1
Page: 788735 Thrashed: 1
Page: 788736 Thrashed: 1
Page: 788737 Thrashed: 1
Page: 788738 Thrashed: 1
Page: 788739 Thrashed: 1
Page: 788740 Thrashed: 1
Page: 788741 Thrashed: 1
Page: 788742 Thrashed: 1
Page: 788743 Thrashed: 1
Page: 788744 Thrashed: 1
Page: 788745 Thrashed: 1
Page: 788746 Thrashed: 1
Page: 788747 Thrashed: 1
Page: 788748 Thrashed: 1
Page: 788749 Thrashed: 1
Page: 788750 Thrashed: 1
Page: 788751 Thrashed: 1
Page: 788752 Thrashed: 1
Page: 788753 Thrashed: 1
Page: 788754 Thrashed: 1
Page: 788755 Thrashed: 1
Page: 788756 Thrashed: 1
Page: 788757 Thrashed: 1
Page: 788758 Thrashed: 1
Page: 788759 Thrashed: 1
Page: 788760 Thrashed: 1
Page: 788761 Thrashed: 1
Page: 788762 Thrashed: 1
Page: 788763 Thrashed: 1
Page: 788764 Thrashed: 1
Page: 788765 Thrashed: 1
Page: 788766 Thrashed: 1
Page: 788767 Thrashed: 1
Page: 788768 Thrashed: 1
Page: 788769 Thrashed: 1
Page: 788770 Thrashed: 1
Page: 788771 Thrashed: 1
Page: 788772 Thrashed: 1
Page: 788773 Thrashed: 1
Page: 788774 Thrashed: 1
Page: 788775 Thrashed: 1
Page: 788776 Thrashed: 1
Page: 788777 Thrashed: 1
Page: 788778 Thrashed: 1
Page: 788779 Thrashed: 1
Page: 788780 Thrashed: 1
Page: 788781 Thrashed: 1
Page: 788782 Thrashed: 1
Page: 788783 Thrashed: 1
Page: 788784 Thrashed: 1
Page: 788785 Thrashed: 1
Page: 788786 Thrashed: 1
Page: 788787 Thrashed: 1
Page: 788788 Thrashed: 1
Page: 788789 Thrashed: 1
Page: 788790 Thrashed: 1
Page: 788791 Thrashed: 1
Page: 788792 Thrashed: 1
Page: 788793 Thrashed: 1
Page: 788794 Thrashed: 1
Page: 788795 Thrashed: 1
Page: 788796 Thrashed: 1
Page: 788797 Thrashed: 1
Page: 788798 Thrashed: 1
Page: 788799 Thrashed: 1
Page: 788800 Thrashed: 1
Page: 788801 Thrashed: 1
Page: 788802 Thrashed: 1
Page: 788803 Thrashed: 1
Page: 788804 Thrashed: 1
Page: 788805 Thrashed: 1
Page: 788806 Thrashed: 1
Page: 788807 Thrashed: 1
Page: 788808 Thrashed: 1
Page: 788809 Thrashed: 1
Page: 788810 Thrashed: 1
Page: 788811 Thrashed: 1
Page: 788812 Thrashed: 1
Page: 788813 Thrashed: 1
Page: 788814 Thrashed: 1
Page: 788815 Thrashed: 1
Page: 788816 Thrashed: 1
Page: 788817 Thrashed: 1
Page: 788818 Thrashed: 1
Page: 788819 Thrashed: 1
Page: 788820 Thrashed: 1
Page: 788821 Thrashed: 1
Page: 788822 Thrashed: 1
Page: 788823 Thrashed: 1
Page: 788824 Thrashed: 1
Page: 788825 Thrashed: 1
Page: 788826 Thrashed: 1
Page: 788827 Thrashed: 1
Page: 788828 Thrashed: 1
Page: 788829 Thrashed: 1
Page: 788830 Thrashed: 1
Page: 788831 Thrashed: 1
Page: 788832 Thrashed: 1
Page: 788833 Thrashed: 1
Page: 788834 Thrashed: 1
Page: 788835 Thrashed: 1
Page: 788836 Thrashed: 1
Page: 788837 Thrashed: 1
Page: 788838 Thrashed: 1
Page: 788839 Thrashed: 1
Page: 788840 Thrashed: 1
Page: 788841 Thrashed: 1
Page: 788842 Thrashed: 1
Page: 788843 Thrashed: 1
Page: 788844 Thrashed: 1
Page: 788845 Thrashed: 1
Page: 788846 Thrashed: 1
Page: 788847 Thrashed: 1
Page: 788848 Thrashed: 1
Page: 788849 Thrashed: 1
Page: 788850 Thrashed: 1
Page: 788851 Thrashed: 1
Page: 788852 Thrashed: 1
Page: 788853 Thrashed: 1
Page: 788854 Thrashed: 1
Page: 788855 Thrashed: 1
Page: 788856 Thrashed: 1
Page: 788857 Thrashed: 1
Page: 788858 Thrashed: 1
Page: 788859 Thrashed: 1
Page: 788860 Thrashed: 1
Page: 788861 Thrashed: 1
Page: 788862 Thrashed: 1
Page: 788863 Thrashed: 1
Page: 788864 Thrashed: 1
Page: 788865 Thrashed: 1
Page: 788866 Thrashed: 1
Page: 788867 Thrashed: 1
Page: 788868 Thrashed: 1
Page: 788869 Thrashed: 1
Page: 788870 Thrashed: 1
Page: 788871 Thrashed: 1
Page: 788872 Thrashed: 1
Page: 788873 Thrashed: 1
Page: 788874 Thrashed: 1
Page: 788875 Thrashed: 1
Page: 788876 Thrashed: 1
Page: 788877 Thrashed: 1
Page: 788878 Thrashed: 1
Page: 788879 Thrashed: 1
Page: 788880 Thrashed: 1
Page: 788881 Thrashed: 1
Page: 788882 Thrashed: 1
Page: 788883 Thrashed: 1
Page: 788884 Thrashed: 1
Page: 788885 Thrashed: 1
Page: 788886 Thrashed: 1
Page: 788887 Thrashed: 1
Page: 788888 Thrashed: 1
Page: 788889 Thrashed: 1
Page: 788890 Thrashed: 1
Page: 788891 Thrashed: 1
Page: 788892 Thrashed: 1
Page: 788893 Thrashed: 1
Page: 788894 Thrashed: 1
Page: 788895 Thrashed: 1
Page: 788896 Thrashed: 1
Page: 788897 Thrashed: 1
Page: 788898 Thrashed: 1
Page: 788899 Thrashed: 1
Page: 788900 Thrashed: 1
Page: 788901 Thrashed: 1
Page: 788902 Thrashed: 1
Page: 788903 Thrashed: 1
Page: 788904 Thrashed: 1
Page: 788905 Thrashed: 1
Page: 788906 Thrashed: 1
Page: 788907 Thrashed: 1
Page: 788908 Thrashed: 1
Page: 788909 Thrashed: 1
Page: 788910 Thrashed: 1
Page: 788911 Thrashed: 1
Page: 788912 Thrashed: 1
Page: 788913 Thrashed: 1
Page: 788914 Thrashed: 1
Page: 788915 Thrashed: 1
Page: 788916 Thrashed: 1
Page: 788917 Thrashed: 1
Page: 788918 Thrashed: 1
Page: 788919 Thrashed: 1
Page: 788920 Thrashed: 1
Page: 788921 Thrashed: 1
Page: 788922 Thrashed: 1
Page: 788923 Thrashed: 1
Page: 788924 Thrashed: 1
Page: 788925 Thrashed: 1
Page: 788926 Thrashed: 1
Page: 788927 Thrashed: 1
Page_tot_thrash: 10544
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
dma_read: 0
dma_migration_read 0
dma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.675977
[0-25]: 0.008581, [26-50]: 0.035904, [51-75]: 0.955516, [76-100]: 0.000000
Pcie_write_utilization: 0.749782
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   409484 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(124.779205)
F:   225609----T:   229039 	 St: c0200000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:   229039----T:   235904 	 St: c0204000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:   235904----T:   238509 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238509----T:   246749 	 St: c0001000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   246749----T:   249354 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249354----T:   257594 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   257594----T:   260199 	 St: c0280000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   260199----T:   268439 	 St: c0281000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   268439----T:   271044 	 St: c08c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   271044----T:   279284 	 St: c08c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   279284----T:   281889 	 St: c0240000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   281889----T:   290129 	 St: c0241000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   290129----T:   293215 	 St: c08f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   293215----T:   300537 	 St: c08f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   300537----T:   305178 	 St: c02b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   305178----T:   310693 	 St: c02b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   310693----T:   316654 	 St: c0990000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   316654----T:   320873 	 St: c099a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   320873----T:   325514 	 St: c0270000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   325514----T:   331029 	 St: c0277000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   331029----T:   339269 	 St: c0290000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   339269----T:   348433 	 St: c029f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   348433----T:   354394 	 St: c0930000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:   354394----T:   358613 	 St: c093a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   358613----T:   366853 	 St: c0250000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   366853----T:   376017 	 St: c025f000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:   376309----T:   378914 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   378914----T:   381519 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381519----T:   389299 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:   389897----T:   392697 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:   392697----T:   407923 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:   631634----T:   635831 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(2.833896)
F:   635831----T:   638366 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   638367----T:   640902 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   863053----T:  1085035 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(149.886566)
F:   863689----T:   866775 	 St: c0010000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   866775----T:   874097 	 St: c0013000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   874097----T:   877909 	 St: c0060000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:   877909----T:   884321 	 St: c0065000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:   884321----T:   889395 	 St: c0070000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   889395----T:   894469 	 St: c0078000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   894469----T:   897074 	 St: c09a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   897074----T:   905314 	 St: c09a1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:   905314----T:   910388 	 St: c02f0000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   910388----T:   915462 	 St: c02f8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   915462----T:   920536 	 St: c0910000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   920536----T:   925610 	 St: c0918000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   925610----T:   934312 	 St: c0980000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:   934312----T:   938953 	 St: c09b0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   938953----T:   944468 	 St: c09b7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   944468----T:   951790 	 St: c03e0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:   951790----T:   954876 	 St: c03ed000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:   954876----T:   959950 	 St: c0400000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   959950----T:   965024 	 St: c0408000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:   965024----T:   969665 	 St: c0420000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:   969665----T:   975180 	 St: c0427000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:   975180----T:   979399 	 St: c08d0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:   979399----T:   992754 	 St: c08d6000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:   992754----T:  1001456 	 St: c0900000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1001456----T:  1010158 	 St: c0920000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1010158----T:  1041351 	 St: c0940000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1042283----T:  1045369 	 St: c00f0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1045369----T:  1052691 	 St: c00f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1052691----T:  1058652 	 St: c0590000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1058652----T:  1062871 	 St: c059a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1064009----T:  1067439 	 St: c01b0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1067439----T:  1074304 	 St: c01b4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1074304----T:  1081626 	 St: c07d0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1081626----T:  1084712 	 St: c07dd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1307185----T:  1310591 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(2.299798)
F:  1310591----T:  1313126 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1313127----T:  1315662 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1537813----T:  2297947 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(513.257263)
F:  1538485----T:  1544897 	 St: c0020000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1544897----T:  1570919 	 St: c002b000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  1570919----T:  1624695 	 St: c0080000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F:  1624695----T:  1708595 	 St: c0100000 Sz: 720896 	 Sm: 0 	 T: memcpy_h2d(56.650913)
F:  1708595----T:  1739788 	 St: c01c0000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1739788----T:  1752209 	 St: c02d0000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  1752209----T:  1757283 	 St: c02e8000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F:  1757283----T:  1773446 	 St: c03c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1773446----T:  1782148 	 St: c03f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1782148----T:  1788109 	 St: c0410000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  1788109----T:  1792328 	 St: c041a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  1792328----T:  1801030 	 St: c0430000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  1801030----T:  1803830 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  1803830----T:  1811610 	 St: c0342000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1811610----T:  1819390 	 St: c0370000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  1819390----T:  1829017 	 St: c037e000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F:  1830169----T:  1861362 	 St: c0300000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  1861362----T:  1877525 	 St: c0350000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  1877525----T:  1901197 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  1901197----T:  1920643 	 St: c0440000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  1920643----T:  1963596 	 St: c0467000 Sz: 364544 	 Sm: 0 	 T: memcpy_h2d(29.002701)
F:  1963596----T:  1967026 	 St: c0520000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  1967026----T:  1973891 	 St: c0524000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  1973891----T:  1981213 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  1981213----T:  1984299 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  1984299----T:  1988111 	 St: c0580000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  1988111----T:  1994523 	 St: c0585000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  1994523----T:  2001388 	 St: c05c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2001388----T:  2004818 	 St: c05cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2004818----T:  2010779 	 St: c0530000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2010779----T:  2014998 	 St: c053a000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2014998----T:  2023700 	 St: c0600000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2023700----T:  2031022 	 St: c0620000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2031022----T:  2034108 	 St: c062d000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2034108----T:  2039623 	 St: c06e0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  2039623----T:  2044264 	 St: c06e9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2044264----T:  2050225 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2050225----T:  2054444 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2055563----T:  2064265 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2055866----T:  2297946 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2064265----T:  2070677 	 St: c06f0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  2070677----T:  2074489 	 St: c06fb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  2074489----T:  2087844 	 St: c0700000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  2087844----T:  2106821 	 St: c071a000 Sz: 155648 	 Sm: 0 	 T: memcpy_h2d(12.813640)
F:  2106821----T:  2110251 	 St: c07c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2110251----T:  2117116 	 St: c07c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2117116----T:  2121757 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  2121757----T:  2179769 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  2179769----T:  2286265 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  2520097----T:  2523642 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(2.393653)
F:  2523642----T:  2526177 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2526178----T:  2528713 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2750864----T:  3475608 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(489.361237)
F:  2751998----T:  2754603 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752229----T:  2994309 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  2754603----T:  2762843 	 St: c02c1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  2762843----T:  2769708 	 St: c0330000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2769708----T:  2773138 	 St: c033c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2773138----T:  2777357 	 St: c0350000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  2777357----T:  2783318 	 St: c0356000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  2783318----T:  2790640 	 St: c02f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  2790640----T:  2793726 	 St: c02fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  2793726----T:  2800591 	 St: c0300000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  2800591----T:  2804021 	 St: c030c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  2804021----T:  2806821 	 St: c0360000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  2806821----T:  2814601 	 St: c0362000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  2814601----T:  2823303 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2823303----T:  2832005 	 St: c02e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2832005----T:  2848168 	 St: c0310000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  2848168----T:  2856870 	 St: c0340000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  2856870----T:  2895589 	 St: c0370000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  2895589----T:  2910347 	 St: c03c0000 Sz: 118784 	 Sm: 0 	 T: memcpy_h2d(9.964889)
F:  2910347----T:  3018255 	 St: c03dd000 Sz: 929792 	 Sm: 0 	 T: memcpy_h2d(72.861580)
F:  3018255----T:  3024667 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3024667----T:  3028479 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3028479----T:  3037181 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3037181----T:  3060853 	 St: c04f0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3060853----T:  3092046 	 St: c0540000 Sz: 262144 	 Sm: 0 	 T: memcpy_h2d(21.062120)
F:  3092046----T:  3108209 	 St: c05a0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  3108209----T:  3131881 	 St: c05d0000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  3131881----T:  3140583 	 St: c0610000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3140583----T:  3209420 	 St: c0630000 Sz: 589824 	 Sm: 0 	 T: memcpy_h2d(46.480080)
F:  3211274----T:  3217686 	 St: c06e0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3211274----T:  3453354 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3217686----T:  3221498 	 St: c06eb000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3221498----T:  3225310 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3225310----T:  3231722 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3231722----T:  3237237 	 St: c06c0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  3237237----T:  3241878 	 St: c06c9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  3241878----T:  3250580 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3250580----T:  3263468 	 St: c0700000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  3263468----T:  3282914 	 St: c0719000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  3282914----T:  3303299 	 St: c0740000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  3303299----T:  3345311 	 St: c0769000 Sz: 356352 	 Sm: 0 	 T: memcpy_h2d(28.367319)
F:  3345311----T:  3354475 	 St: c07c0000 Sz: 69632 	 Sm: 0 	 T: memcpy_h2d(6.187711)
F:  3354475----T:  3468032 	 St: c07d1000 Sz: 978944 	 Sm: 0 	 T: memcpy_h2d(76.675896)
F:  3697758----T:  3701630 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(2.614450)
F:  3701630----T:  3704165 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3704166----T:  3706701 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3928852----T:  4867053 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(633.491577)
F:  3929937----T:  3938639 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3929937----T:  4172017 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  3938639----T:  3947341 	 St: c0300000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3947341----T:  3951153 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  3951153----T:  3957565 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  3957565----T:  3966267 	 St: c02d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  3966267----T:  3973132 	 St: c02f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  3973132----T:  3976562 	 St: c02fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  3976562----T:  4000234 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4000234----T:  4038953 	 St: c0340000 Sz: 327680 	 Sm: 0 	 T: memcpy_h2d(26.143822)
F:  4038953----T:  4062625 	 St: c0390000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  4062625----T:  4083949 	 St: c03c0000 Sz: 176128 	 Sm: 0 	 T: memcpy_h2d(14.398379)
F:  4083949----T:  4185266 	 St: c03eb000 Sz: 872448 	 Sm: 0 	 T: memcpy_h2d(68.411209)
F:  4186242----T:  4193564 	 St: c04c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  4186242----T:  4428322 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4193564----T:  4196650 	 St: c04cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  4196650----T:  4203062 	 St: c04d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4203062----T:  4206874 	 St: c04db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4206874----T:  4209479 	 St: c04e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4209479----T:  4225174 	 St: c04e1000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(10.597569)
F:  4225174----T:  4228986 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4228986----T:  4257828 	 St: c0505000 Sz: 241664 	 Sm: 0 	 T: memcpy_h2d(19.474680)
F:  4257828----T:  4264240 	 St: c0540000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4264240----T:  4320370 	 St: c054b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4429412----T:  4432212 	 St: c05c0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4429643----T:  4671723 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  4432212----T:  4552830 	 St: c05c2000 Sz: 1040384 	 Sm: 0 	 T: memcpy_h2d(81.443619)
F:  4552830----T:  4556260 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  4556260----T:  4563125 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  4563125----T:  4566937 	 St: c06d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  4566937----T:  4573349 	 St: c06d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4573349----T:  4585303 	 St: c06e0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  4585303----T:  4590818 	 St: c06f7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  4590818----T:  4593618 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  4593618----T:  4623871 	 St: c0702000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(20.427414)
F:  4672808----T:  4679220 	 St: c0740000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  4679220----T:  4735350 	 St: c074b000 Sz: 479232 	 Sm: 0 	 T: memcpy_h2d(37.900066)
F:  4735350----T:  4748705 	 St: c07c0000 Sz: 106496 	 Sm: 0 	 T: memcpy_h2d(9.017555)
F:  4748705----T:  4858025 	 St: c07da000 Sz: 942080 	 Sm: 0 	 T: memcpy_h2d(73.814987)
F:  5089203----T:  5097054 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(5.301148)
F:  5097054----T:  5099589 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5099590----T:  5102125 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5324276----T:  6391164 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(720.383545)
F:  5325254----T:  5328054 	 St: c0300000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5325254----T:  5567334 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5328054----T:  5335834 	 St: c0302000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5335834----T:  5338439 	 St: c0310000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5338439----T:  5346679 	 St: c0311000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5346679----T:  5349284 	 St: c02f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  5349284----T:  5357524 	 St: c02f1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  5357524----T:  5364389 	 St: c02e0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5364389----T:  5367819 	 St: c02ec000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5367819----T:  5374684 	 St: c02c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5374684----T:  5385240 	 St: c02cc000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  5385240----T:  5401403 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  5401403----T:  5413357 	 St: c0340000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5413357----T:  5463839 	 St: c0357000 Sz: 430080 	 Sm: 0 	 T: memcpy_h2d(34.086430)
F:  5463839----T:  5491741 	 St: c03c0000 Sz: 233472 	 Sm: 0 	 T: memcpy_h2d(18.839973)
F:  5491741----T:  5586468 	 St: c03f9000 Sz: 815104 	 Sm: 0 	 T: memcpy_h2d(63.961514)
F:  5587579----T:  5594901 	 St: c04f0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  5587579----T:  5829659 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5594901----T:  5597987 	 St: c04fd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  5597987----T:  5601799 	 St: c0500000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  5601799----T:  5608211 	 St: c0505000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  5608211----T:  5611641 	 St: c04d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5611641----T:  5618506 	 St: c04d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  5618506----T:  5623147 	 St: c04c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5623147----T:  5628662 	 St: c04c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5628662----T:  5637364 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5637364----T:  5661036 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  5661036----T:  5664466 	 St: c0540000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  5664466----T:  5723890 	 St: c0544000 Sz: 507904 	 Sm: 0 	 T: memcpy_h2d(40.124241)
F:  5830718----T:  5842672 	 St: c05c0000 Sz: 94208 	 Sm: 0 	 T: memcpy_h2d(8.071573)
F:  5842672----T:  5953404 	 St: c05d7000 Sz: 954368 	 Sm: 0 	 T: memcpy_h2d(74.768402)
F:  5954202----T:  5958843 	 St: c06e0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  5954202----T:  6196282 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  5958843----T:  5964358 	 St: c06e7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5964358----T:  5972138 	 St: c06d0000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  5972138----T:  5974938 	 St: c06de000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  5974938----T:  5980899 	 St: c06c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  5980899----T:  5985118 	 St: c06ca000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  5985118----T:  5993820 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  5993820----T:  5999335 	 St: c0700000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  5999335----T:  6026297 	 St: c0709000 Sz: 225280 	 Sm: 0 	 T: memcpy_h2d(18.205267)
F:  6197262----T:  6212488 	 St: c0740000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  6212488----T:  6259676 	 St: c075e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F:  6259676----T:  6265637 	 St: c07c0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6265637----T:  6382489 	 St: c07ca000 Sz: 1007616 	 Sm: 0 	 T: memcpy_h2d(78.900742)
F:  6613314----T:  6628022 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(9.931128)
F:  6628022----T:  6630557 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6630558----T:  6633093 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6855244----T:  7999228 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(772.440247)
F:  6856274----T:  6859704 	 St: c02f0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  6856274----T:  7098354 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  6859704----T:  6866569 	 St: c02f4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6866569----T:  6870381 	 St: c02d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6870381----T:  6876793 	 St: c02d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6876793----T:  6881012 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  6881012----T:  6886973 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  6886973----T:  6895675 	 St: c02c0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  6895675----T:  6899487 	 St: c02e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  6899487----T:  6905899 	 St: c02e5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  6905899----T:  6929571 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F:  6929571----T:  6936436 	 St: c0340000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  6936436----T:  6992095 	 St: c034c000 Sz: 475136 	 Sm: 0 	 T: memcpy_h2d(37.582039)
F:  6992095----T:  7002187 	 St: c03c0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  7002187----T:  7114802 	 St: c03d3000 Sz: 970752 	 Sm: 0 	 T: memcpy_h2d(76.039841)
F:  7116320----T:  7119406 	 St: c04c0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  7116320----T:  7358400 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7119406----T:  7126728 	 St: c04c3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  7126728----T:  7129528 	 St: c04d0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7129528----T:  7143350 	 St: c04d2000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F:  7143350----T:  7153442 	 St: c04ed000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  7153442----T:  7165863 	 St: c0500000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  7165863----T:  7185778 	 St: c0518000 Sz: 163840 	 Sm: 0 	 T: memcpy_h2d(13.446996)
F:  7359549----T:  7362979 	 St: c05c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7362979----T:  7369844 	 St: c05c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7369844----T:  7382265 	 St: c0540000 Sz: 98304 	 Sm: 0 	 T: memcpy_h2d(8.386901)
F:  7382265----T:  7432277 	 St: c0558000 Sz: 425984 	 Sm: 0 	 T: memcpy_h2d(33.769073)
F:  7432277----T:  7546305 	 St: c05d0000 Sz: 983040 	 Sm: 0 	 T: memcpy_h2d(76.993919)
F:  7548681----T:  7552900 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7548681----T:  7790761 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  7552900----T:  7558861 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7558861----T:  7564822 	 St: c06e0000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F:  7564822----T:  7569041 	 St: c06ea000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F:  7569041----T:  7571841 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  7571841----T:  7579621 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  7579621----T:  7582226 	 St: c0710000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  7582226----T:  7590466 	 St: c0711000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  7590466----T:  7593896 	 St: c06d0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  7593896----T:  7600761 	 St: c06d4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  7600761----T:  7609463 	 St: c06f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  7609463----T:  7625626 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7791874----T:  7797389 	 St: c0740000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  7797389----T:  7854460 	 St: c0749000 Sz: 487424 	 Sm: 0 	 T: memcpy_h2d(38.535450)
F:  7854460----T:  7870623 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  7870623----T:  7977119 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F:  8221378----T:  8236522 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(10.225523)
F:  8236522----T:  8239057 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  8239058----T:  8241593 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  8463744----T:  9507611 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(704.839294)
F:  8465153----T:  8470668 	 St: c0300000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F:  8465153----T:  8707233 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8470668----T:  8475309 	 St: c0309000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8475309----T:  8478739 	 St: c02c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8478739----T:  8485604 	 St: c02c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8485604----T:  8488404 	 St: c0310000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8488404----T:  8496184 	 St: c0312000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  8496184----T:  8504886 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F:  8504886----T:  8520112 	 St: c02d0000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F:  8520112----T:  8522912 	 St: c02ee000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  8522912----T:  8539075 	 St: c0320000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F:  8539075----T:  8549631 	 St: c0340000 Sz: 81920 	 Sm: 0 	 T: memcpy_h2d(7.127616)
F:  8549631----T:  8601525 	 St: c0354000 Sz: 442368 	 Sm: 0 	 T: memcpy_h2d(35.039837)
F:  8601525----T:  8636481 	 St: c03c0000 Sz: 294912 	 Sm: 0 	 T: memcpy_h2d(23.602970)
F:  8636481----T:  8724147 	 St: c0408000 Sz: 753664 	 Sm: 0 	 T: memcpy_h2d(59.193787)
F:  8726124----T:  8732989 	 St: c04f0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F:  8726124----T:  8968204 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  8732989----T:  8736419 	 St: c04fc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F:  8736419----T:  8744659 	 St: c04c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  8744659----T:  8747264 	 St: c04cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  8747264----T:  8751905 	 St: c04d0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  8751905----T:  8764793 	 St: c04d7000 Sz: 102400 	 Sm: 0 	 T: memcpy_h2d(8.702229)
F:  8764793----T:  8789405 	 St: c0500000 Sz: 204800 	 Sm: 0 	 T: memcpy_h2d(16.618502)
F:  8789405----T:  8808851 	 St: c0532000 Sz: 159744 	 Sm: 0 	 T: memcpy_h2d(13.130318)
F:  8808851----T:  8858392 	 St: c0559000 Sz: 421888 	 Sm: 0 	 T: memcpy_h2d(33.451046)
F:  8969923----T:  8998295 	 St: c05c0000 Sz: 237568 	 Sm: 0 	 T: memcpy_h2d(19.157326)
F:  8998295----T:  9092551 	 St: c05fa000 Sz: 811008 	 Sm: 0 	 T: memcpy_h2d(63.643486)
F:  9095584----T:  9101996 	 St: c06d0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9095584----T:  9337664 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9101996----T:  9105808 	 St: c06db000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F:  9105808----T:  9114048 	 St: c06c0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F:  9114048----T:  9116653 	 St: c06cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  9116653----T:  9126745 	 St: c06e0000 Sz: 77824 	 Sm: 0 	 T: memcpy_h2d(6.814315)
F:  9126745----T:  9134067 	 St: c06f3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9134067----T:  9160089 	 St: c0700000 Sz: 217088 	 Sm: 0 	 T: memcpy_h2d(17.570560)
F:  9160089----T:  9166501 	 St: c0735000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F:  9166501----T:  9171142 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F:  9171142----T:  9229154 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F:  9339299----T:  9359684 	 St: c07c0000 Sz: 167936 	 Sm: 0 	 T: memcpy_h2d(13.764348)
F:  9359684----T:  9461943 	 St: c07e9000 Sz: 880640 	 Sm: 0 	 T: memcpy_h2d(69.047264)
F:  9729761----T:  9744854 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(10.191087)
F:  9744854----T:  9747389 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  9747390----T:  9749925 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  9972076----T: 11060999 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(735.261963)
F:  9973409----T:  9980731 	 St: c02c0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F:  9973409----T: 10215489 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F:  9980731----T:  9983817 	 St: c02cd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9983817----T:  9986617 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F:  9986617----T:  9994397 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F:  9994397----T:  9997483 	 St: c02d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F:  9997483----T: 10004805 	 St: c02d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 10004805----T: 10013507 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10013507----T: 10023134 	 St: c0300000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 10023134----T: 10045867 	 St: c0312000 Sz: 188416 	 Sm: 0 	 T: memcpy_h2d(15.349764)
F: 10045867----T: 10048667 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10048667----T: 10109032 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 10109032----T: 10147281 	 St: c03c0000 Sz: 323584 	 Sm: 0 	 T: memcpy_h2d(25.826469)
F: 10147281----T: 10231652 	 St: c040f000 Sz: 724992 	 Sm: 0 	 T: memcpy_h2d(56.968941)
F: 10233787----T: 10242027 	 St: c04e0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10233787----T: 10475867 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10242027----T: 10244632 	 St: c04ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10244632----T: 10251044 	 St: c0500000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10251044----T: 10254856 	 St: c050b000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10254856----T: 10261721 	 St: c04c0000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10261721----T: 10265151 	 St: c04cc000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10265151----T: 10268963 	 St: c04d0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 10268963----T: 10275375 	 St: c04d5000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10275375----T: 10284077 	 St: c04f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10284077----T: 10307749 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 10307749----T: 10322975 	 St: c0540000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(10.280891)
F: 10322975----T: 10370163 	 St: c055e000 Sz: 401408 	 Sm: 0 	 T: memcpy_h2d(31.862255)
F: 10477510----T: 10483922 	 St: c05c0000 Sz: 45056 	 Sm: 0 	 T: memcpy_h2d(4.329507)
F: 10483922----T: 10600304 	 St: c05cb000 Sz: 1003520 	 Sm: 0 	 T: memcpy_h2d(78.583389)
F: 10603425----T: 10606855 	 St: c06c0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10603425----T: 10845505 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 10606855----T: 10613720 	 St: c06c4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10613720----T: 10618794 	 St: c0710000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10618794----T: 10623868 	 St: c0718000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 10623868----T: 10626668 	 St: c0700000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 10626668----T: 10634448 	 St: c0702000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 10634448----T: 10637878 	 St: c06e0000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(2.316003)
F: 10637878----T: 10644743 	 St: c06e4000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(4.635382)
F: 10644743----T: 10653445 	 St: c06d0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 10653445----T: 10661685 	 St: c06f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 10661685----T: 10664290 	 St: c06ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 10664290----T: 10680453 	 St: c0720000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 10847093----T: 10851734 	 St: c0740000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 10851734----T: 10909746 	 St: c0747000 Sz: 495616 	 Sm: 0 	 T: memcpy_h2d(39.170830)
F: 10909746----T: 10932009 	 St: c07c0000 Sz: 184320 	 Sm: 0 	 T: memcpy_h2d(15.032411)
F: 10932009----T: 11032385 	 St: c07ed000 Sz: 864256 	 Sm: 0 	 T: memcpy_h2d(67.775826)
F: 11283149----T: 11293536 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(7.013505)
F: 11293536----T: 11296071 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 11296072----T: 11298607 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 11520758----T: 12581471 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(716.214050)
F: 11521732----T: 11524532 	 St: c02e0000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11521732----T: 11763812 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11524532----T: 11532312 	 St: c02e2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11532312----T: 11536531 	 St: c0300000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 11536531----T: 11542492 	 St: c0306000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 11542492----T: 11548007 	 St: c02d0000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11548007----T: 11552648 	 St: c02d9000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11552648----T: 11557289 	 St: c02c0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 11557289----T: 11562804 	 St: c02c7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 11562804----T: 11571506 	 St: c02f0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11571506----T: 11595178 	 St: c0310000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11595178----T: 11597978 	 St: c0340000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11597978----T: 11658343 	 St: c0342000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 11658343----T: 11683895 	 St: c03c0000 Sz: 212992 	 Sm: 0 	 T: memcpy_h2d(17.253208)
F: 11683895----T: 11780976 	 St: c03f4000 Sz: 835584 	 Sm: 0 	 T: memcpy_h2d(65.550980)
F: 11782112----T: 11785198 	 St: c0500000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 11782112----T: 12024192 	 St: c06c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 11785198----T: 11792520 	 St: c0503000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 11792520----T: 11800760 	 St: c04f0000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 11800760----T: 11803365 	 St: c04ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 11803365----T: 11812067 	 St: c04e0000 Sz: 65536 	 Sm: 0 	 T: memcpy_h2d(5.875760)
F: 11812067----T: 11821694 	 St: c04c0000 Sz: 73728 	 Sm: 0 	 T: memcpy_h2d(6.500338)
F: 11821694----T: 11829474 	 St: c04d2000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 11829474----T: 11853146 	 St: c0510000 Sz: 196608 	 Sm: 0 	 T: memcpy_h2d(15.983795)
F: 11853146----T: 11855946 	 St: c0540000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 11855946----T: 11916311 	 St: c0542000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 12025257----T: 12027862 	 St: c05c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12027862----T: 12148951 	 St: c05c1000 Sz: 1044480 	 Sm: 0 	 T: memcpy_h2d(81.761650)
F: 12149772----T: 12153991 	 St: c06c0000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12149772----T: 12271332 	 St: c08c0000 Sz: 1048576 	 Sm: 0 	 T: write_back(82.079674)
F: 12153991----T: 12159952 	 St: c06c6000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12159952----T: 12163038 	 St: c06d0000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12163038----T: 12170360 	 St: c06d3000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12170360----T: 12174172 	 St: c06e0000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12174172----T: 12187994 	 St: c06e5000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12187994----T: 12193068 	 St: c0700000 Sz: 32768 	 Sm: 0 	 T: memcpy_h2d(3.426064)
F: 12193068----T: 12220500 	 St: c0708000 Sz: 229376 	 Sm: 0 	 T: memcpy_h2d(18.522619)
F: 12220500----T: 12224719 	 St: c0970000 Sz: 24576 	 Sm: 0 	 T: memcpy_h2d(2.848751)
F: 12224719----T: 12230680 	 St: c0976000 Sz: 40960 	 Sm: 0 	 T: memcpy_h2d(4.024983)
F: 12230680----T: 12233285 	 St: c08e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 12233285----T: 12241525 	 St: c08e1000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 12272339----T: 12275139 	 St: c0740000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12272339----T: 12514419 	 St: c02c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 12275139----T: 12335504 	 St: c0742000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(40.759621)
F: 12335504----T: 12351667 	 St: c07c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12351667----T: 12458163 	 St: c07e0000 Sz: 917504 	 Sm: 0 	 T: memcpy_h2d(71.908173)
F: 12458163----T: 12462804 	 St: c0960000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 12462804----T: 12468319 	 St: c0967000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 12468319----T: 12475641 	 St: c09b0000 Sz: 53248 	 Sm: 0 	 T: memcpy_h2d(4.943957)
F: 12475641----T: 12478727 	 St: c09bd000 Sz: 12288 	 Sm: 0 	 T: memcpy_h2d(2.083727)
F: 12478727----T: 12486507 	 St: c0980000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(5.253207)
F: 12486507----T: 12489307 	 St: c098e000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(1.890614)
F: 12489307----T: 12505470 	 St: c08c0000 Sz: 131072 	 Sm: 0 	 T: memcpy_h2d(10.913572)
F: 12505470----T: 12559246 	 St: c08f0000 Sz: 458752 	 Sm: 0 	 T: memcpy_h2d(36.310600)
F: 12559246----T: 12563058 	 St: c0990000 Sz: 20480 	 Sm: 0 	 T: memcpy_h2d(2.573936)
F: 12563058----T: 12576880 	 St: c0995000 Sz: 110592 	 Sm: 0 	 T: memcpy_h2d(9.332883)
F: 12803621----T: 12806860 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(2.187036)
F: 12806860----T: 12809395 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 12809396----T: 12811931 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F: 13034082----T: 13290019 	 	 	 Kl: 21 	 Sm: 0 	 T: kernel_launch(172.813644)
F: 13035431----T: 13038036 	 St: c0360000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13035431----T: 13277511 	 St: c04c0000 Sz: 2097152 	 Sm: 0 	 T: write_back(163.457123)
F: 13038036----T: 13046276 	 St: c0361000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13046276----T: 13048881 	 St: c0380000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F: 13048881----T: 13057121 	 St: c0381000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(5.563808)
F: 13278878----T: 13283519 	 St: c06a0000 Sz: 28672 	 Sm: 0 	 T: memcpy_h2d(3.133693)
F: 13283519----T: 13289034 	 St: c06a7000 Sz: 36864 	 Sm: 0 	 T: memcpy_h2d(3.723835)
F: 13512169----T: 13515336 	 	 	 Kl: 22 	 Sm: 0 	 T: kernel_launch(2.138420)
F: 13515336----T: 13517871 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F: 13517872----T: 13520477 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13517872----T: 13526112 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13528717----T: 13531322 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13528717----T: 13536957 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F: 13539562----T: 13542167 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13539562----T: 13555257 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F: 13557862----T: 13560467 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13557862----T: 13588585 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F: 13591190----T: 13593795 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F: 13591190----T: 13623794 	 St: 0 Sz: 274432 	 Sm: 0 	 T: device_sync(22.014854)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 8574780(cycle), 5789.858398(us)
Tot_kernel_exec_time_and_fault_time: 21104040(cycle), 14249.858398(us)
Tot_memcpy_h2d_time: 6706663(cycle), 4528.469238(us)
Tot_memcpy_d2h_time: 27885(cycle), 18.828495(us)
Tot_memcpy_time: 6734548(cycle), 4547.297852(us)
Tot_devicesync_time: 108527(cycle), 73.279541(us)
Tot_writeback_time: 5447320(cycle), 3678.136475(us)
Tot_dma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 5583732(cycle), 3770.244385(us)
GPGPU-Sim: *** exit detected ***
