

================================================================
== Vivado HLS Report for 'avgpool_7x7_1'
================================================================
* Date:           Mon Sep 14 09:31:05 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 2.857 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       33|       33| 0.132 us | 0.132 us |   33|   33|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |    Module    |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+
        |p_Val2_22_sum_engine_1_fu_163  |sum_engine_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +-------------------------------+--------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       30|       30|         7|          4|          4|     7|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    292|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    110|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    122|    -|
|Register         |        -|      -|     128|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     128|    524|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------+---------+-------+---+-----+-----+
    |            Instance           |    Module    | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-------------------------------+--------------+---------+-------+---+-----+-----+
    |p_Val2_22_sum_engine_1_fu_163  |sum_engine_1  |        0|      0|  0|  110|    0|
    +-------------------------------+--------------+---------+-------+---+-----+-----+
    |Total                          |              |        0|      0|  0|  110|    0|
    +-------------------------------+--------------+---------+-------+---+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |add_ln210_1_fu_202_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln210_2_fu_213_p2       |     +    |      0|  0|  15|           8|           2|
    |add_ln210_3_fu_224_p2       |     +    |      0|  0|  15|           8|           2|
    |add_ln210_4_fu_234_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_5_fu_244_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_6_fu_254_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_7_fu_264_p2       |     +    |      0|  0|  15|           8|           3|
    |add_ln210_fu_196_p2         |     +    |      0|  0|  15|           8|           8|
    |ret_V_fu_287_p2             |     +    |      0|  0|  22|          15|          15|
    |row_fu_274_p2               |     +    |      0|  0|  12|           4|           1|
    |sum_V_fu_301_p2             |     +    |      0|  0|  21|          14|          14|
    |sub_ln1148_1_fu_400_p2      |     -    |      0|  0|  18|           1|          11|
    |sub_ln1148_fu_380_p2        |     -    |      0|  0|  22|           1|          15|
    |underflow_fu_320_p2         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln208_fu_174_p2        |   icmp   |      0|  0|  11|           4|           5|
    |or_ln340_39_fu_338_p2       |    or    |      0|  0|   2|           1|           1|
    |r_V_fu_424_p3               |  select  |      0|  0|  11|           1|          11|
    |select_ln340_526_fu_360_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln340_fu_344_p3      |  select  |      0|  0|  14|           1|          13|
    |select_ln388_fu_352_p3      |  select  |      0|  0|  15|           1|          15|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln340_317_fu_326_p2     |    xor   |      0|  0|   2|           1|           1|
    |xor_ln340_fu_332_p2         |    xor   |      0|  0|   2|           1|           2|
    |xor_ln786_10_fu_314_p2      |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 292|         113|         148|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_row_0_phi_fu_155_p4  |   9|          2|    4|          8|
    |buf_V_address0                  |  27|          5|    7|         35|
    |buf_V_address1                  |  21|          4|    7|         28|
    |p_Val2_21_reg_139               |   9|          2|   14|         28|
    |row_0_reg_151                   |   9|          2|    4|          8|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 122|         24|   38|        116|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln210_reg_436                 |   8|   0|    8|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_return                         |  11|   0|   11|          0|
    |buf_V_load_1_reg_470              |   9|   0|    9|          0|
    |buf_V_load_2_reg_485              |   9|   0|    9|          0|
    |buf_V_load_3_reg_490              |   9|   0|    9|          0|
    |buf_V_load_4_reg_500              |   9|   0|    9|          0|
    |buf_V_load_5_reg_505              |   9|   0|    9|          0|
    |buf_V_load_6_reg_515              |   9|   0|    9|          0|
    |buf_V_load_reg_465                |   9|   0|    9|          0|
    |icmp_ln208_reg_432                |   1|   0|    1|          0|
    |icmp_ln208_reg_432_pp0_iter1_reg  |   1|   0|    1|          0|
    |p_Val2_21_reg_139                 |  14|   0|   14|          0|
    |p_Val2_22_reg_520                 |  14|   0|   14|          0|
    |row_0_reg_151                     |   4|   0|    4|          0|
    |row_reg_510                       |   4|   0|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 128|   0|  128|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | avgpool_7x7.1 | return value |
|ap_return       | out |   11| ap_ctrl_hs | avgpool_7x7.1 | return value |
|buf_V_address0  | out |    7|  ap_memory |     buf_V     |     array    |
|buf_V_ce0       | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q0        |  in |    9|  ap_memory |     buf_V     |     array    |
|buf_V_address1  | out |    7|  ap_memory |     buf_V     |     array    |
|buf_V_ce1       | out |    1|  ap_memory |     buf_V     |     array    |
|buf_V_q1        |  in |    9|  ap_memory |     buf_V     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

