#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002054d71b950 .scope module, "alu_tb" "alu_tb" 2 1;
 .timescale 0 0;
v000002054d7d73d0_0 .var "a", 31 0;
v000002054d7d7470_0 .var "b", 31 0;
v000002054d7d2fa0_0 .var "op", 2 0;
v000002054d7d3040_0 .net "out", 31 0, v000002054d7d7290_0;  1 drivers
v000002054d7d30e0_0 .net "zero", 0 0, L_000002054d7d3180;  1 drivers
S_000002054d71bae0 .scope module, "uut" "alu" 2 7, 3 1 0, S_000002054d71b950;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "op";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "zero";
P_000002054d7d70c0 .param/l "alu_add" 1 3 8, C4<000>;
P_000002054d7d70f8 .param/l "alu_and" 1 3 10, C4<010>;
P_000002054d7d7130 .param/l "alu_or" 1 3 11, C4<011>;
P_000002054d7d7168 .param/l "alu_sll" 1 3 14, C4<110>;
P_000002054d7d71a0 .param/l "alu_slt" 1 3 13, C4<101>;
P_000002054d7d71d8 .param/l "alu_srl" 1 3 15, C4<111>;
P_000002054d7d7210 .param/l "alu_sub" 1 3 9, C4<001>;
P_000002054d7d7248 .param/l "alu_xor" 1 3 12, C4<100>;
L_000002054d827858 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002054d716c70_0 .net/2u *"_ivl_0", 31 0, L_000002054d827858;  1 drivers
v000002054d716eb0_0 .net "a", 31 0, v000002054d7d73d0_0;  1 drivers
v000002054d7e0e10_0 .net "b", 31 0, v000002054d7d7470_0;  1 drivers
v000002054d71bc70_0 .net "op", 2 0, v000002054d7d2fa0_0;  1 drivers
v000002054d7d7290_0 .var "out", 31 0;
v000002054d7d7330_0 .net "zero", 0 0, L_000002054d7d3180;  alias, 1 drivers
E_000002054d71ac50 .event anyedge, v000002054d71bc70_0, v000002054d716eb0_0, v000002054d7e0e10_0;
L_000002054d7d3180 .cmp/eq 32, L_000002054d827858, v000002054d7d7290_0;
    .scope S_000002054d71bae0;
T_0 ;
    %wait E_000002054d71ac50;
    %load/vec4 v000002054d71bc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %add;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %sub;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %and;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %or;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %xor;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v000002054d716eb0_0;
    %load/vec4 v000002054d7e0e10_0;
    %parti/s 6, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v000002054d7d7290_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002054d71b950;
T_1 ;
    %vpi_call 2 16 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002054d71b950 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 61455, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 4080, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4080, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 61455, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 43690, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 21845, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4294967291, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v000002054d7d73d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000002054d7d7470_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000002054d7d2fa0_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sim/alu_tb.v";
    "src/alu.v";
