// Seed: 1811814289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd40
) (
    output supply1 id_0,
    input wor id_1,
    input supply0 id_2,
    output wand id_3,
    input wand id_4,
    input wor id_5,
    input tri1 id_6,
    input uwire id_7,
    input wand id_8,
    output tri1 id_9,
    input wor id_10,
    input uwire id_11,
    output supply1 id_12,
    input tri _id_13,
    input wor id_14,
    input tri id_15,
    input uwire id_16,
    output supply0 id_17
);
  logic [1  -  id_13 : -1] id_19;
  ;
  wire [-1 : 1 'h0] id_20;
  assign id_19 = 1'h0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_19,
      id_19,
      id_19,
      id_20,
      id_19
  );
endmodule
