Source Block: hdl/library/spi_engine/axi_spi_engine/axi_spi_engine.v@335:345@HdlStmAssign
                        sync_id_pending <= 1'b0;
                end
        end
end

assign sync_ready = 1'b1;

generate if (ASYNC_SPI_CLK) begin

wire spi_reset;
ad_rst i_spi_resetn (

Diff Content:
- 340 assign sync_ready = 1'b1;

Clone Blocks:
