// Seed: 3428423381
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wor id_4;
  inout wire id_3;
  input wire id_2;
  assign module_1.id_13 = 0;
  output wire id_1;
  assign id_4 = -1;
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    output tri1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    input wand id_7,
    input wand id_8,
    output uwire id_9
    , id_29,
    output tri id_10,
    input supply0 id_11,
    inout wor id_12,
    output supply1 id_13,
    input supply1 id_14,
    output wire id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri1 id_18,
    input wor id_19,
    output wor id_20,
    input supply1 id_21,
    output tri id_22,
    input tri1 id_23,
    output supply1 id_24,
    output wire id_25,
    input tri1 id_26,
    input uwire id_27
);
  wire id_30;
  ;
  wire id_31;
  logic [1 : 1] id_32, id_33, id_34, id_35, id_36, id_37, id_38 = 1, id_39;
  module_0 modCall_1 (
      id_36,
      id_30,
      id_36,
      id_39,
      id_30,
      id_39
  );
endmodule
