# Long Channel Model

# Metal-Oxide-Semiconductor (MOS)

![](img/lec-02-modelling_0.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# MOS Capacitor

![](img/lec-02-modelling_1.png)

Quelle: Microelectronics\, Razavi

# fig_02_01

![](img/lec-02-modelling_2.png)

Quelle: Microelectronics\, Razavi

# Structure and Symbol

![](img/lec-02-modelling_3.png)

Quelle: Microelectronics\, Razavi

# Basic Processing

Start with wafer at current step

Spin on a photo <span style="color:#df0202">resist \(PR\)</span>

_Photons_  that entered \(through mask\) here allow selective  <span style="color:#df0202">PR</span>  removal

Pattern photoresist with mask

Pattern transfer to underling layer\.  In this case an  <span style="color:#0000ff">ETCH</span>  of the  <span style="color:#0000ff">blue layer</span>

Step specific processingetch\, implant\, etc\.\.\.

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

# Making Transistors - 1

N\-well

counter\-doped

P\-type

wafer material

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

# Making Wires - 1

<span style="color:#000000">Deposit</span>

<span style="color:#000000">Dielectric</span>

<span style="color:#000000">Etch metal</span>

<span style="color:#000000">trenches</span>

<span style="color:#000000">Etch </span>

<span style="color:#000000">via </span>

<span style="color:#000000">trench</span>

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

Same steps can be repeated to add additional metal layers

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

# Device Cross Section

# BJT vs. MOSFET

![](img/lec-02-modelling_5.png)

Quelle: Microelectronics\, Razavi

# npn vs. nMOS

Quelle: Elektronische Bauelemente\, Reisch

# Operation Regions

![](img/lec-02-modelling_7.png)

Quelle: Microelectronics\, Razavi

# Linear Region / Triode Region

![](img/lec-02-modelling_8.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Pinch-off

![](img/lec-02-modelling_9.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Pinch-Off

* Effective voltage across channel is VGS \- Vt
  * After channel charge goes to 0\, there is a high lateral field that ‘sweeps’ the carriers to the drain <span style="color:#cc0000">\*</span> \, and drops the extra voltage \(this is a depletion region of the drain junction\)
* To first order\, current becomes independent of VDS


Voltage at the end of channel

Is fixed at VGS\-Vt

<span style="color:#cc0000">\*</span> It is important to remember what a reverse biased PN junction does to minority carriers\.

Electrons \(in the p\-type material\) get swept back into the n\-region

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# 1. Ord. IV Curve (1)

![](img/lec-02-modelling_10.jpg)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

For VDS/2 << VGS\-Vt\, this looks a lot like a linear resistor: I=1/R x V

Lets plot this IV relationship \.\.\.

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Plot 1. Ord. IV Curve

* Something is wrong here\.\.\.
  * Current should never decrease with increasing VDS
* What happens when VDS>VGS\-Vt?
  * VGD = VGS\-VDS becomes less than Vt\, i\.e\. no more channel
  * Pinch\-off effect
  * 2D Poisson equation


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Saturation

![](img/lec-02-modelling_11.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Modified Plot and Equations

Trioden Bereich:

Aktiver Bereich:

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Modell 1. Order

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Model Limitations (1)

* The above equations constitute the most basic MOS IV model
  * "Long channel model"\, "quadratic model"\, "low field model"
* Unfortunately this model doesn't describe modern MOSFETS accurately
  * Pushing towards extremely small geometries has resulted in very high electric fields
    * Some of the previous assumptions become invalid
  * Around VGS=Vt the device physics become very complex\, and our simply derivation also loses accuracy
    * In ANS\, we restrict VGS ≥ Vt \+ 150mV to avoid pitfalls due to non\-physical model behavior around this region \(more later\)


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

_Key point_ : We will NOT treat Sub\-threshold behavior in ANS\.

Below Vt current does NOT go to zero\.  It does however fall of exponentially with VGS<Vt\.  For ultra\-low\-power circuits this can be a good thing\, but…

Design equations are messy in the transition region

I want you to be able to easily get the right answers\, ones that you fully understand\, before doing more complex modeling \(either sub\-threshold or 2nd/3rd\-order MOS models above Vt\)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.



* Despite its shortcomings in terms of accuracy\, we will use this simple model in ANS to develop basic circuit intuition
  * Important to note that working with a more complicated and accurate model changes only the numbers\, not the fundamental design tradeoffs and considerations
* Let’s look at some examples of our model \(so far\) and parameter dependencies\.


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# MOS Level 1 Equations

_SPICE Parameter_ :

VTO

TOX

KP

LAMBDA \(λ\)

GAMMA \(γ\)

PHI \(2φ\)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# IDS-VDS Plots - Sättigungsregion

# Summary of Parameters

<span style="color:#cc0000"> __\(Can you change them ??\)__ </span>

_Design Parameter_      <span style="color:#cc0000"> __versus__ </span>

W \(immer\)

L \(überwiegend ja\)

VGS\-VT \(immer\)

_Technologie_  _ Parameter_

VT \(nur mit VBS …noch nicht\!\)

tox \(niemals\) \-\-> Cox \(niemals\)

KP \(niemals\)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# p-Channel MOSFET

Sometimes the notation gets confusing and math can also be messy \(minus signs all over the place\)

One easy “fix” is to use the N\-Channel equations and simply use VSG and VSD as  _positive potentials_ \.  Also Vt=|VtP|\(they obviously must be positive since the source potential is at the highest value…VDD\)

Quelle: EE114\, B\. Murmann\, Stanford Univ\.
