
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Generic asynchronous fifo for use in a variety of devices.</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">   9: module prim_fifo_async #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   parameter  int unsigned Width  = 16,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   parameter  int unsigned Depth  = 3,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  12:   localparam int unsigned DepthW = $clog2(Depth+1) // derived parameter representing [0..Depth]</pre>
<pre style="margin:0; padding:0 ">  13: ) (</pre>
<pre style="margin:0; padding:0 ">  14:   // write port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   input                  clk_wr_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  16:   input                  rst_wr_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  17:   input                  wvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   output                 wready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input [Width-1:0]      wdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  20:   output [DepthW-1:0]    wdepth,</pre>
<pre style="margin:0; padding:0 ">  21: </pre>
<pre style="margin:0; padding:0 ">  22:   // read port</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input                  clk_rd_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  24:   input                  rst_rd_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  25:   output                 rvalid,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input                  rready,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  27:   output [Width-1:0]     rdata,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  28:   output [DepthW-1:0]    rdepth</pre>
<pre style="margin:0; padding:0 ">  29: );</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="margin:0; padding:0 ">  31:   `ASSERT_INIT(paramCheckDepth,  Depth >= 3)</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   localparam int unsigned PTRV_W = $clog2(Depth);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  34:   localparam logic [PTRV_W-1:0] DepthMinus1 = PTRV_W'(Depth - 1);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  35:   localparam int unsigned PTR_WIDTH = PTRV_W+1;</pre>
<pre style="margin:0; padding:0 ">  36: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic [PTR_WIDTH-1:0]    fifo_wptr, fifo_rptr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [PTR_WIDTH-1:0]    fifo_wptr_sync_combi,   fifo_rptr_sync;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [PTR_WIDTH-1:0]    fifo_wptr_gray_sync,    fifo_rptr_gray_sync;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [PTR_WIDTH-1:0]    fifo_wptr_gray,         fifo_rptr_gray;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic                    fifo_incr_wptr, fifo_incr_rptr, empty;</pre>
<pre style="margin:0; padding:0 ">  42: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  43:   logic full_wclk, full_rclk;</pre>
<pre style="margin:0; padding:0 ">  44: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  45:   assign wready = !full_wclk;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   assign rvalid = !empty;</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="margin:0; padding:0 ">  48:   // create the write and read pointers</pre>
<pre style="margin:0; padding:0 ">  49: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  50:   assign fifo_incr_wptr = wvalid & wready;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   assign fifo_incr_rptr = rvalid & rready;</pre>
<pre style="margin:0; padding:0 ">  52: </pre>
<pre style="margin:0; padding:0 ">  53:   ///////////////////</pre>
<pre style="margin:0; padding:0 ">  54:   // write pointer //</pre>
<pre style="margin:0; padding:0 ">  55:   ///////////////////</pre>
<pre style="margin:0; padding:0 ">  56: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:     if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  59:       fifo_wptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:     end else if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:       if (fifo_wptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:         fifo_wptr <= {~fifo_wptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:         fifo_wptr <= fifo_wptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="margin:0; padding:0 ">  65:     end</pre>
<pre style="margin:0; padding:0 ">  66:   end</pre>
<pre style="margin:0; padding:0 ">  67: </pre>
<pre style="margin:0; padding:0 ">  68:   // gray-coded version</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:   always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:       fifo_wptr_gray <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     end else if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:       if (fifo_wptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:         fifo_wptr_gray <= dec2gray({~fifo_wptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:         fifo_wptr_gray <= dec2gray(fifo_wptr + {{(PTR_WIDTH-1){1'b0}},1'b1});</pre>
<pre style="margin:0; padding:0 ">  77:       end</pre>
<pre style="margin:0; padding:0 ">  78:     end</pre>
<pre style="margin:0; padding:0 ">  79: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:   prim_flop_2sync #(.Width(PTR_WIDTH)) sync_wptr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .clk_i    (clk_rd_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:     .rst_ni   (rst_rd_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  83:     .d        (fifo_wptr_gray),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  84:     .q        (fifo_wptr_gray_sync));</pre>
<pre style="margin:0; padding:0 ">  85: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:   assign fifo_wptr_sync_combi = gray2dec(fifo_wptr_gray_sync);</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:   //////////////////</pre>
<pre style="margin:0; padding:0 ">  89:   // read pointer //</pre>
<pre style="margin:0; padding:0 ">  90:   //////////////////</pre>
<pre style="margin:0; padding:0 ">  91: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  92:   always_ff @(posedge clk_rd_i or negedge rst_rd_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  93:     if (!rst_rd_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:       fifo_rptr <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:     end else if (fifo_incr_rptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:       if (fifo_rptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:         fifo_rptr <= {~fifo_rptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:         fifo_rptr <= fifo_rptr + {{(PTR_WIDTH-1){1'b0}},1'b1};</pre>
<pre style="margin:0; padding:0 "> 100:     end</pre>
<pre style="margin:0; padding:0 "> 101:   end</pre>
<pre style="margin:0; padding:0 "> 102: </pre>
<pre style="margin:0; padding:0 "> 103:   // gray-coded version</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 104:   always_ff @(posedge clk_rd_i or negedge rst_rd_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     if (!rst_rd_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:       fifo_rptr_gray <= {(PTR_WIDTH){1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     end else if (fifo_incr_rptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:       if (fifo_rptr[PTR_WIDTH-2:0] == DepthMinus1) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:         fifo_rptr_gray <= dec2gray({~fifo_rptr[PTR_WIDTH-1],{(PTR_WIDTH-1){1'b0}}});</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:       end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:         fifo_rptr_gray <= dec2gray(fifo_rptr + {{(PTR_WIDTH-1){1'b0}},1'b1});</pre>
<pre style="margin:0; padding:0 "> 112:       end</pre>
<pre style="margin:0; padding:0 "> 113:     end</pre>
<pre style="margin:0; padding:0 "> 114: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   prim_flop_2sync #(.Width(PTR_WIDTH)) sync_rptr (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 116:     .clk_i    (clk_wr_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 117:     .rst_ni   (rst_wr_ni),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 118:     .d        (fifo_rptr_gray),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 119:     .q        (fifo_rptr_gray_sync));</pre>
<pre style="margin:0; padding:0 "> 120: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   always_ff @(posedge clk_wr_i or negedge rst_wr_ni)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:     if (!rst_wr_ni) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:       fifo_rptr_sync <= {PTR_WIDTH{1'b0}};</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:     end else begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:       fifo_rptr_sync <= gray2dec(fifo_rptr_gray_sync);</pre>
<pre style="margin:0; padding:0 "> 126:     end</pre>
<pre style="margin:0; padding:0 "> 127: </pre>
<pre style="margin:0; padding:0 "> 128:   //////////////////</pre>
<pre style="margin:0; padding:0 "> 129:   // empty / full //</pre>
<pre style="margin:0; padding:0 "> 130:   //////////////////</pre>
<pre style="margin:0; padding:0 "> 131: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   assign  full_wclk = (fifo_wptr == (fifo_rptr_sync ^ {1'b1,{(PTR_WIDTH-1){1'b0}}}));</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   assign  full_rclk = (fifo_wptr_sync_combi == (fifo_rptr ^ {1'b1,{(PTR_WIDTH-1){1'b0}}}));</pre>
<pre style="margin:0; padding:0 "> 134: </pre>
<pre style="margin:0; padding:0 "> 135:   // Current depth in the write clock side</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic  wptr_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic  rptr_sync_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic  [PTRV_W-1:0] wptr_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic  [PTRV_W-1:0] rptr_sync_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   assign wptr_msb = fifo_wptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   assign rptr_sync_msb = fifo_rptr_sync[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   assign wptr_value = fifo_wptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   assign rptr_sync_value = fifo_rptr_sync[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   assign wdepth = (full_wclk) ? DepthW'(Depth) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:                   (wptr_msb == rptr_sync_msb) ? DepthW'(wptr_value) - DepthW'(rptr_sync_value) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:                   (DepthW'(Depth) - DepthW'(rptr_sync_value) + DepthW'(wptr_value)) ;</pre>
<pre style="margin:0; padding:0 "> 147: </pre>
<pre style="margin:0; padding:0 "> 148:   // Same again in the read clock side</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   assign empty = (fifo_wptr_sync_combi ==  fifo_rptr);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic  rptr_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic  wptr_sync_msb;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic  [PTRV_W-1:0] rptr_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic  [PTRV_W-1:0] wptr_sync_value;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   assign wptr_sync_msb = fifo_wptr_sync_combi[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   assign rptr_msb = fifo_rptr[PTR_WIDTH-1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   assign wptr_sync_value = fifo_wptr_sync_combi[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   assign rptr_value = fifo_rptr[0+:PTRV_W];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   assign rdepth = (full_rclk) ? DepthW'(Depth) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:                   (wptr_sync_msb == rptr_msb) ? DepthW'(wptr_sync_value) - DepthW'(rptr_value) :</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:                   (DepthW'(Depth) - DepthW'(rptr_value) + DepthW'(wptr_sync_value)) ;</pre>
<pre style="margin:0; padding:0 "> 161: </pre>
<pre style="margin:0; padding:0 "> 162:   /////////////</pre>
<pre style="margin:0; padding:0 "> 163:   // storage //</pre>
<pre style="margin:0; padding:0 "> 164:   /////////////</pre>
<pre style="margin:0; padding:0 "> 165: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic [Width-1:0] storage [Depth];</pre>
<pre style="margin:0; padding:0 "> 167: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   always_ff @(posedge clk_wr_i)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:     if (fifo_incr_wptr) begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:       storage[fifo_wptr[PTR_WIDTH-2:0]] <= wdata;</pre>
<pre style="margin:0; padding:0 "> 171:     end</pre>
<pre style="margin:0; padding:0 "> 172: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   assign rdata = storage[fifo_rptr[PTR_WIDTH-2:0]];</pre>
<pre style="margin:0; padding:0 "> 174: </pre>
<pre style="margin:0; padding:0 "> 175:   // gray code conversion functions.  algorithm walks up from 0..N-1</pre>
<pre style="margin:0; padding:0 "> 176:   // then flips the upper bit and walks down from N-1 to 0.</pre>
<pre style="margin:0; padding:0 "> 177: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   function automatic [PTR_WIDTH-1:0] dec2gray(input logic [PTR_WIDTH-1:0] decval);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:     logic [PTR_WIDTH-1:0] decval_sub;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:     logic [PTR_WIDTH-2:0] decval_in;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:     logic                 unused_decval_msb;</pre>
<pre style="margin:0; padding:0 "> 182: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:     decval_sub = Depth - {1'b0,decval[PTR_WIDTH-2:0]} - 1'b1;</pre>
<pre style="margin:0; padding:0 "> 184: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:     {unused_decval_msb, decval_in} = decval[PTR_WIDTH-1] ? decval_sub : decval;</pre>
<pre style="margin:0; padding:0 "> 186:     // Was done in two assigns for low bits and top bit</pre>
<pre style="margin:0; padding:0 "> 187:     // but that generates a (bogus) verilator warning, so do in one assign</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:     dec2gray = {decval[PTR_WIDTH-1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:                 {1'b0,decval_in[PTR_WIDTH-2:1]} ^ decval_in[PTR_WIDTH-2:0]};</pre>
<pre style="margin:0; padding:0 "> 190:   endfunction</pre>
<pre style="margin:0; padding:0 "> 191: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   function automatic [PTR_WIDTH-1:0] gray2dec(input logic [PTR_WIDTH-1:0] grayval);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:     logic [PTR_WIDTH-2:0] dec_tmp, dec_tmp_sub;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:     logic                 unused_decsub_msb;</pre>
<pre style="margin:0; padding:0 "> 195: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:     dec_tmp[PTR_WIDTH-2] = grayval[PTR_WIDTH-2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:     for (int i = PTR_WIDTH-3; i >= 0; i--)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:       dec_tmp[i] = dec_tmp[i+1]^grayval[i];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:     {unused_decsub_msb, dec_tmp_sub} = Depth - {1'b0,dec_tmp} - 1'b1;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:     if (grayval[PTR_WIDTH-1])</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:       gray2dec = {1'b1,dec_tmp_sub};</pre>
<pre style="margin:0; padding:0 "> 202:     else</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:       gray2dec = {1'b0,dec_tmp};</pre>
<pre style="margin:0; padding:0 "> 204:   endfunction</pre>
<pre style="margin:0; padding:0 "> 205: </pre>
<pre style="margin:0; padding:0 "> 206:   // TODO: assertions on full, empty, gray transitions</pre>
<pre style="margin:0; padding:0 "> 207: </pre>
<pre style="margin:0; padding:0 "> 208: endmodule</pre>
<pre style="margin:0; padding:0 "> 209: </pre>
</body>
</html>
