Source Block: serv/rtl/serv_csr.v@36:46@HdlIdDef
    */

   reg 		    mstatus;
   reg 		    mstatus_mie;
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;

Diff Content:
- 41    reg [31:0] 	    mtvec    = 32'h0;

Clone Blocks:
Clone Blocks 1:
serv/rtl/serv_csr.v@40:50
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;



Clone Blocks 2:
serv/rtl/serv_csr.v@38:48
   reg 		    mstatus;
   reg 		    mstatus_mie;
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;

Clone Blocks 3:
serv/rtl/serv_csr.v@34:44
    342 mcause R
    343 mtval
    */

   reg 		    mstatus;
   reg 		    mstatus_mie;
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;

Clone Blocks 4:
serv/rtl/serv_csr.v@43:53
   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;


   wire 	csr_in;
   wire 	csr_out;


Clone Blocks 5:
serv/rtl/serv_csr.v@35:45
    343 mtval
    */

   reg 		    mstatus;
   reg 		    mstatus_mie;
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;

Clone Blocks 6:
serv/rtl/serv_csr.v@39:49
   reg 		    mstatus_mie;
   reg 		    mie_mtie;
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;


Clone Blocks 7:
serv/rtl/serv_csr.v@42:52

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;


   wire 	csr_in;
   wire 	csr_out;

Clone Blocks 8:
serv/rtl/serv_csr.v@41:51
   reg [31:0] 	    mtvec    = 32'h0;

   reg [31:0] 	mscratch;
   reg [31:0] 	mepc;
   reg 		mcause31;
   reg [3:0] 	mcause3_0;
   wire 	mcause;
   reg [31:0] 	mtval;


   wire 	csr_in;

