HelpInfo,C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_PolarFire_v2.2\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:TOP
Implementation;Synthesis||null||@W:Net resetn_rx_s is not declared.||TOP.srr(77);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/77||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||null||@W:Net addr_beat is not declared.||TOP.srr(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/149||DWC_UpConv_AChannel.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/447
Implementation;Synthesis||null||@W:Net mask is not declared.||TOP.srr(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/150||DWC_UpConv_AChannel.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/451
Implementation;Synthesis||null||@W:Net FIXED is not declared.||TOP.srr(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/151||DWC_UpConv_AChannel.v(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/471
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_WRTRANS_MAX on the instance and using locally defined value||TOP.srr(394);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/394||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam OPEN_RDTRANS_MAX on the instance and using locally defined value||TOP.srr(395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/395||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_BASE_VEC on the instance and using locally defined value||TOP.srr(396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/396||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_BASE_VEC on the instance and using locally defined value||TOP.srr(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/397||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_BASE_VEC on the instance and using locally defined value||TOP.srr(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/398||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_BASE_VEC on the instance and using locally defined value||TOP.srr(399);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/399||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_BASE_VEC on the instance and using locally defined value||TOP.srr(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/400||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_BASE_VEC on the instance and using locally defined value||TOP.srr(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/401||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_BASE_VEC on the instance and using locally defined value||TOP.srr(402);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/402||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_BASE_VEC on the instance and using locally defined value||TOP.srr(403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/403||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_BASE_VEC on the instance and using locally defined value||TOP.srr(404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/404||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_BASE_VEC on the instance and using locally defined value||TOP.srr(405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/405||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_BASE_VEC on the instance and using locally defined value||TOP.srr(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/406||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_BASE_VEC on the instance and using locally defined value||TOP.srr(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/407||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_BASE_VEC on the instance and using locally defined value||TOP.srr(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/408||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_BASE_VEC on the instance and using locally defined value||TOP.srr(409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/409||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_BASE_VEC on the instance and using locally defined value||TOP.srr(410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/410||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_BASE_VEC on the instance and using locally defined value||TOP.srr(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/411||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_BASE_VEC on the instance and using locally defined value||TOP.srr(412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/412||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_BASE_VEC on the instance and using locally defined value||TOP.srr(413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/413||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_BASE_VEC on the instance and using locally defined value||TOP.srr(414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/414||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_BASE_VEC on the instance and using locally defined value||TOP.srr(415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/415||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_BASE_VEC on the instance and using locally defined value||TOP.srr(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/416||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_BASE_VEC on the instance and using locally defined value||TOP.srr(417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/417||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_BASE_VEC on the instance and using locally defined value||TOP.srr(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/418||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_BASE_VEC on the instance and using locally defined value||TOP.srr(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/419||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_BASE_VEC on the instance and using locally defined value||TOP.srr(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/420||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_BASE_VEC on the instance and using locally defined value||TOP.srr(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/421||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_BASE_VEC on the instance and using locally defined value||TOP.srr(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/422||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_BASE_VEC on the instance and using locally defined value||TOP.srr(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/423||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_BASE_VEC on the instance and using locally defined value||TOP.srr(424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/424||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_BASE_VEC on the instance and using locally defined value||TOP.srr(425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/425||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_BASE_VEC on the instance and using locally defined value||TOP.srr(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/426||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_BASE_VEC on the instance and using locally defined value||TOP.srr(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/427||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam UPPER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/428||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam LOWER_COMPARE_BIT on the instance and using locally defined value||TOP.srr(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/429||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MIN_VEC on the instance and using locally defined value||TOP.srr(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/430||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MIN_VEC on the instance and using locally defined value||TOP.srr(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/431||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MIN_VEC on the instance and using locally defined value||TOP.srr(432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/432||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MIN_VEC on the instance and using locally defined value||TOP.srr(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/433||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MIN_VEC on the instance and using locally defined value||TOP.srr(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/434||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MIN_VEC on the instance and using locally defined value||TOP.srr(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/435||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MIN_VEC on the instance and using locally defined value||TOP.srr(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/436||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MIN_VEC on the instance and using locally defined value||TOP.srr(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/437||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MIN_VEC on the instance and using locally defined value||TOP.srr(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/438||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MIN_VEC on the instance and using locally defined value||TOP.srr(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/439||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MIN_VEC on the instance and using locally defined value||TOP.srr(440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/440||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MIN_VEC on the instance and using locally defined value||TOP.srr(441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/441||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MIN_VEC on the instance and using locally defined value||TOP.srr(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/442||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MIN_VEC on the instance and using locally defined value||TOP.srr(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/443||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MIN_VEC on the instance and using locally defined value||TOP.srr(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/444||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MIN_VEC on the instance and using locally defined value||TOP.srr(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/445||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MIN_VEC on the instance and using locally defined value||TOP.srr(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/446||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MIN_VEC on the instance and using locally defined value||TOP.srr(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/447||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MIN_VEC on the instance and using locally defined value||TOP.srr(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/448||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MIN_VEC on the instance and using locally defined value||TOP.srr(449);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/449||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MIN_VEC on the instance and using locally defined value||TOP.srr(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/450||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MIN_VEC on the instance and using locally defined value||TOP.srr(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/451||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MIN_VEC on the instance and using locally defined value||TOP.srr(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/452||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MIN_VEC on the instance and using locally defined value||TOP.srr(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/453||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MIN_VEC on the instance and using locally defined value||TOP.srr(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/454||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MIN_VEC on the instance and using locally defined value||TOP.srr(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/455||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MIN_VEC on the instance and using locally defined value||TOP.srr(456);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/456||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MIN_VEC on the instance and using locally defined value||TOP.srr(457);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/457||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MIN_VEC on the instance and using locally defined value||TOP.srr(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/458||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MIN_VEC on the instance and using locally defined value||TOP.srr(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/459||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MIN_VEC on the instance and using locally defined value||TOP.srr(460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/460||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MIN_VEC on the instance and using locally defined value||TOP.srr(461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/461||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT0_MAX_VEC on the instance and using locally defined value||TOP.srr(462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/462||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT1_MAX_VEC on the instance and using locally defined value||TOP.srr(463);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/463||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT2_MAX_VEC on the instance and using locally defined value||TOP.srr(464);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/464||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT3_MAX_VEC on the instance and using locally defined value||TOP.srr(465);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/465||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT4_MAX_VEC on the instance and using locally defined value||TOP.srr(466);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/466||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT5_MAX_VEC on the instance and using locally defined value||TOP.srr(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/467||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT6_MAX_VEC on the instance and using locally defined value||TOP.srr(468);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/468||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT7_MAX_VEC on the instance and using locally defined value||TOP.srr(469);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/469||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT8_MAX_VEC on the instance and using locally defined value||TOP.srr(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/470||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT9_MAX_VEC on the instance and using locally defined value||TOP.srr(471);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/471||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT10_MAX_VEC on the instance and using locally defined value||TOP.srr(472);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/472||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT11_MAX_VEC on the instance and using locally defined value||TOP.srr(473);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/473||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT12_MAX_VEC on the instance and using locally defined value||TOP.srr(474);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/474||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT13_MAX_VEC on the instance and using locally defined value||TOP.srr(475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/475||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT14_MAX_VEC on the instance and using locally defined value||TOP.srr(476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/476||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT15_MAX_VEC on the instance and using locally defined value||TOP.srr(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/477||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT16_MAX_VEC on the instance and using locally defined value||TOP.srr(478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/478||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT17_MAX_VEC on the instance and using locally defined value||TOP.srr(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/479||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT18_MAX_VEC on the instance and using locally defined value||TOP.srr(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/480||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT19_MAX_VEC on the instance and using locally defined value||TOP.srr(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/481||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT20_MAX_VEC on the instance and using locally defined value||TOP.srr(482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/482||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT21_MAX_VEC on the instance and using locally defined value||TOP.srr(483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/483||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT22_MAX_VEC on the instance and using locally defined value||TOP.srr(484);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/484||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT23_MAX_VEC on the instance and using locally defined value||TOP.srr(485);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/485||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT24_MAX_VEC on the instance and using locally defined value||TOP.srr(486);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/486||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT25_MAX_VEC on the instance and using locally defined value||TOP.srr(487);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/487||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT26_MAX_VEC on the instance and using locally defined value||TOP.srr(488);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/488||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT27_MAX_VEC on the instance and using locally defined value||TOP.srr(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/489||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT28_MAX_VEC on the instance and using locally defined value||TOP.srr(490);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/490||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT29_MAX_VEC on the instance and using locally defined value||TOP.srr(491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/491||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT30_MAX_VEC on the instance and using locally defined value||TOP.srr(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/492||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis||null||@W:Ignoring localparam SLOT31_MAX_VEC on the instance and using locally defined value||TOP.srr(493);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/493||AXI_INTERCONNECT.v(1874);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\AXI_INTERCONNECT\AXI_INTERCONNECT.v'/linenumber/1874
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/507||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/48
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/508||Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v(47);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Init_Monitor\Init_Monitor_0\Init_Monitor_Init_Monitor_0_PF_INIT_MONITOR.v'/linenumber/47
Implementation;Synthesis|| CL168 ||@W:Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(512);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/512||RCOSC_RCOSC_0_PF_OSC.v(15);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\RCOSC\RCOSC_0\RCOSC_RCOSC_0_PF_OSC.v'/linenumber/15
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(558);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/558||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(595);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/595||coreahblite_masterstage.v(625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v'/linenumber/625
Implementation;Synthesis|| CG360 ||@W:Removing wire IA_PRDATA, as there is no assignment to it.||TOP.srr(841);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/841||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||TOP.srr(849);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/849||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||null||@W:Index into variable txfifo_dhold could be out of range - a simulation mismatch is possible||TOP.srr(889);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/889||spi_chanctrl.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/132
Implementation;Synthesis|| CG133 ||@W:Object resetn_rx_d is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/890||spi_chanctrl.v(195);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/195
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_p, as there is no assignment to it.||TOP.srr(891);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/891||spi_chanctrl.v(196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/196
Implementation;Synthesis|| CG360 ||@W:Removing wire resetn_rx_r, as there is no assignment to it.||TOP.srr(892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/892||spi_chanctrl.v(200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/200
Implementation;Synthesis|| CG133 ||@W:Object stxs_txready_at_ssel_temp is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(893);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/893||spi_chanctrl.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/222
Implementation;Synthesis|| CL169 ||@W:Pruning unused register msrxs_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(894);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/894||spi_chanctrl.v(1130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register stxs_oen. Make sure that there are no unused intermediate registers.||TOP.srr(895);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/895||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis|| CL169 ||@W:Pruning unused register spi_ssel_neg. Make sure that there are no unused intermediate registers.||TOP.srr(896);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/896||spi_chanctrl.v(719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/719
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_bitcnt[4:0]. Make sure that there are no unused intermediate registers.||TOP.srr(897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/897||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL169 ||@W:Pruning unused register mtx_ssel. Make sure that there are no unused intermediate registers.||TOP.srr(898);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/898||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element cfg_enable_P1. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(899);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/899||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 16 of HADDR_d[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1099||CoreAHBLSRAM_AHBLSramIf.v(177);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v'/linenumber/177
Implementation;Synthesis|| CG133 ||@W:Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1112||CoreAHBLSRAM_SramCtrlIf.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/112
Implementation;Synthesis|| CG133 ||@W:Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1113||CoreAHBLSRAM_SramCtrlIf.v(113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/113
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_0, as there is no assignment to it.||TOP.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1114||CoreAHBLSRAM_SramCtrlIf.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/120
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_1, as there is no assignment to it.||TOP.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1115||CoreAHBLSRAM_SramCtrlIf.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/121
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_2, as there is no assignment to it.||TOP.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1116||CoreAHBLSRAM_SramCtrlIf.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/122
Implementation;Synthesis|| CG360 ||@W:Removing wire u_BUSY_all_3, as there is no assignment to it.||TOP.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1117||CoreAHBLSRAM_SramCtrlIf.v(123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/123
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_0, as there is no assignment to it.||TOP.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1118||CoreAHBLSRAM_SramCtrlIf.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/124
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_1, as there is no assignment to it.||TOP.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1119||CoreAHBLSRAM_SramCtrlIf.v(125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/125
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_2, as there is no assignment to it.||TOP.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1120||CoreAHBLSRAM_SramCtrlIf.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/126
Implementation;Synthesis|| CG360 ||@W:Removing wire l_BUSY_all_3, as there is no assignment to it.||TOP.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1121||CoreAHBLSRAM_SramCtrlIf.v(127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\LSRAM_64kBytes\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v'/linenumber/127
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1158||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis||null||@W:Index into variable tx_byte could be out of range - a simulation mismatch is possible||TOP.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1159||Tx_async.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\Tx_async.v'/linenumber/66
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1172||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit receive_full_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1173||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL169 ||@W:Pruning unused register receive_full_int. Make sure that there are no unused intermediate registers.||TOP.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1174||Rx_async.v(501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\Rx_async.v'/linenumber/501
Implementation;Synthesis|| CL168 ||@W:Removing instance GND_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1186||fifo_256x8_g5.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/238
Implementation;Synthesis|| CL168 ||@W:Removing instance VCC_1_net because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1187||fifo_256x8_g5.v(237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/237
Implementation;Synthesis|| CG360 ||@W:Removing wire AEMPTY, as there is no assignment to it.||TOP.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1201||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG360 ||@W:Removing wire AFULL, as there is no assignment to it.||TOP.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1202||fifo_256x8_g5.v(48);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\fifo_256x8_g5.v'/linenumber/48
Implementation;Synthesis|| CG133 ||@W:Object data_ready is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1203||CoreUART.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/136
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.||TOP.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1204||CoreUART.v(341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUART.v'/linenumber/341
Implementation;Synthesis|| CG133 ||@W:Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1221||CoreUARTapb.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\UART\UART_0\rtl\vlog\core\CoreUARTapb.v'/linenumber/158
Implementation;Synthesis|| CG360 ||@W:Removing wire currRDataTransID, as there is no assignment to it.||TOP.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1259||Axi4CrossBar.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/225
Implementation;Synthesis|| CG360 ||@W:Removing wire openRTransDec, as there is no assignment to it.||TOP.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1260||Axi4CrossBar.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/226
Implementation;Synthesis|| CG360 ||@W:Removing wire currWDataTransID, as there is no assignment to it.||TOP.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1261||Axi4CrossBar.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/228
Implementation;Synthesis|| CG360 ||@W:Removing wire openWTransDec, as there is no assignment to it.||TOP.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1262||Axi4CrossBar.v(229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/229
Implementation;Synthesis|| CG360 ||@W:Removing wire sysReset, as there is no assignment to it.||TOP.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1263||Axi4CrossBar.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire dataFifoWr, as there is no assignment to it.||TOP.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1264||Axi4CrossBar.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/233
Implementation;Synthesis|| CG360 ||@W:Removing wire srcPort, as there is no assignment to it.||TOP.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1265||Axi4CrossBar.v(234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/234
Implementation;Synthesis|| CG360 ||@W:Removing wire destPort, as there is no assignment to it.||TOP.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1266||Axi4CrossBar.v(235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/235
Implementation;Synthesis|| CG360 ||@W:Removing wire wrFifoFull, as there is no assignment to it.||TOP.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1267||Axi4CrossBar.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/236
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDataFifoWr, as there is no assignment to it.||TOP.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1268||Axi4CrossBar.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire rdSrcPort, as there is no assignment to it.||TOP.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1269||Axi4CrossBar.v(239);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/239
Implementation;Synthesis|| CG360 ||@W:Removing wire rdDestPort, as there is no assignment to it.||TOP.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1270||Axi4CrossBar.v(240);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/240
Implementation;Synthesis|| CG360 ||@W:Removing wire rdFifoFull, as there is no assignment to it.||TOP.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1271||Axi4CrossBar.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/241
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARID, as there is no assignment to it.||TOP.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1272||Axi4CrossBar.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/246
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARLEN, as there is no assignment to it.||TOP.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1273||Axi4CrossBar.v(247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/247
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARVALID, as there is no assignment to it.||TOP.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1274||Axi4CrossBar.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/248
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_ARREADY, as there is no assignment to it.||TOP.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1275||Axi4CrossBar.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/249
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RID, as there is no assignment to it.||TOP.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1276||Axi4CrossBar.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/251
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RDATA, as there is no assignment to it.||TOP.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1277||Axi4CrossBar.v(252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/252
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RRESP, as there is no assignment to it.||TOP.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1278||Axi4CrossBar.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/253
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RLAST, as there is no assignment to it.||TOP.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1279||Axi4CrossBar.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RUSER, as there is no assignment to it.||TOP.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1280||Axi4CrossBar.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RVALID, as there is no assignment to it.||TOP.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1281||Axi4CrossBar.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_RREADY, as there is no assignment to it.||TOP.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1282||Axi4CrossBar.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWID, as there is no assignment to it.||TOP.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1283||Axi4CrossBar.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/259
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWLEN, as there is no assignment to it.||TOP.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1284||Axi4CrossBar.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWVALID, as there is no assignment to it.||TOP.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1285||Axi4CrossBar.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_AWREADY, as there is no assignment to it.||TOP.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1286||Axi4CrossBar.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WDATA, as there is no assignment to it.||TOP.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1287||Axi4CrossBar.v(264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/264
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WSTRB, as there is no assignment to it.||TOP.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1288||Axi4CrossBar.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/265
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WLAST, as there is no assignment to it.||TOP.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1289||Axi4CrossBar.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WUSER, as there is no assignment to it.||TOP.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1290||Axi4CrossBar.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WVALID, as there is no assignment to it.||TOP.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1291||Axi4CrossBar.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_WREADY, as there is no assignment to it.||TOP.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1292||Axi4CrossBar.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BID, as there is no assignment to it.||TOP.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1293||Axi4CrossBar.v(271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/271
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BRESP, as there is no assignment to it.||TOP.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1294||Axi4CrossBar.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BUSER, as there is no assignment to it.||TOP.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1295||Axi4CrossBar.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BVALID, as there is no assignment to it.||TOP.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1296||Axi4CrossBar.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire DERR_BREADY, as there is no assignment to it.||TOP.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/1297||Axi4CrossBar.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/275
Implementation;Synthesis|| CL169 ||@W:Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2653||DWC_UpConv_AChannel.v(386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/386
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2771);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2771||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2772);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2772||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(2773);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2773||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CL169 ||@W:Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2774);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2774||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2775||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.||TOP.srr(2776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2776||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2777||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2778);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2778||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/155
Implementation;Synthesis|| CL169 ||@W:Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.||TOP.srr(2779);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2779||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(182);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/182
Implementation;Synthesis|| CG360 ||@W:Removing wire actual_wlen, as there is no assignment to it.||TOP.srr(2787);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2787||DWC_UpConv_WChan_ReadDataFifoCtrl.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v'/linenumber/109
Implementation;Synthesis|| CG360 ||@W:Removing wire size_one_hot_hold, as there is no assignment to it.||TOP.srr(2802);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2802||DWC_UpConv_WChannel.v(158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/158
Implementation;Synthesis|| CG360 ||@W:Removing wire mask_addr_msb_hold, as there is no assignment to it.||TOP.srr(2803);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2803||DWC_UpConv_WChannel.v(159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/159
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||TOP.srr(2889);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2889||DWC_UpConv_RChan_Ctrl.v(400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/400
Implementation;Synthesis|| CL169 ||@W:Pruning unused register slave_beat_cnt[7:0]. Make sure that there are no unused intermediate registers.||TOP.srr(2890);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2890||DWC_UpConv_RChan_Ctrl.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/202
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2923||FIFO_downsizing.v(52);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/52
Implementation;Synthesis|| CG133 ||@W:Object data_out_sel is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(2924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2924||FIFO_downsizing.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\FIFO_downsizing.v'/linenumber/89
Implementation;Synthesis|| CG360 ||@W:Removing wire mstr_cmd_out, as there is no assignment to it.||TOP.srr(2933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2933||DWC_UpConv_RChannel.v(107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/107
Implementation;Synthesis|| CG360 ||@W:Removing wire data_fifo_nearly_full, as there is no assignment to it.||TOP.srr(2934);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/2934||DWC_UpConv_RChannel.v(112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/112
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER_HEXOKAY, as there is no assignment to it.||TOP.srr(3004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3004||MasterConvertor.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/189
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3143||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3155||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3167||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG133 ||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3173||CDC_FIFO.v(44);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/44
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_AWREADY, as there is no assignment to it.||TOP.srr(3197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3197||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||TOP.srr(3198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3198||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||TOP.srr(3199);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3199||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||TOP.srr(3200);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3200||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||TOP.srr(3201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3201||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||TOP.srr(3202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3202||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||TOP.srr(3203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3203||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_WREADY, as there is no assignment to it.||TOP.srr(3204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3204||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||TOP.srr(3205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3205||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||TOP.srr(3206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3206||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||TOP.srr(3207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3207||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||TOP.srr(3208);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3208||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||TOP.srr(3209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3209||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||TOP.srr(3210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3210||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BID, as there is no assignment to it.||TOP.srr(3211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3211||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BRESP, as there is no assignment to it.||TOP.srr(3212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3212||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BUSER, as there is no assignment to it.||TOP.srr(3213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3213||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER1_BVALID, as there is no assignment to it.||TOP.srr(3214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3214||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BID, as there is no assignment to it.||TOP.srr(3215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3215||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||TOP.srr(3216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3216||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||TOP.srr(3217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3217||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||TOP.srr(3218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3218||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BID, as there is no assignment to it.||TOP.srr(3219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3219||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||TOP.srr(3220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3220||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||TOP.srr(3221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3221||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||TOP.srr(3222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3222||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BID, as there is no assignment to it.||TOP.srr(3223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3223||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||TOP.srr(3224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3224||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||TOP.srr(3225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3225||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||TOP.srr(3226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3226||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BID, as there is no assignment to it.||TOP.srr(3227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3227||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||TOP.srr(3228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3228||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||TOP.srr(3229);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3229||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||TOP.srr(3230);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3230||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BID, as there is no assignment to it.||TOP.srr(3231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3231||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||TOP.srr(3232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3232||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||TOP.srr(3233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3233||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||TOP.srr(3234);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3234||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BID, as there is no assignment to it.||TOP.srr(3235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3235||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BRESP, as there is no assignment to it.||TOP.srr(3236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3236||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BUSER, as there is no assignment to it.||TOP.srr(3237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3237||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CG360 ||@W:Removing wire MASTER7_BVALID, as there is no assignment to it.||TOP.srr(3238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3238||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3245||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/225
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3246||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3247);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3247||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3248||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3249||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3250||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3251||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/265
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3252);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3252||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3253||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3254||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3255||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3256||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3257||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/307
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3258||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3259||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3260||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3261||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3262||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3263||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/349
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3264);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3264||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3265);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3265||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3266||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3267||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3268||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3269||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/395
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3270);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3270||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3271);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3271||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3272||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3273||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3274||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3275||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/435
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3276);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3276||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3277);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3277||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3278||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3279||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3280||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3281||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/477
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3282);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3282||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3283);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3283||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3284||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3285||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3286||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3287||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/519
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3288);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3288||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3289);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3289||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3290||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3291||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3292||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3293||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(561);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/561
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3294||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3295);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3295||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3296||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3297||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3298||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3299||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/601
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3300||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3301||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3302||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3303||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3304||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3305||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(643);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/643
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3306||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3307||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3308||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3309||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3310||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3311||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/689
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3312||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3313||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3314);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3314||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3315);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3315||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3316);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3316||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3317||DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_11_0\DDR3_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3318);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3318||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/76
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3319||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3320);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3320||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/78
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3321||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3322);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3322||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3323||DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_12\DDR3_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3324);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3324||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3325);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3325||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3326);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3326||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3327||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3328);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3328||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3329||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3330||DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_13\DDR3_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3331);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3331||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3332||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3333);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3333||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3334);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3334||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3335);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3335||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3336);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3336||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3337||DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_14\DDR3_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3338);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3338||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(65);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/65
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3339);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3339||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3340||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3341||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3342);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3342||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3343||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3344);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3344||DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_A_15\DDR3_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG781 ||@W:Input OEFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3345||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(93);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/93
Implementation;Synthesis|| CG781 ||@W:Input OUTFF_AD_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3346);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3346||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3347);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3347||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3348);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3348||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis|| CG781 ||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||TOP.srr(3349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3349||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3352||DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BA\DDR3_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3353);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3353||DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3354||DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CAS_N\DDR3_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3355||DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CKE\DDR3_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3356||DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_CS_N\DDR3_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3357||DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_ODT\DDR3_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3358||DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RAS_N\DDR3_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3359||DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_RESET_N\DDR3_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CG133 ||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3360||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||null||@W:Index into variable dqsw_done could be out of range - a simulation mismatch is possible||TOP.srr(3390);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3390||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||TOP.srr(3410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3410||gate_training.v(376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis|| CG290 ||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||TOP.srr(3411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3411||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(3413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3413||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(3414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3414||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3416||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3417||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3418||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3419||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3420||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3421||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3422||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis|| CL118 ||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||TOP.srr(3423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3423||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3424||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3425||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3426||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3427||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3428||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3429||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3430||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3431||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3475);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3475||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3476);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3476||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3477);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3477||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3478);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3478||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3479||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3480);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3480||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3481||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3482);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3482||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3483);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3483||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3484);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3484||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3485);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3485||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3486);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3486||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3487);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3487||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3488);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3488||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3489||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3490);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3490||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3491||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3492||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3493);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3493||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3494||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3495);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3495||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3496||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3497||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3498||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3499);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3499||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3500);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3500||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3501||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3502);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3502||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3503);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3503||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3504);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3504||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3505);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3505||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3506);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3506||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3507||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3508||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3509);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3509||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3510);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3510||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3511||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3512);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3512||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3513);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3513||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3514);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3514||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3515);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3515||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3516);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3516||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3517);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3517||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3518);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3518||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3519||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3520);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3520||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3521||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3522);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3522||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3523);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3523||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3524);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3524||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3525);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3525||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3526);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3526||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3527);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3527||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3528);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3528||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3529);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3529||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3530||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3531);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3531||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3532);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3532||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3533||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3534||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3535);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3535||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3536||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3537);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3537||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3538);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3538||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3539);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3539||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3540);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3540||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3541);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3541||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL208 ||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||TOP.srr(3542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3542||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3576);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3576||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3577);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3577||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3578);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3578||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3579);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3579||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3580);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3580||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3581);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3581||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3582);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3582||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3583);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3583||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3584);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3584||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3585);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3585||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3586);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3586||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3587);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3587||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3588);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3588||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3589||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3590);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3590||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3591);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3591||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3592);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3592||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3593);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3593||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3594);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3594||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3595);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3595||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(3596);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3596||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(3597);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3597||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||null||@W:Index into variable data_match could be out of range - a simulation mismatch is possible||TOP.srr(3620);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3620||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis|| CL207 ||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||TOP.srr(3625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3625||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element genblk1[0].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||TOP.srr(3662);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3662||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3700);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3700||DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\IOD_WE_N\DDR3_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3701||DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3702);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3702||DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3703||DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3704||DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3705||DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3706);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3706||DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3707);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3707||DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis|| CL168 ||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(3708);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3708||DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3963||DDR3.v(1364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1364
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3964);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3964||DDR3.v(1404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1404
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3965);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3965||DDR3.v(1442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1442
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3966||DDR3.v(1481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1481
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3967||DDR3.v(1520);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1520
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3968||DDR3.v(1559);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1559
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3969||DDR3.v(1596);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1596
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3970||DDR3.v(1635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1635
Implementation;Synthesis|| CS263 ||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||TOP.srr(3971);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3971||DDR3.v(1674);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3\DDR3.v'/linenumber/1674
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(3979);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3979||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/963
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3980);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3980||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/321
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3981);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3981||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(329);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/329
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3982);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3982||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/375
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3983);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3983||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/377
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3984);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3984||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/406
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3985);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3985||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/416
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3986||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/492
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3987||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(494);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/494
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3988);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3988||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/496
Implementation;Synthesis|| CG133 ||@W:Object _RAND_9 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3989);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3989||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/498
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(3990);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3990||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/962
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3991);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3991||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3992);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3992||miv_rv32ima_l1_ahb_queue.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3993);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3993||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3994);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3994||miv_rv32ima_l1_ahb_queue.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3995);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3995||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3996);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3996||miv_rv32ima_l1_ahb_queue.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3997);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3997||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3998);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3998||miv_rv32ima_l1_ahb_queue.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(3999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/3999||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4000||miv_rv32ima_l1_ahb_queue.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4001);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4001||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4002);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4002||miv_rv32ima_l1_ahb_queue.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4003||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4004||miv_rv32ima_l1_ahb_queue.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4005||miv_rv32ima_l1_ahb_queue.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4006||miv_rv32ima_l1_ahb_queue.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4007||miv_rv32ima_l1_ahb_queue.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4008||miv_rv32ima_l1_ahb_queue.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4009||miv_rv32ima_l1_ahb_queue.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4010||miv_rv32ima_l1_ahb_queue.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4011||miv_rv32ima_l1_ahb_queue.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4012||miv_rv32ima_l1_ahb_queue.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4013);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4013||miv_rv32ima_l1_ahb_queue.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4014);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4014||miv_rv32ima_l1_ahb_queue.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4015);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4015||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4016||miv_rv32ima_l1_ahb_queue_1.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4017||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4018||miv_rv32ima_l1_ahb_queue_1.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4019);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4019||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4020||miv_rv32ima_l1_ahb_queue_1.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4021||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4022||miv_rv32ima_l1_ahb_queue_1.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4023||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4024||miv_rv32ima_l1_ahb_queue_1.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4025||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4026||miv_rv32ima_l1_ahb_queue_1.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4027||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4028||miv_rv32ima_l1_ahb_queue_1.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4029||miv_rv32ima_l1_ahb_queue_1.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4030||miv_rv32ima_l1_ahb_queue_1.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4031||miv_rv32ima_l1_ahb_queue_1.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4032||miv_rv32ima_l1_ahb_queue_1.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4033);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4033||miv_rv32ima_l1_ahb_queue_1.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4034);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4034||miv_rv32ima_l1_ahb_queue_1.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4035);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4035||miv_rv32ima_l1_ahb_queue_1.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4036);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4036||miv_rv32ima_l1_ahb_queue_1.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4037);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4037||miv_rv32ima_l1_ahb_queue_1.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4038||miv_rv32ima_l1_ahb_queue_1.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_1.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4039||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4040);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4040||miv_rv32ima_l1_ahb_queue_4.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/160
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4041||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4042||miv_rv32ima_l1_ahb_queue_4.v(155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/155
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4043);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4043||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4044);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4044||miv_rv32ima_l1_ahb_queue_4.v(150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/150
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4045||miv_rv32ima_l1_ahb_queue_4.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/146
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4046||miv_rv32ima_l1_ahb_queue_4.v(70);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/70
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4047||miv_rv32ima_l1_ahb_queue_4.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4048||miv_rv32ima_l1_ahb_queue_4.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4049||miv_rv32ima_l1_ahb_queue_4.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4050||miv_rv32ima_l1_ahb_queue_4.v(145);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_4.v'/linenumber/145
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4051||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4052||miv_rv32ima_l1_ahb_queue_5.v(232);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/232
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4053||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4054);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4054||miv_rv32ima_l1_ahb_queue_5.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/227
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4055);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4055||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4056);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4056||miv_rv32ima_l1_ahb_queue_5.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/222
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4057);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4057||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4058);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4058||miv_rv32ima_l1_ahb_queue_5.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/217
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4059||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4060||miv_rv32ima_l1_ahb_queue_5.v(212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/212
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4061||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4062||miv_rv32ima_l1_ahb_queue_5.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4063);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4063||miv_rv32ima_l1_ahb_queue_5.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/203
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4064);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4064||miv_rv32ima_l1_ahb_queue_5.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4065);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4065||miv_rv32ima_l1_ahb_queue_5.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4066);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4066||miv_rv32ima_l1_ahb_queue_5.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4067);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4067||miv_rv32ima_l1_ahb_queue_5.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4068);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4068||miv_rv32ima_l1_ahb_queue_5.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4069);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4069||miv_rv32ima_l1_ahb_queue_5.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4070);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4070||miv_rv32ima_l1_ahb_queue_5.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4071);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4071||miv_rv32ima_l1_ahb_queue_5.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_5.v'/linenumber/202
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4072);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4072||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4073);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4073||miv_rv32ima_l1_ahb_queue_6.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/256
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4074);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4074||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4075);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4075||miv_rv32ima_l1_ahb_queue_6.v(251);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/251
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4076);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4076||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4077||miv_rv32ima_l1_ahb_queue_6.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/246
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4078);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4078||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4079);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4079||miv_rv32ima_l1_ahb_queue_6.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/241
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4080);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4080||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4081);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4081||miv_rv32ima_l1_ahb_queue_6.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4082);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4082||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4083);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4083||miv_rv32ima_l1_ahb_queue_6.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4084);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4084||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4085||miv_rv32ima_l1_ahb_queue_6.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/226
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4086);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4086||miv_rv32ima_l1_ahb_queue_6.v(222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/222
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4087);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4087||miv_rv32ima_l1_ahb_queue_6.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4088);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4088||miv_rv32ima_l1_ahb_queue_6.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4089);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4089||miv_rv32ima_l1_ahb_queue_6.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4090);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4090||miv_rv32ima_l1_ahb_queue_6.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4091);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4091||miv_rv32ima_l1_ahb_queue_6.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4092);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4092||miv_rv32ima_l1_ahb_queue_6.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4093);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4093||miv_rv32ima_l1_ahb_queue_6.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4094);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4094||miv_rv32ima_l1_ahb_queue_6.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4095);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4095||miv_rv32ima_l1_ahb_queue_6.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_6.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4096);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4096||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4097);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4097||miv_rv32ima_l1_ahb_queue_7.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/184
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4098);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4098||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4099||miv_rv32ima_l1_ahb_queue_7.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/179
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4100||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4101||miv_rv32ima_l1_ahb_queue_7.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/174
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4102||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4103||miv_rv32ima_l1_ahb_queue_7.v(169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4104||miv_rv32ima_l1_ahb_queue_7.v(165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/165
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4105||miv_rv32ima_l1_ahb_queue_7.v(72);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/72
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4106);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4106||miv_rv32ima_l1_ahb_queue_7.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/80
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4107||miv_rv32ima_l1_ahb_queue_7.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/88
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4108||miv_rv32ima_l1_ahb_queue_7.v(96);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/96
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4109||miv_rv32ima_l1_ahb_queue_7.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/104
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4110||miv_rv32ima_l1_ahb_queue_7.v(164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/164
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4111);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4111||miv_rv32ima_l1_ahb_queue_8.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/89
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4112||miv_rv32ima_l1_ahb_queue_8.v(64);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/64
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4113||miv_rv32ima_l1_ahb_queue_8.v(88);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_8.v'/linenumber/88
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4114||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(508);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/508
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4115);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4115||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(180);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/180
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4116||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/189
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4117||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/255
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4118||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/257
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4119||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(259);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/259
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4120||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/507
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4121||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4122||miv_rv32ima_l1_ahb_queue_9.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/236
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4123||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4124||miv_rv32ima_l1_ahb_queue_9.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/231
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4125);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4125||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4126||miv_rv32ima_l1_ahb_queue_9.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/226
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4127);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4127||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4128||miv_rv32ima_l1_ahb_queue_9.v(221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/221
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4129);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4129||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4130);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4130||miv_rv32ima_l1_ahb_queue_9.v(216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/216
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4131||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4132||miv_rv32ima_l1_ahb_queue_9.v(211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/211
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4133);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4133||miv_rv32ima_l1_ahb_queue_9.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/207
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4134||miv_rv32ima_l1_ahb_queue_9.v(76);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/76
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4135);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4135||miv_rv32ima_l1_ahb_queue_9.v(84);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/84
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4136||miv_rv32ima_l1_ahb_queue_9.v(92);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/92
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4137||miv_rv32ima_l1_ahb_queue_9.v(100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/100
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4138);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4138||miv_rv32ima_l1_ahb_queue_9.v(108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/108
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4139);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4139||miv_rv32ima_l1_ahb_queue_9.v(116);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/116
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4140);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4140||miv_rv32ima_l1_ahb_queue_9.v(124);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/124
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4141);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4141||miv_rv32ima_l1_ahb_queue_9.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4142||miv_rv32ima_l1_ahb_queue_9.v(128);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/128
Implementation;Synthesis|| CG133 ||@W:Object initvar is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4143);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4143||miv_rv32ima_l1_ahb_queue_9.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_9.v'/linenumber/206
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4150);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4150||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4151||miv_rv32ima_l1_ahb_queue_10.v(258);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/258
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4152);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4152||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4153||miv_rv32ima_l1_ahb_queue_10.v(253);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/253
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4154||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4155||miv_rv32ima_l1_ahb_queue_10.v(248);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/248
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4156||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4157||miv_rv32ima_l1_ahb_queue_10.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/243
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4158);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4158||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4159);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4159||miv_rv32ima_l1_ahb_queue_10.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/238
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4160||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4161);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4161||miv_rv32ima_l1_ahb_queue_10.v(233);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/233
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4162||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4163||miv_rv32ima_l1_ahb_queue_10.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/228
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4164);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4164||miv_rv32ima_l1_ahb_queue_10.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/224
Implementation;Synthesis|| CG133 ||@W:Object _RAND_0 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4165);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4165||miv_rv32ima_l1_ahb_queue_10.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/78
Implementation;Synthesis|| CG133 ||@W:Object _RAND_1 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4166||miv_rv32ima_l1_ahb_queue_10.v(86);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/86
Implementation;Synthesis|| CG133 ||@W:Object _RAND_2 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4167);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4167||miv_rv32ima_l1_ahb_queue_10.v(94);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/94
Implementation;Synthesis|| CG133 ||@W:Object _RAND_3 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4168);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4168||miv_rv32ima_l1_ahb_queue_10.v(102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/102
Implementation;Synthesis|| CG133 ||@W:Object _RAND_4 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4169||miv_rv32ima_l1_ahb_queue_10.v(110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/110
Implementation;Synthesis|| CG133 ||@W:Object _RAND_5 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4170);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4170||miv_rv32ima_l1_ahb_queue_10.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/118
Implementation;Synthesis|| CG133 ||@W:Object _RAND_6 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4171||miv_rv32ima_l1_ahb_queue_10.v(126);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/126
Implementation;Synthesis|| CG133 ||@W:Object _RAND_7 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4172||miv_rv32ima_l1_ahb_queue_10.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/134
Implementation;Synthesis|| CG133 ||@W:Object _RAND_8 is declared but not assigned. Either assign a value or remove the declaration.||TOP.srr(4173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4173||miv_rv32ima_l1_ahb_queue_10.v(136);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_10.v'/linenumber/136
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4183);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4183||miv_rv32ima_l1_ahb_repeater.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4184||miv_rv32ima_l1_ahb_repeater_2.v(137);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_repeater_2.v'/linenumber/137
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4185||miv_rv32ima_l1_ahb_tl_fragmenter_1.v(1000);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_fragmenter_1.v'/linenumber/1000
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4186);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4186||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1103
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of _T_119_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4187);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4187||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of _T_119_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4189||miv_rv32ima_l1_ahb_tl_atomic_automata.v(1169);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_atomic_automata.v'/linenumber/1169
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4190||miv_rv32ima_l1_ahb_tl_cache_cork.v(752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_cache_cork.v'/linenumber/752
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4191);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4191||miv_rv32ima_l1_ahb_level_gateway.v(78);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_level_gateway.v'/linenumber/78
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4192);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4192||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG390 ||@W:Repeat multiplier in concatenation evaluates to 1||TOP.srr(4193);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4193||miv_rv32ima_l1_ahb_queue_13.v(190);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/190
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4196);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4196||miv_rv32ima_l1_ahb_queue_13.v(166);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_13.v'/linenumber/166
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4197);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4197||miv_rv32ima_l1_ahb_tlplic_plic.v(4041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/4041
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4198||miv_rv32ima_l1_ahb_tlplic_plic.v(2017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/2017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4201);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4201||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/284
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4202||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/411
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4203||miv_rv32ima_l1_ahb_async_queue_source.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/278
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4204);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4204||miv_rv32ima_l1_ahb_async_queue_sink.v(301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/301
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4205||miv_rv32ima_l1_ahb_async_queue_sink.v(223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/223
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4206||miv_rv32ima_l1_ahb_async_queue_source_1.v(250);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/250
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4207||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7114
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4296);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4296||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4297);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4297||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4298||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4299||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4300);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4300||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4301);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4301||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4302);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4302||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4303);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4303||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4304);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4304||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4305||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4306||miv_rv32ima_l1_ahb_async_queue_sink_1.v(294);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/294
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4307||miv_rv32ima_l1_ahb_async_queue_sink_1.v(218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/218
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4308);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4308||miv_rv32ima_l1_ahb_async_queue_source_2.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/285
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4309||miv_rv32ima_l1_ahb_async_queue_sink_2.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/266
Implementation;Synthesis|| CL168 ||@W:Removing instance Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_RESET_REG_VEC because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||TOP.srr(4310);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4310||miv_rv32ima_l1_ahb_async_queue_sink_2.v(198);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/198
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4311||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(467);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/467
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4312);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4312||miv_rv32ima_l1_ahb_d_cache_data_array.v(171);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/171
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4317);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4317||miv_rv32ima_l1_ahb_tlb.v(621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/621
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4318);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4318||miv_rv32ima_l1_ahb_d_cache_dcache.v(2714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2714
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4319||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4320);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4320||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4321);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4321||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4326);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4326||miv_rv32ima_l1_ahb_i_cache_icache.v(385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/385
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4327||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4334);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4334||miv_rv32ima_l1_ahb_tlb_1.v(327);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/327
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4335);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4335||miv_rv32ima_l1_ahb_shift_queue.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_shift_queue.v'/linenumber/423
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4336);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4336||miv_rv32ima_l1_ahb_frontend_frontend.v(408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/408
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4339);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4339||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4340);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4340||miv_rv32ima_l1_ahb_rr_arbiter.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rr_arbiter.v'/linenumber/89
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4341);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4341||miv_rv32ima_l1_ahb_ptw.v(497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/497
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 53 to 22 of r_pte_ppn[53:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4344);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4344||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4345||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4346);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4346||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_2[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4347);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4347||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of _T_320_3[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4348);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4348||miv_rv32ima_l1_ahb_ptw.v(567);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/567
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4349||miv_rv32ima_l1_ahb_i_buf.v(249);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_buf.v'/linenumber/249
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4350);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4350||miv_rv32ima_l1_ahb_csr_file.v(2970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/2970
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 31 to 12 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4351||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 10 to 8 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4352||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 4 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4353);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4353||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 0 of reg_mideleg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4354||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4355||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4356||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4357||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4358||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4359||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4360||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4361||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4362);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4362||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4363||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4364||miv_rv32ima_l1_ahb_mul_div.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_mul_div.v'/linenumber/358
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4365||miv_rv32ima_l1_ahb_rocket.v(2670);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/2670
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of mem_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4366);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4366||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 2 to 1 of wb_ctrl_mem_type[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4367);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4367||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of ex_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4368||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of mem_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4369);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4369||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 19 to 12 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4370||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 6 to 0 of wb_reg_inst[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4371||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 0 of _T_2127[31:0]. Either assign all bits or reduce the width of the signal.||TOP.srr(4372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4372||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4375||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4376||miv_rv32ima_l1_ahb_int_xing_xing.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing_xing.v'/linenumber/71
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4377||miv_rv32ima_l1_ahb_queue_14.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_14.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4385||miv_rv32ima_l1_ahb_queue_15.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_15.v'/linenumber/224
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4393||miv_rv32ima_l1_ahb_queue_16.v(173);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/173
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4398||miv_rv32ima_l1_ahb_queue_17.v(207);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_17.v'/linenumber/207
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4405||miv_rv32ima_l1_ahb_queue_18.v(122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_18.v'/linenumber/122
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4407||miv_rv32ima_l1_ahb_int_xing.v(401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_int_xing.v'/linenumber/401
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4408||miv_rv32ima_l1_ahb_queue_19.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_19.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4416||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4417||miv_rv32ima_l1_ahb_queue_20.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_20.v'/linenumber/246
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4425);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4425||miv_rv32ima_l1_ahb_tl_to_ahb.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/452
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4426||miv_rv32ima_l1_ahb_queue_21.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_21.v'/linenumber/132
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4427||miv_rv32ima_l1_ahb_queue_22.v(149);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_22.v'/linenumber/149
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4428||miv_rv32ima_l1_ahb_tl_error_error.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_error_error.v'/linenumber/444
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4429||miv_rv32ima_l1_ahb_queue_23.v(134);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_23.v'/linenumber/134
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4430||miv_rv32ima_l1_ahb_queue_24.v(185);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_24.v'/linenumber/185
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4431||miv_rv32ima_l1_ahb_queue_25.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_25.v'/linenumber/202
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4432);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4432||miv_rv32ima_l1_ahb_queue_26.v(151);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/151
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4433||miv_rv32ima_l1_ahb_queue_27.v(83);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_27.v'/linenumber/83
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4434||miv_rv32ima_l1_ahb_capture_update_chain.v(448);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain.v'/linenumber/448
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4435||miv_rv32ima_l1_ahb_capture_update_chain_1.v(542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_1.v'/linenumber/542
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4436||miv_rv32ima_l1_ahb_capture_chain.v(357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_chain.v'/linenumber/357
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4437||miv_rv32ima_l1_ahb_negative_edge_latch.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4438||miv_rv32ima_l1_ahb_capture_update_chain_2.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_capture_update_chain_2.v'/linenumber/146
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4439||miv_rv32ima_l1_ahb_negative_edge_latch_2.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_negative_edge_latch_2.v'/linenumber/68
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4440);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4440||miv_rv32ima_l1_ahb_jtag_bypass_chain.v(97);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_jtag_bypass_chain.v'/linenumber/97
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4441);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4441||miv_rv32ima_l1_ahb_debug_transport_module_jtag.v(511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_debug_transport_module_jtag.v'/linenumber/511
Implementation;Synthesis|| CG532 ||@W:Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.||TOP.srr(4442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4442||miv_rv32ima_l1_ahb_core_risc_vahb_top.v(4214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_core_risc_vahb_top.v'/linenumber/4214
Implementation;Synthesis|| CL157 ||@W:*Output DRV_TDO has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4451||miv_rv32ima_l1_ahb.v(99);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb.v'/linenumber/99
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4459||miv_rv32ima_l1_ahb_tl_to_ahb.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4460||miv_rv32ima_l1_ahb_tl_to_ahb.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb.v'/linenumber/60
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_84_hsize[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4461);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4461||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/530
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4462);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4462||miv_rv32ima_l1_ahb_tl_to_ahb_converter.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_to_ahb_converter.v'/linenumber/60
Implementation;Synthesis|| CL138 ||@W:Removing register 'wb_reg_sfence' because it is only assigned 0 or its original value.||TOP.srr(4495);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4495||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_fp' because it is only assigned 0 or its original value.||TOP.srr(4496);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4496||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_rocc' because it is only assigned 0 or its original value.||TOP.srr(4497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4497||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL138 ||@W:Removing register 'mem_ctrl_wfd' because it is only assigned 0 or its original value.||TOP.srr(4498);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4498||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4517);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4517||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1791[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4518);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4518||miv_rv32ima_l1_ahb_csr_file.v(3396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/3396
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4519||miv_rv32ima_l1_ahb_csr_file.v(109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_csr_file.v'/linenumber/109
Implementation;Synthesis|| CL246 ||@W:Input port bits 9 to 4 of io_mem_resp_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4530);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4530||miv_rv32ima_l1_ahb_ptw.v(71);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_ptw.v'/linenumber/71
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4531);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4531||miv_rv32ima_l1_ahb_frontend_frontend.v(470);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/470
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4532);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4532||miv_rv32ima_l1_ahb_frontend_frontend.v(74);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/74
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_resetVector[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4533||miv_rv32ima_l1_ahb_frontend_frontend.v(91);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_frontend_frontend.v'/linenumber/91
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4536);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4536||miv_rv32ima_l1_ahb_tlb_1.v(361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb_1.v'/linenumber/361
Implementation;Synthesis|| CL246 ||@W:Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4541);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4541||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4542);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4542||miv_rv32ima_l1_ahb_i_cache_icache.v(60);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/60
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4543);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4543||miv_rv32ima_l1_ahb_i_cache_icache.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 2 to 1 of io_tl_out_0_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4544);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4544||miv_rv32ima_l1_ahb_i_cache_icache.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/80
Implementation;Synthesis|| CL138 ||@W:Removing register 'state' because it is only assigned 0 or its original value.||TOP.srr(4555);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4555||miv_rv32ima_l1_ahb_tlb.v(655);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlb.v'/linenumber/655
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4564||miv_rv32ima_l1_ahb_d_cache_data_array.v(58);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/58
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1411[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4565);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4565||miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v(489);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_tile_bus.v'/linenumber/489
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4572);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4572||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4573);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4573||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_hart_in_0_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4574);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4574||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_dmi_in_0_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4575);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4575||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(80);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/80
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 3 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4576);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4576||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tlIn_0_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4577);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4577||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 29 to 26 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4578);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4578||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 2 of io_tlIn_0_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4579);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4579||miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v(68);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_outer_dm_outer.v'/linenumber/68
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_1588[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4580);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4580||miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v(433);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_dmi_xbar.v'/linenumber/433
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 16 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4589||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4590);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4590||miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v(66);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_coreplex_local_interrupter_clint.v'/linenumber/66
Implementation;Synthesis|| CL246 ||@W:Input port bits 30 to 26 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4591);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4591||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL246 ||@W:Input port bits 1 to 0 of io_tl_in_0_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4592);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4592||miv_rv32ima_l1_ahb_tlplic_plic.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tlplic_plic.v'/linenumber/63
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of _T_1965[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4597);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4597||miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v(534);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_periphery_bus.v'/linenumber/534
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 3 of _T_2878[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4598);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4598||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 9 of _T_2687[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4599);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4599||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of _T_2700[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4600);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4600||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 8 of _T_2687[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4601);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4601||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 7 of _T_2687[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4602);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4602||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 6 of _T_2687[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4603);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4603||miv_rv32ima_l1_ahb_tl_xbar_system_bus.v(1009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\Mi_V_Processor\Mi_V_Processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_xbar_system_bus.v'/linenumber/1009
Implementation;Synthesis|| CL157 ||@W:*Output UTDODRV_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4610);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4610||corejtagdebug.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/131
Implementation;Synthesis|| CL157 ||@W:*Output UTDO_OUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4611);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4611||corejtagdebug.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREJTAGDEBUG\2.0.100\rtl\vlog\core\corejtagdebug.v'/linenumber/132
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4619);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4619||DDR3_DDRPHY_BLK.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/224
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4620);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4620||DDR3_DDRPHY_BLK.v(225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/225
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4621);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4621||DDR3_DDRPHY_BLK.v(226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/226
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4622);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4622||DDR3_DDRPHY_BLK.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/227
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4623);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4623||DDR3_DDRPHY_BLK.v(243);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/243
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4624);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4624||DDR3_DDRPHY_BLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/244
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4625);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4625||DDR3_DDRPHY_BLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/245
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4626);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4626||DDR3_DDRPHY_BLK.v(246);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\work\DDR3_DDRPHY_BLK\DDR3_DDRPHY_BLK.v'/linenumber/246
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P0 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4637||CoreDDR_TIP_INT.v(563);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/563
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4638);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4638||CoreDDR_TIP_INT.v(564);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/564
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4639);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4639||CoreDDR_TIP_INT.v(565);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/565
Implementation;Synthesis|| CL157 ||@W:*Output IOG_WRDATA_MASK_P3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(4640);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4640||CoreDDR_TIP_INT.v(566);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/566
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4646);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4646||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4647);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4647||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4648);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4648||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4649);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4649||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4650);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4650||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4651);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4651||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4652);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4652||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4653);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4653||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4671);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4671||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4672);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4672||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4673);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4673||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4684||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4685||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4686||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4687||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4688);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4688||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4689||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4690);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4690||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4691);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4691||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4692);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4692||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4693);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4693||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4694);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4694||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4695);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4695||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4696);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4696||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4697);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4697||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4698);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4698||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4699);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4699||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4700);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4700||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4701||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4702);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4702||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4703||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4704||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis|| CL246 ||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4721);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4721||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4722);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4722||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4736);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4736||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4745);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4745||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4753);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4753||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4754);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4754||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4775);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4775||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis|| CL246 ||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4776);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4776||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL246 ||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4777);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4777||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4783);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4783||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4784);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4784||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4831||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4883);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4883||gate_training.v(63);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(4937);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4937||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||TOP.srr(4946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4946||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||TOP.srr(4948);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4948||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis|| CL247 ||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||TOP.srr(4950);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4950||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||TOP.srr(4952);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4952||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis|| CL246 ||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||TOP.srr(4986);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4986||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||TOP.srr(4987);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/4987||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREDDR_TIP\1.5.100\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 8 to 5 of latched_exp_burst_len[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5298);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5298||AHB_SM.v(2299);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/2299
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterRRESP[1:0] is unused||TOP.srr(5305);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5305||AHB_SM.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of int_masterBRESP[1:0] is unused||TOP.srr(5307);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5307||AHB_SM.v(172);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/172
Implementation;Synthesis|| CL247 ||@W:Input port bit 6 of MASTER_HPROT[6:0] is unused||TOP.srr(5309);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5309||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of MASTER_HPROT[6:0] is unused||TOP.srr(5311);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5311||AHB_SM.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\AHB_SM.v'/linenumber/188
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5313);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5313||DWC_UpConv_preCalcRChan_Ctrl.v(89);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis|| CL279 ||@W:Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||TOP.srr(5314);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5314||DWC_UpConv_WChan_Hold_Reg.v(81);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5343);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5343||CoreAxi4Interconnect.v(104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/104
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5344);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5344||CoreAxi4Interconnect.v(118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/118
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5345||CoreAxi4Interconnect.v(132);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/132
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5346);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5346||CoreAxi4Interconnect.v(146);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/146
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5347);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5347||CoreAxi4Interconnect.v(160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/160
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5348);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5348||CoreAxi4Interconnect.v(174);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/174
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5349);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5349||CoreAxi4Interconnect.v(188);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/188
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5350);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5350||CoreAxi4Interconnect.v(203);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/203
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5351||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5352);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5352||CoreAxi4Interconnect.v(217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/217
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5353);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5353||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5354);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5354||CoreAxi4Interconnect.v(231);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/231
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5355);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5355||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5356);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5356||CoreAxi4Interconnect.v(245);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/245
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5357);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5357||CoreAxi4Interconnect.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/254
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5358||CoreAxi4Interconnect.v(255);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/255
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5359);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5359||CoreAxi4Interconnect.v(256);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/256
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5360);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5360||CoreAxi4Interconnect.v(257);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/257
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5361);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5361||CoreAxi4Interconnect.v(260);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/260
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5362);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5362||CoreAxi4Interconnect.v(261);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/261
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5363);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5363||CoreAxi4Interconnect.v(262);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/262
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5364);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5364||CoreAxi4Interconnect.v(263);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/263
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5365||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5366);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5366||CoreAxi4Interconnect.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/267
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5367);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5367||CoreAxi4Interconnect.v(268);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/268
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5368);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5368||CoreAxi4Interconnect.v(269);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/269
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5369);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5369||CoreAxi4Interconnect.v(272);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/272
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5370);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5370||CoreAxi4Interconnect.v(273);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/273
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5371||CoreAxi4Interconnect.v(274);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/274
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5372);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5372||CoreAxi4Interconnect.v(275);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/275
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5373);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5373||CoreAxi4Interconnect.v(278);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/278
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5374);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5374||CoreAxi4Interconnect.v(279);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/279
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5375);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5375||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5376);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5376||CoreAxi4Interconnect.v(281);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/281
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5377);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5377||CoreAxi4Interconnect.v(284);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/284
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5378);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5378||CoreAxi4Interconnect.v(285);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/285
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5379||CoreAxi4Interconnect.v(286);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/286
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5380);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5380||CoreAxi4Interconnect.v(287);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/287
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5381);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5381||CoreAxi4Interconnect.v(290);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/290
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5382);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5382||CoreAxi4Interconnect.v(291);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/291
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5383);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5383||CoreAxi4Interconnect.v(292);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/292
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5384);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5384||CoreAxi4Interconnect.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/293
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5385);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5385||CoreAxi4Interconnect.v(323);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/323
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5386);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5386||CoreAxi4Interconnect.v(337);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/337
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5387);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5387||CoreAxi4Interconnect.v(351);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/351
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5388);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5388||CoreAxi4Interconnect.v(365);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/365
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5389);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5389||CoreAxi4Interconnect.v(379);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/379
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5390);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5390||CoreAxi4Interconnect.v(393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/393
Implementation;Synthesis|| CL157 ||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5391);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5391||CoreAxi4Interconnect.v(407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/407
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5392);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5392||CoreAxi4Interconnect.v(418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/418
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5393);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5393||CoreAxi4Interconnect.v(419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/419
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5394);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5394||CoreAxi4Interconnect.v(420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/420
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5395);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5395||CoreAxi4Interconnect.v(421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/421
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5396);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5396||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis|| CL157 ||@W:*Output MASTER1_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5397);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5397||CoreAxi4Interconnect.v(423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/423
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5398);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5398||CoreAxi4Interconnect.v(426);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/426
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5399);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5399||CoreAxi4Interconnect.v(427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/427
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5400);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5400||CoreAxi4Interconnect.v(428);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/428
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5401);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5401||CoreAxi4Interconnect.v(429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/429
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5402);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5402||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis|| CL157 ||@W:*Output MASTER2_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5403);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5403||CoreAxi4Interconnect.v(431);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/431
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5404);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5404||CoreAxi4Interconnect.v(434);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/434
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5405);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5405||CoreAxi4Interconnect.v(435);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/435
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5406);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5406||CoreAxi4Interconnect.v(436);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/436
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5407);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5407||CoreAxi4Interconnect.v(437);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/437
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5408);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5408||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis|| CL157 ||@W:*Output MASTER3_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5409);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5409||CoreAxi4Interconnect.v(439);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/439
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5410);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5410||CoreAxi4Interconnect.v(442);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/442
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5411);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5411||CoreAxi4Interconnect.v(443);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/443
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5412);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5412||CoreAxi4Interconnect.v(444);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/444
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5413);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5413||CoreAxi4Interconnect.v(445);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/445
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5414);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5414||CoreAxi4Interconnect.v(446);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/446
Implementation;Synthesis|| CL157 ||@W:*Output MASTER4_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5415);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5415||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5416);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5416||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5417);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5417||CoreAxi4Interconnect.v(451);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/451
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5418);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5418||CoreAxi4Interconnect.v(452);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/452
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RLAST has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5419);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5419||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RUSER has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5420);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5420||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis|| CL157 ||@W:*Output MASTER5_RVALID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5421);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5421||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RID has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5422);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5422||CoreAxi4Interconnect.v(458);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/458
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RDATA has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5423);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5423||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis|| CL157 ||@W:*Output MASTER6_RRESP has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||TOP.srr(5424);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5424||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_BID[4:0] is unused||TOP.srr(5427);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5427||Axi4CrossBar.v(162);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/162
Implementation;Synthesis|| CL247 ||@W:Input port bit 4 of SLAVE_RID[4:0] is unused||TOP.srr(5429);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5429||Axi4CrossBar.v(184);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/184
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS[1:0] is unused||TOP.srr(5479);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5479||coreahbtoapb3.v(33);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/33
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M0[1:0] is unused||TOP.srr(5495);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5495||coreahblite.v(120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/120
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M1[1:0] is unused||TOP.srr(5497);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5497||coreahblite.v(131);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/131
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M2[1:0] is unused||TOP.srr(5499);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5499||coreahblite.v(142);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/142
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of HTRANS_M3[1:0] is unused||TOP.srr(5501);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5501||coreahblite.v(153);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/153
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S0[1:0] is unused||TOP.srr(5503);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5503||coreahblite.v(163);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/163
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S1[1:0] is unused||TOP.srr(5505);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5505||coreahblite.v(176);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/176
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S2[1:0] is unused||TOP.srr(5507);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5507||coreahblite.v(189);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/189
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S3[1:0] is unused||TOP.srr(5509);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5509||coreahblite.v(202);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/202
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S4[1:0] is unused||TOP.srr(5511);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5511||coreahblite.v(215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/215
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S5[1:0] is unused||TOP.srr(5513);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5513||coreahblite.v(228);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/228
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S6[1:0] is unused||TOP.srr(5515);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5515||coreahblite.v(241);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/241
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S7[1:0] is unused||TOP.srr(5517);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5517||coreahblite.v(254);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/254
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S8[1:0] is unused||TOP.srr(5519);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5519||coreahblite.v(267);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/267
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S9[1:0] is unused||TOP.srr(5521);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5521||coreahblite.v(280);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/280
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S10[1:0] is unused||TOP.srr(5523);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5523||coreahblite.v(293);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/293
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S11[1:0] is unused||TOP.srr(5525);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5525||coreahblite.v(306);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/306
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S12[1:0] is unused||TOP.srr(5527);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5527||coreahblite.v(319);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/319
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S13[1:0] is unused||TOP.srr(5529);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5529||coreahblite.v(332);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/332
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S14[1:0] is unused||TOP.srr(5531);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5531||coreahblite.v(345);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/345
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S15[1:0] is unused||TOP.srr(5533);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5533||coreahblite.v(358);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/358
Implementation;Synthesis|| CL247 ||@W:Input port bit 1 of HRESP_S16[1:0] is unused||TOP.srr(5535);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5535||coreahblite.v(371);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/371
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5583);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5583||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5584);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5584||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5585);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5585||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5586);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5586||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5587);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5587||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5588);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5588||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5589);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5589||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5590);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5590||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5591);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5591||MstrAHBtoAXI4Converter.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5629);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5629||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5630);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5630||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5631);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5631||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5632);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5632||SlaveConvertor.v(24);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5633);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5633||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5634);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5634||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5635);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5635||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5636);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5636||MasterConvertor.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances: AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5637);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5637||MstrAHBtoAXI4Converter.v(23);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.5.100\rtl\vlog\core\Axi4Convertors\MstrAHBtoAXI4Converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5682);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5682||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5683);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5683||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5684);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5684||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5685);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5685||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5686);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5686||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5687);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5687||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5688);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5688||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5689);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5689||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5690);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5690||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_16 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5697);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5697||coreahblite_matrix4x16.v(3626);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3626
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_15 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5698);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5698||coreahblite_matrix4x16.v(3580);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3580
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_14 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5699);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5699||coreahblite_matrix4x16.v(3534);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3534
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_13 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5700);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5700||coreahblite_matrix4x16.v(3488);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3488
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_12 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5701);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5701||coreahblite_matrix4x16.v(3442);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3442
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_11 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5702);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5702||coreahblite_matrix4x16.v(3396);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3396
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_9 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5703);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5703||coreahblite_matrix4x16.v(3304);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3304
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_8 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5704);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5704||coreahblite_matrix4x16.v(3258);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3258
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_5 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5705);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5705||coreahblite_matrix4x16.v(3120);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3120
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_4 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5706);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5706||coreahblite_matrix4x16.v(3074);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3074
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_3 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5707);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5707||coreahblite_matrix4x16.v(3028);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3028
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_2 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5708);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5708||coreahblite_matrix4x16.v(2982);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2982
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_10 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5709);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5709||coreahblite_matrix4x16.v(3350);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/3350
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_1 because it is equivalent to instance IO_0.AHB_MMIO_0.AHB_MMIO_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5710);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5710||coreahblite_matrix4x16.v(2936);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v'/linenumber/2936
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5711);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5711||miv_rv32ima_l1_ahb_async_queue_source.v(188);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/188
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5712);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5712||miv_rv32ima_l1_ahb_async_queue_sink.v(198);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink.v'/linenumber/198
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5713);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5713||miv_rv32ima_l1_ahb_async_queue_source_1.v(168);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_1.v'/linenumber/168
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[5] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.dmInner.abstractGeneratedMem_1[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5714);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5714||miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v(7436);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_tl_debug_module_inner_dm_inner.v'/linenumber/7436
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5715);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5715||miv_rv32ima_l1_ahb_async_queue_sink_1.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_1.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_ASYNC_CROSSING_SINK.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.widx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5716);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5716||miv_rv32ima_l1_ahb_async_queue_source_2.v(193);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source_2.v'/linenumber/193
Implementation;Synthesis|| BN132 ||@W:Removing user instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_gray because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmInner.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SINK.ridx_bin. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5717);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5717||miv_rv32ima_l1_ahb_async_queue_sink_2.v(173);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_sink_2.v'/linenumber/173
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_3__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5718);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5718||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_2__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5719);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5719||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_1__T_62_addr_pipe_0[10:0] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.tile.rocket.dcache.data.data_arrays_0_0__T_62_addr_pipe_0[10:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(5720);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5720||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5721);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5721||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5722);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5722||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5723);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5723||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5724);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5724||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5725);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5725||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5726);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5726||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5727);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5727||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5728);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5728||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5729);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5729||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5732);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5732||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5733);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5733||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5734);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5734||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5735);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5735||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5736);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5736||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5737);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5737||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5738);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5738||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5739);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5739||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5740);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5740||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.pready is reduced to a combinational gate by constant propagation.||TOP.srr(5751);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5751||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO156 ||@W:RAM ram_address[13:0] removed due to constant propagation. ||TOP.srr(5752);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5752||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_param[1:0] removed due to constant propagation. ||TOP.srr(5753);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5753||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_size[3:0] removed due to constant propagation. ||TOP.srr(5754);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5754||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| MO156 ||@W:RAM ram_source[1:0] removed due to constant propagation. ||TOP.srr(5755);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5755||miv_rv32ima_l1_ahb_queue_16.v(211);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_16.v'/linenumber/211
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5913);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5913||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5914);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5914||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5915);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5915||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5916);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5916||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5917);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5917||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5918);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5918||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5919);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5919||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5920);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5920||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5921);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5921||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| MT530 ||@W:Found inferred clock DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock which controls 15121 sequential elements including MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.genblk1\.rsync.sysReset_f1. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(5962);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5962||resetsycnc.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4crossbar\resetsycnc.v'/linenumber/44
Implementation;Synthesis|| MT530 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock which controls 351 sequential elements including PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.genblk1\.UJ_JTAG_0.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||TOP.srr(5963);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5963||corejtagdebug_uj_jtag.v(210);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\corejtagdebug\2.0.100\rtl\vlog\core\corejtagdebug_uj_jtag.v'/linenumber/210
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_5s_32s_64s_0s_1s.||TOP.srr(5966);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5966||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z16.||TOP.srr(5967);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5967||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z17.||TOP.srr(5968);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5968||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_32s_5s_64s_1s_1_68s_74s_8s_73s_4s.||TOP.srr(5969);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5969||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\slaveconvertor.v'/linenumber/24
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_4s_32s_64s_0s_1s.||TOP.srr(5970);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5970||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances genblk2\.mstAHBtoAXI4Conv. Apply syn_hier to module using name v:caxi4interconnect_MstrAHBtoAXI4Converter_32s_32s_1s_0_4s_8_0.||TOP.srr(5971);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5971||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_2_0s_2s_4s_32s_64s_32s_1s_10s_16.||TOP.srr(5972);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5972||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_32s_4s_32s_1s_0_67s_38s_7s_40s_4s.||TOP.srr(5973);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5973||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\masterconvertor.v'/linenumber/23
Implementation;Synthesis|| BN108 ||@W:syn_hier attribute not currently supported on instances AHB_SM_i. Apply syn_hier to module using name v:caxi4interconnect_AHB_SM_Z15.||TOP.srr(5974);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/5974||mstrahbtoaxi4converter.v(23);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\mstrahbtoaxi4converter.v'/linenumber/23
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6875);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6875||coreddr_tip_int.v(673);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\coreddr_tip_int.v'/linenumber/673
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6876);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6876||coreddr_tip_int.v(673);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\coreddr_tip_int.v'/linenumber/673
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_29.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6885);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6885||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| MO160 ||@W:Register bit DMCONTROL.reg_26.q (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_DEBUG_MODULE_OUTER_DM_OUTER(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6886);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6886||miv_rv32ima_l1_ahb_async_reset_reg.v(63);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_reset_reg.v'/linenumber/63
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(6891);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6891||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| FA239 ||@W:ROM s2_report_param[2:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||TOP.srr(6892);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6892||miv_rv32ima_l1_ahb_d_cache_dcache.v(2005);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/2005
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[3\]\.APB_32\.edge_both[3] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6894);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6894||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[2\]\.APB_32\.edge_both[2] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6895);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6895||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[1\]\.APB_32\.edge_both[1] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6896);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6896||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| MO160 ||@W:Register bit xhdl1\.GEN_BITS\[0\]\.APB_32\.edge_both[0] (in view view:work.CoreGPIO_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(6897);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6897||coregpio.v(464);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_17[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_17[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6922);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6922||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_31[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_31[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6923);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6923||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_45[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_45[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6924);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6924||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_4[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_4[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6925);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6925||coregpio.v(454);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/454
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg_37[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos_37[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6926);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6926||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg_23[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos_23[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6927);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6927||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg_9[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos_9[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6928);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6928||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing user instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg_51[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos_51[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6929);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6929||coregpio.v(451);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/451
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_neg[2] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6930);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6930||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_neg[3] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6931);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6931||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_neg[0] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6932);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6932||coregpio.v(444);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_pos[1] because it is equivalent to instance IO_0.GPIO_0.GPIO_0.xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6933);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6933||coregpio.v(424);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coregpio\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| FX107 ||@W:RAM DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.MEMORY(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(6938);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6938||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| FX107 ||@W:RAM DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.MEMORY(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(6940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6940||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6941);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6941||coreddr_tip_int.v(673);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\coreddr_tip_int.v'/linenumber/673
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(6942);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/6942||coreddr_tip_int.v(673);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\coreddr_tip_int.v'/linenumber/673
Implementation;Synthesis|| MO160 ||@W:Register bit genblk2\.mstAHBtoAXI4Conv.AHB_SM_i.hsize_latched[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7006||ahb_sm.v(2299);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ahb_sm.v'/linenumber/2299
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7007||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7008||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7009||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7010||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7011||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7012||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7013);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7013||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7014);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7014||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7015);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7015||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7016||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7017||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7018||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7019);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7019||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7020||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7021||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7022||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7023||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7024||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7025||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7026||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7027||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7028||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7029||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7030||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7031||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7032||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7033);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7033||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7034);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7034||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7035);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7035||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7036);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7036||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7037);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7037||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7038||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7039||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7040);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7040||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7041||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7042||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7043);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7043||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7044);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7044||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7045||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7046||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7047||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7048);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7048||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7049);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7049||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7050);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7050||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7051);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7051||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7052);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7052||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7053);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7053||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7054);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7054||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7055);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7055||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7056);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7056||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7057);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7057||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7058);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7058||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7059);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7059||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7060);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7060||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7061);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7061||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7062);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7062||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7063);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7063||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[66] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7064);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7064||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[65] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7065);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7065||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[64] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7066);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7066||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7067);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7067||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7068);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7068||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7069);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7069||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[15] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7070);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7070||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[14] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7071);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7071||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[13] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7072);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7072||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[12] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7073);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7073||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7074);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7074||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7075);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7075||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7076);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7076||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7077);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7077||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7078);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7078||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7079);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7079||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7080);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7080||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7081);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7081||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| MO160 ||@W:Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7082);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7082||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7083);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7083||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7084);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7084||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7085);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7085||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7086);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7086||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7087);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7087||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7088);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7088||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7089);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7089||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7090);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7090||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7091);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7091||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7092);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7092||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7093);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7093||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7094);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7094||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7098);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7098||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7099);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7099||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7100);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7100||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7101);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7101||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7102);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7102||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7103);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7103||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7104);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7104||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7105);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7105||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7106);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7106||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7107);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7107||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7108);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7108||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7109);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7109||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7110);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7110||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7111);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7111||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7112);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7112||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7113);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7113||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| MO160 ||@W:Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_4s_32s_4s_4s_64s_32s_64s_1s_16(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7114);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7114||fifo_upsizing.v(156);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\fifo_upsizing.v'/linenumber/156
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7117);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7117||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7118);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7118||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7119);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7119||dwc_upconv_wchan_hold_reg.v(81);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v'/linenumber/81
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7120);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7120||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7121);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7121||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcachannel.v'/linenumber/115
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7122);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7122||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7123);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7123||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM data_fifo.ram.mem[64:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_4s_1s_16s_4s_64s_32s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7144);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7144||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7154);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7154||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7155);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7155||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7156);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7156||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[24:0] (in view: work.caxi4interconnect_FIFO_4s_29s_29s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7157);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7157||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_downsizing_16s_2s_2s_0s_15s_0s_16s_4s_0s_15s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7160);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7160||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7209);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7209||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7210);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7210||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7211);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7211||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7212||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7213||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7214||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7215||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7216||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7217||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7218);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7218||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/185
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7219);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7219||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM genblk1\[0\]\.ram.mem[4:0] (in view: work.caxi4interconnect_FIFO_16s_5s_5s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7220||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[49:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_68s_2s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7221||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_AWChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_AWChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7222);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7222||cdc_graycodecounter.v(42);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v'/linenumber/42
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[72:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_74s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7223);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7223||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[49:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_68s_2s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7224);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7224||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[71:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_73s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7225);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7225||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntGray[0] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.slvCDC.genblk1.cdc_RChan.wrGrayCounterP2.cntBinary[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7226);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7226||cdc_graycodecounter.v(42);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\cdc_graycodecounter.v'/linenumber/42
Implementation;Synthesis|| FX107 ||@W:RAM ram.mem[6:0] (in view: work.caxi4interconnect_CDC_FIFO_4s_8s_2s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7227);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7227||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[0] is reduced to a combinational gate by constant propagation.||TOP.srr(7491);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7491||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.APB_IF.visual_Start_current[1] is reduced to a combinational gate by constant propagation.||TOP.srr(7492);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7492||apb_if.v(206);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\apb_if.v'/linenumber/206
Implementation;Synthesis|| FX107 ||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7584);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7584||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| FX107 ||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7585);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7585||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[0].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7632);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7632||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7729);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7729||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis|| MO197 ||@W:Removing FSM register visual_APB_IOG_CONTROLLER_current[2] (in view view:work.APB_IOG_CTRL_SM(verilog)) because its output is a constant.||TOP.srr(7769);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7769||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.move because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.visual_APB_IOG_CONTROLLER_current[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7770);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7770||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\apb_iog_ctrl_sm.v'/linenumber/234
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7783);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7783||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\trn_complete.v'/linenumber/236
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.||TOP.srr(7793);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7793||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis|| MO129 ||@W:Sequential instance MEMORY_0.DDR3_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.||TOP.srr(7794);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7794||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreddr_tip\1.5.100\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis|| MO161 ||@W:Register bit Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_TL_BUFFER_1.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_QUEUE_7.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7831);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7831||miv_rv32ima_l1_ahb_queue_7.v(195);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_7.v'/linenumber/195
Implementation;Synthesis|| MO161 ||@W:Register bit error_TLBuffer.Queue_3.ram_opcode\[0\][2] (in view view:CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_CORE_RISC_VAHB_TOP(verilog)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||TOP.srr(7832);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7832||miv_rv32ima_l1_ahb_queue_26.v(181);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_queue_26.v'/linenumber/181
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[3] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7835);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7835||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[2] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7836);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7836||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| BN132 ||@W:Removing instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[1] because it is equivalent to instance PROCESSOR_0.Mi_V_Processor_0.Mi_V_Processor_0.ChiselTop0.debug_1.dmOuter.dmInner_TLAsyncCrossingSource.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ASYNC_QUEUE_SOURCE.mem_0_mask[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7837);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7837||miv_rv32ima_l1_ahb_async_queue_source.v(308);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_async_queue_source.v'/linenumber/308
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[20:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7854);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7854||miv_rv32ima_l1_ahb_d_cache_dcache.v(3017);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_dcache.v'/linenumber/3017
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_3[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7855);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7855||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_2[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7856);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7856||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_1[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7857);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7857||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM data.data_arrays_0_0[7:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_D_CACHE_DCACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7858);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7858||miv_rv32ima_l1_ahb_d_cache_data_array.v(213);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_d_cache_data_array.v'/linenumber/213
Implementation;Synthesis|| FX107 ||@W:RAM tag_array_0[19:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7863);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7863||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM data_arrays_0_0[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_I_CACHE_ICACHE(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7864);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7864||miv_rv32ima_l1_ahb_i_cache_icache.v(481);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_i_cache_icache.v'/linenumber/481
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189_1[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7866);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7866||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| FX107 ||@W:RAM _T_1189[31:0] (in view: CORERISCVRV32IMA_LIB.Mi_V_Processor_Mi_V_Processor_0_MIV_RV32IMA_L1_AHB_ROCKET(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7867);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7867||miv_rv32ima_l1_ahb_rocket.v(3039);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\mi_v_processor\mi_v_processor_0\rtl\vlog\core\miv_rv32ima_l1_ahb_rocket.v'/linenumber/3039
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.PWRITE because it is equivalent to instance IO_0.AHBtoAPB_0.AHBtoAPB_0.U_AhbToApbSM.ahbToApbSMState[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7940);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7940||coreahbtoapb3_ahbtoapbsm.v(265);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreahbtoapb3\3.1.100\rtl\vlog\core\coreahbtoapb3_ahbtoapbsm.v'/linenumber/265
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7946);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7946||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| FX107 ||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||TOP.srr(7947);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7947||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis|| BN132 ||@W:Removing instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[2] because it is equivalent to instance IO_0.UART_0.UART_0.uUART.make_RX.last_bit[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(7999);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/7999||rx_async.v(261);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\uart\uart_0\rtl\vlog\core\rx_async.v'/linenumber/261
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.rd_src_top[3] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.preCalcRChan_Ctrl.MASTER_RSIZE_out[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8003);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8003||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\dwc_upconv_precalcrchan_ctrl.v'/linenumber/89
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8004);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8004||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.holdDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8005);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8005||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8006);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8006||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[11] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sDat[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8007);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8007||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[5] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8008);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8008||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[4] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8009);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8009||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[3] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8010);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8010||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[2] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8011);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8011||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[1] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8012);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8012||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[17] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8013);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8013||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[16] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8014);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8014||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[15] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8015);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8015||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[14] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8016);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8016||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[13] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8017);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8017||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[12] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8018);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8018||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[8] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8019);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8019||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8020);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8020||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8021);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8021||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8022);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8022||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8023);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8023||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[63] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8024);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8024||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8025);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8025||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[14] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8026);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8026||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[13] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8027);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8027||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[8] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8028);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8028||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[7] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8029);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8029||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[6] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8030);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8030||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[5] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8031);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8031||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[12] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8032);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8032||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[17] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8033);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8033||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[16] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8034);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8034||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[15] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8035);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8035||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8036);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8036||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8037);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8037||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8038);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8038||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[63] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.holdDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8039);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8039||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/68
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[12] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8040);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8040||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[14] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8041);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8041||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[15] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8042);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8042||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[66] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8043);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8043||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[65] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8044);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8044||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[64] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8045);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8045||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[16] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8046);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8046||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN132 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[17] because it is equivalent to instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sDat[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||TOP.srr(8047);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8047||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\regslicefull.v'/linenumber/80
Implementation;Synthesis|| BN114 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(8074);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8074||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN114 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(8075);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8075||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BN114 ||@W:Removing instance MEMORY_0.AXI_INTERCONNECT_0.AXI_INTERCONNECT_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0 (in view: work.TOP(verilog)) of black box view:VIRTEX.RAMB16(PRIM) because it does not drive other instances.||TOP.srr(8076);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8076||ram_block.v(44);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\actel\directcore\coreaxi4interconnect\2.5.100\rtl\vlog\core\axi4convertors\ram_block.v'/linenumber/44
Implementation;Synthesis|| BW150 ||@W:Cannot forward annotate set_clock_groups command because clock uj_jtag_85|un1_duttck_inferred_clock cannot be found||TOP.srr(8205);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8205||null;null
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK_DIFF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8212);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8212||ddr3_ddrphy_blk.v(10241);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\ddr3_ddrphy_blk\ddr3_ddrphy_blk.v'/linenumber/10241
Implementation;Synthesis|| MT246 ||@W:Blackbox OUTBUF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8213);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8213||ddr3_ddrphy_blk.v(10232);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\ddr3_ddrphy_blk\ddr3_ddrphy_blk.v'/linenumber/10232
Implementation;Synthesis|| MT246 ||@W:Blackbox BIBUF_DIFF_DQS is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8214);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8214||ddr3_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(61);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\ddr3_ddrphy_blk\lane_1_iod_dqs\ddr3_ddrphy_blk_lane_1_iod_dqs_pf_iod.v'/linenumber/61
Implementation;Synthesis|| MT246 ||@W:Blackbox TRIBUFF_FEEDBACK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8215);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8215||ddr3_ddrphy_blk_lane_1_iod_dm_pf_iod.v(43);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\ddr3_ddrphy_blk\lane_1_iod_dm\ddr3_ddrphy_blk_lane_1_iod_dm_pf_iod.v'/linenumber/43
Implementation;Synthesis|| MT246 ||@W:Blackbox OSC_RC160MHZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8216);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8216||rcosc_rcosc_0_pf_osc.v(13);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\rcosc\rcosc_0\rcosc_rcosc_0_pf_osc.v'/linenumber/13
Implementation;Synthesis|| MT246 ||@W:Blackbox INIT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||TOP.srr(8217);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8217||init_monitor_init_monitor_0_pf_init_monitor.v(38);liberoaction://cross_probe/hdl/file/'c:\microsemiprj_pf\apps\riscv_bootloader\uart_2_scspi_bridge_everest2_ddr\component\work\init_monitor\init_monitor_0\init_monitor_init_monitor_0_pf_init_monitor.v'/linenumber/38
Implementation;Synthesis|| MT420 ||@W:Found inferred clock DDR3_CCC_0_PF_CCC|pll_inst_0_clkint_4_inferred_clock with period 10.00ns. Please declare a user-defined clock on net MEMORY_0.DDR3_0.CCC_0.pll_inst_0_clkint_4.||TOP.srr(8220);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8220||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net PROCESSOR_0.JTAG_DEBUG_0.JTAG_DEBUG_0.iUDRCK.||TOP.srr(8221);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8221||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||TOP.srr(8235);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8235||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||TOP.srr(8237);liberoaction://cross_probe/hdl/file/'C:\Microsemiprj_PF\apps\riscv_bootloader\UART_2_SCSPI_Bridge_everest2_ddr\synthesis\TOP.srr'/linenumber/8237||null;null
Implementation;Compile;RootName:TOP
Implementation;Place and Route;RootName:TOP
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||TOP_layout_log.log;liberoaction://open_report/file/TOP_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||TOP_generateBitstream.log;liberoaction://open_report/file/TOP_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:TOP
