

================================================================
== Vitis HLS Report for 'average_float'
================================================================
* Date:           Tue Jan  9 10:50:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        average_float
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|        ?|  0.380 us|         ?|   39|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_average_float_Pipeline_1_fu_150                |average_float_Pipeline_1                |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
        |grp_average_float_Pipeline_VITIS_LOOP_16_2_fu_159  |average_float_Pipeline_VITIS_LOOP_16_2  |        2|      389|  20.000 ns|  3.890 us|    2|  389|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_11_1  |        0|        ?|     6 ~ ?|          -|          -|  0 ~ 1024|        no|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    407|    -|
|FIFO             |        2|    -|     155|     72|    -|
|Instance         |        4|    3|    1935|   2539|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    331|    -|
|Register         |        -|    -|     563|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        6|    3|    2653|   3349|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    1|       2|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_average_float_Pipeline_1_fu_150                |average_float_Pipeline_1                |        0|   0|  163|   185|    0|
    |grp_average_float_Pipeline_VITIS_LOOP_16_2_fu_159  |average_float_Pipeline_VITIS_LOOP_16_2  |        0|   3|  766|  1324|    0|
    |control_s_axi_U                                    |control_s_axi                           |        0|   0|  176|   296|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U13                  |ddiv_64ns_64ns_64_31_no_dsp_1           |        0|   0|    0|     0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U12                     |fptrunc_64ns_32_2_no_dsp_1              |        0|   0|    0|     0|    0|
    |gmem_m_axi_U                                       |gmem_m_axi                              |        4|   0|  830|   734|    0|
    |sitodp_32s_64_5_no_dsp_1_U14                       |sitodp_32s_64_5_no_dsp_1                |        0|   0|    0|     0|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |        4|   3| 1935|  2539|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------+---------+-----+----+-----+------+-----+---------+
    |       Name       | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |cachebuff_fifo_U  |        2|  155|   0|    -|    64|   32|     2048|
    +------------------+---------+-----+----+-----+------+-----+---------+
    |Total             |        2|  155|   0|    0|    64|   32|     2048|
    +------------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_347_p2   |         +|   0|  0|  32|          32|           7|
    |add_ln11_fu_342_p2     |         +|   0|  0|  32|          32|           7|
    |add_ln14_fu_274_p2     |         +|   0|  0|  64|          64|          64|
    |sub_ln14_1_fu_279_p2   |         -|   0|  0|  32|          32|          32|
    |sub_ln14_fu_242_p2     |         -|   0|  0|  32|           4|          32|
    |icmp_ln11_fu_211_p2    |      icmp|   0|  0|  33|          33|          33|
    |icmp_ln14_1_fu_294_p2  |      icmp|   0|  0|  26|          26|           1|
    |icmp_ln14_fu_216_p2    |      icmp|   0|  0|  32|          32|           8|
    |icmp_ln15_fu_312_p2    |      icmp|   0|  0|  30|          30|           1|
    |len_fu_300_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln14_fu_226_p3  |    select|   0|  0|  30|           1|          30|
    |xor_ln11_fu_179_p2     |       xor|   0|  0|  32|          32|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 407|         319|         249|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  229|         53|    1|         53|
    |cachebuff_read         |    9|          2|    1|          2|
    |cachebuff_write        |    9|          2|    1|          2|
    |gmem_ARADDR            |   13|          3|   64|        192|
    |gmem_ARLEN             |   13|          3|   32|         96|
    |gmem_ARVALID           |   13|          3|    1|          3|
    |gmem_RREADY            |    9|          2|    1|          2|
    |gmem_blk_n_AR          |    9|          2|    1|          2|
    |i_fu_124               |    9|          2|   32|         64|
    |indvars_iv_fu_120      |    9|          2|   32|         64|
    |sum_promoted_i_fu_116  |    9|          2|   64|        128|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  331|         76|  230|        608|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |  52|   0|   52|          0|
    |conv_reg_447                                                    |  64|   0|   64|          0|
    |div_reg_455                                                     |  64|   0|   64|          0|
    |grp_average_float_Pipeline_1_fu_150_ap_start_reg                |   1|   0|    1|          0|
    |grp_average_float_Pipeline_VITIS_LOOP_16_2_fu_159_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_124                                                        |  32|   0|   32|          0|
    |indvars_iv_fu_120                                               |  32|   0|   32|          0|
    |len_reg_422                                                     |  32|   0|   32|          0|
    |num_read_reg_388                                                |  32|   0|   32|          0|
    |p_cast_reg_431                                                  |  62|   0|   62|          0|
    |sext_ln11_reg_405                                               |  33|   0|   33|          0|
    |src_read_reg_394                                                |  64|   0|   64|          0|
    |sum_promoted_i_fu_116                                           |  64|   0|   64|          0|
    |trunc_ln14_1_reg_416                                            |  30|   0|   30|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 563|   0|  563|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|        control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|        control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|        control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|        control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|        control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|        control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|        control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|        control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  average_float|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  average_float|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  average_float|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|           gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|           gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|           gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|           gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|           gmem|       pointer|
+-----------------------+-----+-----+------------+---------------+--------------+

