Analysis & Synthesis report for DE2_115
Sun Sep 29 15:54:03 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated
 17. Parameter Settings for User Entity Instance: plll:i_clock|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top
 19. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys
 20. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm
 21. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory
 22. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_imem_router:i_imem_router
 23. Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router
 24. Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb
 25. Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: rxtx:i_uart
 27. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3
 28. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1
 29. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult2
 30. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult4
 31. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66
 32. altpll Parameter Settings by Entity Instance
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "rxtx:i_uart"
 36. Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram"
 37. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router"
 38. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"
 39. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell"
 40. Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell"
 41. Port Connectivity Checks: "scr1_top_ahb:i_top"
 42. Elapsed Time Per Partition
 43. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Sep 29 15:54:02 2019       ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                      ; DE2_115                                     ;
; Top-level Entity Name              ; DE2_115                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 22,993                                      ;
;     Total combinational functions  ; 22,923                                      ;
;     Dedicated logic registers      ; 3,345                                       ;
; Total registers                    ; 3345                                        ;
; Total pins                         ; 436                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,288                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115            ; DE2_115            ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                               ; Library ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+
; ../test/ssrv_memory.v                       ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/test/ssrv_memory.v                                       ;         ;
; ../test/rxtx.v                              ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/test/rxtx.v                                              ;         ;
; ../scr1/top/scr1_dmem_ahb.sv                ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_dmem_ahb.sv                                ;         ;
; ../scr1/top/scr1_imem_ahb.sv                ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_imem_ahb.sv                                ;         ;
; ../scr1/top/scr1_dmem_router.sv             ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_dmem_router.sv                             ;         ;
; ../scr1/top/scr1_imem_router.sv             ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_imem_router.sv                             ;         ;
; ../scr1/top/scr1_timer.sv                   ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_timer.sv                                   ;         ;
; ../scr1/top/scr1_dp_memory.sv               ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_dp_memory.sv                               ;         ;
; ../scr1/top/scr1_tcm.sv                     ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_tcm.sv                                     ;         ;
; ../scr1/pipeline/scr1_pipe_csr.sv           ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/pipeline/scr1_pipe_csr.sv                           ;         ;
; ../rtl/sys_csr.v                            ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/sys_csr.v                                            ;         ;
; ../rtl/ssrv_top.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/ssrv_top.v                                           ;         ;
; ../rtl/schedule.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/schedule.v                                           ;         ;
; ../rtl/mul.v                                ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/mul.v                                                ;         ;
; ../rtl/mprf.v                               ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/mprf.v                                               ;         ;
; ../rtl/membuf.v                             ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/membuf.v                                             ;         ;
; ../rtl/instrman.v                           ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/instrman.v                                           ;         ;
; ../rtl/instrbits.v                          ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/instrbits.v                                          ;         ;
; ../rtl/alu_with_jump.v                      ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/alu_with_jump.v                                      ;         ;
; ../rtl/alu.v                                ; yes             ; User Verilog HDL File                  ; F:/proj/ssrv-fpga/rtl/alu.v                                                ;         ;
; ../rtl/ssrv_pipe_top.sv                     ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/rtl/ssrv_pipe_top.sv                                     ;         ;
; ../scr1/core/scr1_core_top.sv               ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/core/scr1_core_top.sv                               ;         ;
; ../scr1/core/primitives/scr1_reset_cells.sv ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/core/primitives/scr1_reset_cells.sv                 ;         ;
; ../scr1/top/scr1_top_ahb.sv                 ; yes             ; User SystemVerilog HDL File            ; F:/proj/ssrv-fpga/scr1/top/scr1_top_ahb.sv                                 ;         ;
; ../pll/plll.v                               ; yes             ; User Wizard-Generated File             ; F:/proj/ssrv-fpga/pll/plll.v                                               ;         ;
; scr1_memif.svh                              ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_memif.svh                             ;         ;
; scr1_arch_description.svh                   ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_arch_description.svh                  ;         ;
; define.v                                    ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/rtl/define.v                                             ;         ;
; define_para.v                               ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/rtl/define_para.v                                        ;         ;
; scr1_ahb.svh                                ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_ahb.svh                               ;         ;
; scr1_arch_types.svh                         ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_arch_types.svh                        ;         ;
; scr1_csr.svh                                ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_csr.svh                               ;         ;
; scr1_riscv_isa_decoding.svh                 ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_riscv_isa_decoding.svh                ;         ;
; include_func.v                              ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/rtl/include_func.v                                       ;         ;
; scr1_ipic.svh                               ; yes             ; Auto-Found Unspecified File            ; F:/proj/ssrv-fpga/scr1/includes/scr1_ipic.svh                              ;         ;
; de2_115.v                                   ; yes             ; Auto-Found Verilog HDL File            ; F:/proj/ssrv-fpga/DE2_115/de2_115.v                                        ;         ;
; altpll.tdf                                  ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal131.inc                              ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; stratix_pll.inc                             ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                           ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                           ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/plll_altpll.v                            ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/DE2_115/db/plll_altpll.v                                 ;         ;
; dualram.v                                   ; yes             ; Auto-Found Wizard-Generated File       ; F:/proj/ssrv-fpga/ram/dualram.v                                            ;         ;
; altsyncram.tdf                              ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                       ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                              ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                               ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                                  ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                                  ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_4ep2.tdf                      ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/DE2_115/db/altsyncram_4ep2.tdf                           ;         ;
; /proj/ssrv-fpga/ram/code.mif                ; yes             ; Auto-Found Memory Initialization File  ; /proj/ssrv-fpga/ram/code.mif                                               ;         ;
; db/decode_jsa.tdf                           ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/DE2_115/db/decode_jsa.tdf                                ;         ;
; db/mux_gob.tdf                              ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/DE2_115/db/mux_gob.tdf                                   ;         ;
; lpm_mult.tdf                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                             ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                              ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                            ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                          ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; altshift.tdf                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; lpm_add_sub.tdf                             ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                                 ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                                ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc                     ; yes             ; Megafunction                           ; c:/myprog/altera13/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_qvi.tdf                          ; yes             ; Auto-Generated Megafunction            ; F:/proj/ssrv-fpga/DE2_115/db/add_sub_qvi.tdf                               ;         ;
+---------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 22,993                                                                           ;
;                                             ;                                                                                  ;
; Total combinational functions               ; 22923                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                  ;
;     -- 4 input functions                    ; 16331                                                                            ;
;     -- 3 input functions                    ; 5604                                                                             ;
;     -- <=2 input functions                  ; 988                                                                              ;
;                                             ;                                                                                  ;
; Logic elements by mode                      ;                                                                                  ;
;     -- normal mode                          ; 21701                                                                            ;
;     -- arithmetic mode                      ; 1222                                                                             ;
;                                             ;                                                                                  ;
; Total registers                             ; 3345                                                                             ;
;     -- Dedicated logic registers            ; 3345                                                                             ;
;     -- I/O registers                        ; 0                                                                                ;
;                                             ;                                                                                  ;
; I/O pins                                    ; 436                                                                              ;
; Total memory bits                           ; 524288                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                ;
; Total PLLs                                  ; 1                                                                                ;
;     -- PLLs                                 ; 1                                                                                ;
;                                             ;                                                                                  ;
; Maximum fan-out node                        ; plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3410                                                                             ;
; Total fan-out                               ; 99341                                                                            ;
; Average fan-out                             ; 3.63                                                                             ;
+---------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                  ; Library Name ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115                                                        ; 22923 (10)        ; 3345 (1)     ; 524288      ; 0            ; 0       ; 0         ; 436  ; 0            ; |DE2_115                                                                                                                                             ; work         ;
;    |plll:i_clock|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock                                                                                                                                ; work         ;
;       |altpll:altpll_component|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock|altpll:altpll_component                                                                                                        ; work         ;
;          |plll_altpll:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated                                                                             ; work         ;
;    |rxtx:i_uart|                                                ; 42 (42)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|rxtx:i_uart                                                                                                                                 ; work         ;
;    |scr1_top_ahb:i_top|                                         ; 22738 (0)         ; 3278 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top                                                                                                                          ; work         ;
;       |scr1_core_top:i_core_top|                                ; 22083 (0)         ; 2973 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top                                                                                                 ; work         ;
;          |scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|   ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell                                              ; work         ;
;          |ssrv_pipe_top:i_pipe_top|                             ; 22083 (3)         ; 2969 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top                                                                        ; work         ;
;             |scr1_pipe_csr:i_pipe_csr|                          ; 846 (846)         ; 262 (262)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr                                               ; work         ;
;             |ssrv_top:i_ssrv|                                   ; 21234 (0)         ; 2707 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv                                                        ; work         ;
;                |alu:gen_alu[0].i_alu.i_alu|                     ; 756 (756)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu                             ; work         ;
;                |alu:gen_alu[1].i_alu.i_alu|                     ; 994 (994)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu                             ; work         ;
;                |alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu| ; 1138 (1138)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu         ; work         ;
;                |instrbits:i_bits|                               ; 639 (639)         ; 132 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits                                       ; work         ;
;                |instrman:i_man|                                 ; 64 (64)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man                                         ; work         ;
;                |membuf:i_membuf|                                ; 2616 (2606)       ; 494 (494)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf                                        ; work         ;
;                   |lpm_mult:Mult2|                              ; 1 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult2                         ; work         ;
;                      |multcore:mult_core|                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult2|multcore:mult_core      ; work         ;
;                   |lpm_mult:Mult3|                              ; 4 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3                         ; work         ;
;                      |multcore:mult_core|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3|multcore:mult_core      ; work         ;
;                   |lpm_mult:Mult4|                              ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult4                         ; work         ;
;                      |multcore:mult_core|                       ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult4|multcore:mult_core      ; work         ;
;                |mprf:i_mprf|                                    ; 8380 (8380)       ; 1159 (1159)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf                                            ; work         ;
;                |mul:i_mul|                                      ; 1918 (1852)       ; 211 (211)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul                                              ; work         ;
;                   |lpm_add_sub:Add66|                           ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66                            ; work         ;
;                      |add_sub_qvi:auto_generated|               ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66|add_sub_qvi:auto_generated ; work         ;
;                |schedule:i_sch|                                 ; 4610 (4610)       ; 678 (678)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch                                         ; work         ;
;                |sys_csr:i_sys|                                  ; 119 (119)         ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys                                          ; work         ;
;       |scr1_dmem_ahb:i_dmem_ahb|                                ; 164 (164)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb                                                                                                 ; work         ;
;       |scr1_dmem_router:i_dmem_router|                          ; 37 (37)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router                                                                                           ; work         ;
;       |scr1_imem_ahb:i_imem_ahb|                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb                                                                                                 ; work         ;
;       |scr1_imem_router:i_imem_router|                          ; 27 (27)           ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_router:i_imem_router                                                                                           ; work         ;
;       |scr1_reset_sync_cell:i_cpu_rstn_reset_sync|              ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync                                                                               ; work         ;
;       |scr1_tcm:i_tcm|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_tcm:i_tcm                                                                                                           ; work         ;
;       |scr1_timer:i_timer|                                      ; 427 (427)         ; 189 (189)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer                                                                                                       ; work         ;
;    |ssrv_memory:i_memory_tb|                                    ; 133 (101)         ; 33 (28)      ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb                                                                                                                     ; work         ;
;       |dualram:i_dram|                                          ; 32 (0)            ; 5 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|                      ; 32 (0)            ; 5 (0)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component                                                                      ; work         ;
;             |altsyncram_4ep2:auto_generated|                    ; 32 (1)            ; 5 (5)        ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated                                       ; work         ;
;                |decode_jsa:decode3|                             ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:decode3                    ; work         ;
;                |decode_jsa:rden_decode_a|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:rden_decode_a              ; work         ;
;                |decode_jsa:rden_decode_b|                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:rden_decode_b              ; work         ;
;                |mux_gob:mux5|                                   ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|mux_gob:mux5                          ; work         ;
+-----------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; ../ram/code.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------+
; Altera ; ALTPLL       ; 13.1    ; N/A          ; N/A          ; |DE2_115|plll:i_clock                           ; F:/proj/ssrv-fpga/pll/plll.v    ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |DE2_115|ssrv_memory:i_memory_tb|dualram:i_dram ; F:/proj/ssrv-fpga/ram/dualram.v ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+---------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; port_sel_r.SCR1_SEL_PORT0 ; port_sel_r.SCR1_SEL_PORT2 ; port_sel_r.SCR1_SEL_PORT1 ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; port_sel_r.SCR1_SEL_PORT0 ; 0                         ; 0                         ; 0                         ;
; port_sel_r.SCR1_SEL_PORT1 ; 1                         ; 0                         ; 1                         ;
; port_sel_r.SCR1_SEL_PORT2 ; 1                         ; 1                         ; 0                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                                                                        ; Reason for Removal                                                                     ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|wren_a_store   ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                     ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|imem_resp[1]                                                                       ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|dmem_resp[1]                                                                       ; Stuck at GND due to stuck port data_in                                                 ;
; ssrv_memory:i_memory_tb|dnext_rd_para[4]                                                                             ; Stuck at GND due to stuck port data_in                                                 ;
; ssrv_memory:i_memory_tb|dcomb_rd_para[4]                                                                             ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man|bus_keep_err     ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_a_pos[5]         ; Lost fanout                                                                            ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[13]                                                                            ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[13]                                  ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[12]                                                                            ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[12]                                  ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[11]                                                                            ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[11]                                  ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[10]                                                                            ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[10]                                  ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[9]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[9]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[8]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[8]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[7]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[7]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[6]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[6]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[5]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[5]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[4]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[4]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[3]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[3]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[2]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[2]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[1]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[1]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_addr[0]                                                                             ; Merged with ssrv_memory:i_memory_tb|dnext_rd_addr[0]                                   ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[3]                                                                      ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[3]                            ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[2]                                                                      ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[2]                            ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[1]                                                                      ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[1]                            ;
; ssrv_memory:i_memory_tb|dnext_wr_byte_enable[0]                                                                      ; Merged with ssrv_memory:i_memory_tb|dnext_rd_byte_enable[0]                            ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[1]                                         ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[1] ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_rstn_reset_sync|rst_n_dff[1]                                               ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[1] ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|rst_n_dff[0]                                         ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0] ;
; scr1_top_ahb:i_top|scr1_reset_sync_cell:i_rstn_reset_sync|rst_n_dff[0]                                               ; Merged with scr1_top_ahb:i_top|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0] ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_b_pos[5]         ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[2..31]                                                  ; Stuck at GND due to stuck port clock_enable                                            ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[0..5] ; Stuck at GND due to stuck port data_in                                                 ;
; scr1_top_ahb:i_top|scr1_tcm:i_tcm|dmem_rdata_shift_reg[0,1]                                                          ; Lost fanout                                                                            ;
; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_full                                                            ; Stuck at GND due to stuck port data_in                                                 ;
; Total Number of Removed Registers = 70                                                                               ;                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                             ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man|bus_keep_err  ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[2],                                                   ;
;                                                                                                                   ; due to stuck port data_in ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[3],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[4],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[5],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[6],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[7],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[8],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[9],                                                   ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[10],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[11],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[12],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[13],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[14],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[15],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[16],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[17],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[18],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[19],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[20],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[21],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[22],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[23],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[24],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[25],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[26],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[27],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[28],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[29],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[30],                                                  ;
;                                                                                                                   ;                           ; scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[31]                                                   ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[5] ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[4], ;
;                                                                                                                   ; due to stuck port data_in ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[0]  ;
; scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                  ; Stuck at GND              ; ssrv_memory:i_memory_tb|dcomb_rd_para[4]                                                                           ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                                    ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[3] ; Stuck at GND              ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_err[2]  ;
;                                                                                                                   ; due to stuck port data_in ;                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3345  ;
; Number of registers using Synchronous Clear  ; 436   ;
; Number of registers using Synchronous Load   ; 245   ;
; Number of registers using Asynchronous Clear ; 3232  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1622  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                               ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------+---------+
; rxtx:i_uart|tx                                                                                                  ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[8] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[7] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mstatus_mpie  ; 3       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtvec_base[6] ; 2       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_ir   ; 4       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcounten_cy   ; 4       ;
; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|reset_state  ; 6       ;
; scr1_top_ahb:i_top|scr1_timer:i_timer|timer_en                                                                  ; 2       ;
; Total number of inverted registers = 9                                                                          ;         ;
+-----------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115|rxtx:i_uart|tran_cnt[3]                                                                                                                             ;
; 3:1                ; 62 bits   ; 124 LEs       ; 124 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|membuf_rd_list_ch0[0]                          ;
; 3:1                ; 107 bits  ; 214 LEs       ; 107 LEs              ; 107 LEs                ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_wdata[103]                               ;
; 3:1                ; 321 bits  ; 642 LEs       ; 642 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mmbuf_addr[6]                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|mulbuf_data[49]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|mulbuf_data[31]                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[11]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[46]                                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|mtime_reg[9]                                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|mtime_reg[42]                                                                                                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[9]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[46]                                    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_data[91]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_y[20]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_x[1]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwidth[1]                                                                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_data[35]                                 ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[16][14]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[8][4]                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[24][30]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[4][20]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[20][29]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[12][11]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[28][5]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[2][15]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[18][31]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[10][9]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[26][18]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[6][5]                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[22][14]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[14][5]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[30][11]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[1][19]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[17][18]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[9][14]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[25][26]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[5][8]                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[21][0]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[13][13]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[29][14]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[3][11]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[19][19]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[11][15]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[27][21]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[7][22]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[23][7]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[15][29]                                          ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|r[31][5]                                           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_b_pos[4]                                        ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|calc_a[8]                                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|buff_data[23]                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[0]                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|timeclk_cnt[9]                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwdata[20]                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|sdbuf_length[2]                                 ;
; 35:1               ; 22 bits   ; 506 LEs       ; 66 LEs               ; 440 LEs                ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[29]                                                                                                ;
; 35:1               ; 8 bits    ; 184 LEs       ; 32 LEs               ; 152 LEs                ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[8]                                                                                                 ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_timer:i_timer|dmem_rdata[1]                                                                                                 ;
; 10:1               ; 31 bits   ; 186 LEs       ; 186 LEs              ; 0 LEs                  ; Yes        ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[1]                                           ;
; 3:1                ; 192 bits  ; 384 LEs       ; 192 LEs              ; 192 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft15                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|mem_imm[10]                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft0                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|mem_imm[8]                          ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft5                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|mem_imm[10]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|mem_para[2]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|branch_add1[5]  ;
; 3:1                ; 96 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft9                                     ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                                     ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|ShiftLeft4                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|ShiftLeft4                                           ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dcomb_addr[4]                                                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port1_req                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft2                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft1                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftLeft0                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_router:i_imem_router|imem_rdata[16]                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|imem_data[19]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_imem_router:i_imem_router|port1_req                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft0                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[2].para[17]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[1].para[17]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|mem                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|go_exec[0][0]                                   ;
; 3:1                ; 69 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft7                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 3:1                ; 69 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft19                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 3:1                ; 69 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft33                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 3:1                ; 69 bits   ; 138 LEs       ; 69 LEs               ; 69 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft45                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft5                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft3                                         ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft8                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft6                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft18                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft17                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft23                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft22                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft28                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft27                                        ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft16                                        ;
; 3:1                ; 36 bits   ; 72 LEs        ; 36 LEs               ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft16                                        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft21                                        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft20                                        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                                        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft26                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft14                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft14                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft14                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft14                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[3].vld_out                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector164                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|low_add_in1[4]                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|low_add_in1[18]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|ShiftLeft1                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|Mux6                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[17]                                                                                 ;
; 3:1                ; 93 bits   ; 186 LEs       ; 93 LEs               ; 93 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft26                                     ;
; 3:1                ; 93 bits   ; 186 LEs       ; 93 LEs               ; 93 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft26                                     ;
; 3:1                ; 138 bits  ; 276 LEs       ; 138 LEs              ; 138 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft37                                     ;
; 3:1                ; 138 bits  ; 276 LEs       ; 138 LEs              ; 138 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft36                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                                     ;
; 3:1                ; 138 bits  ; 276 LEs       ; 138 LEs              ; 138 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft51                                     ;
; 3:1                ; 138 bits  ; 276 LEs       ; 138 LEs              ; 138 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft51                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft52                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft52                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rs0                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rs0                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[15]                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_up[0]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_up[1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                                        ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft15                                    ;
; 4:1                ; 96 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft15                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|mem_imm[0]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|mem_imm[0]                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|mem_imm[0]      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|branch_add1[13] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft4                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft8                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router|port_sel_r                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|fencei                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|fencei                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|fencei                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|mem_num[1][0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|exec_num[1][0]                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rf_num[1][0]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft8                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|mem_num[2][2]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rf_num[2][1]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft21                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|mem_num[3][0]                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rf_num[3][0]                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft34                                     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft47                                     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|operand1[29]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|operand1[2]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|operand1[3]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|Add71                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft19                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft24                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|ShiftLeft1                                           ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[25]                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft39                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft52                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft52                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|ShiftLeft52                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dmem_hrdata[18]                                                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|branch_add1[9]  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|branch_add1[2]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|imem_data[12]                                 ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rd_list[1][12]                                  ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rd_list[2][2]                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|rd_list[3][30]                                  ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftRight2                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|ShiftLeft1                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dport_byte_enable[3]                                                                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|ssrv_memory:i_memory_tb|dport_byte_enable[1]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|jump_pc[5]                                       ;
; 5:1                ; 28 bits   ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys|jump_pc[28]                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft12                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|exec_num[3][1]                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|Add69                                                ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|Add69                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|mem_imm[4]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|mem_imm[4]                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|mem_imm[3]      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|mem_para[6]                         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight9                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits|ShiftRight9                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|go_sdbuf[2][0]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|go_exec[2][0]                                   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|sdbuf_num[3][1]                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|go_sdbuf[3][0]                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|go_exec[3][1]                                   ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_data[17]                                   ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|ShiftLeft0                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|mem_para[6]     ;
; 8:1                ; 67 bits   ; 335 LEs       ; 268 LEs              ; 67 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[3].pc[18]                             ;
; 8:1                ; 36 bits   ; 180 LEs       ; 144 LEs              ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_main[3].data[8]                                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 96 LEs               ; 64 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|write_data[9]                                        ;
; 10:1               ; 67 bits   ; 402 LEs       ; 335 LEs              ; 67 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[0].pc[4]                              ;
; 10:1               ; 67 bits   ; 402 LEs       ; 335 LEs              ; 67 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[1].instr[20]                          ;
; 10:1               ; 67 bits   ; 402 LEs       ; 335 LEs              ; 67 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[2].pc[25]                             ;
; 10:1               ; 36 bits   ; 216 LEs       ; 180 LEs              ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_main[0].data[5]                                ;
; 10:1               ; 36 bits   ; 216 LEs       ; 180 LEs              ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_main[1].data[29]                               ;
; 10:1               ; 36 bits   ; 216 LEs       ; 180 LEs              ; 36 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|gen_main[2].data[18]                               ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs0_data[25]                                       ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs0_data[61]                                       ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs0_data[88]                                       ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs1_data[29]                                       ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs1_data[62]                                       ;
; 36:1               ; 32 bits   ; 768 LEs       ; 736 LEs              ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|rs1_data[94]                                       ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_data[11]                                   ;
; 12:1               ; 7 bits    ; 56 LEs        ; 49 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[3].para[22]                           ;
; 9:1                ; 7 bits    ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|mem_data[0]                                    ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[0].para[22]                           ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[1].para[16]                           ;
; 14:1               ; 7 bits    ; 63 LEs        ; 56 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[2].para[22]                           ;
; 16:1               ; 7 bits    ; 70 LEs        ; 63 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[3].para[4]                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[0].para[5]                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[1].para[3]                            ;
; 18:1               ; 7 bits    ; 84 LEs        ; 63 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[2].para[0]                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[15]                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[21]                         ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[13]     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 48 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[20]     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[2].para[7]                            ;
; 18:1               ; 3 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[1].para[7]                            ;
; 20:1               ; 3 bits    ; 39 LEs        ; 12 LEs               ; 27 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[0].para[7]                            ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[6]                          ;
; 17:1               ; 4 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[27]                         ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[6]      ;
; 17:1               ; 4 bits    ; 44 LEs        ; 28 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[25]     ;
; 18:1               ; 4 bits    ; 48 LEs        ; 28 LEs               ; 20 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[2]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[28]                         ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[3]      ;
; 18:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[29]     ;
; 35:1               ; 14 bits   ; 322 LEs       ; 56 LEs               ; 266 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|operand2[25]                        ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|operand2[10]                        ;
; 35:1               ; 14 bits   ; 322 LEs       ; 56 LEs               ; 266 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|operand2[24]                        ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|operand2[10]                        ;
; 35:1               ; 14 bits   ; 322 LEs       ; 56 LEs               ; 266 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|operand2[23]    ;
; 35:1               ; 2 bits    ; 46 LEs        ; 8 LEs                ; 38 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|operand2[11]    ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|rd_data[30]                         ;
; 19:1               ; 2 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|rd_data[30]     ;
; 22:1               ; 7 bits    ; 98 LEs        ; 91 LEs               ; 7 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[3].para[11]                           ;
; 20:1               ; 2 bits    ; 26 LEs        ; 18 LEs               ; 8 LEs                  ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf|ShiftLeft2                                         ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|operand2[14]                        ;
; 37:1               ; 3 bits    ; 72 LEs        ; 15 LEs               ; 57 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu|operand2[7]                         ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|operand2[15]                        ;
; 37:1               ; 3 bits    ; 72 LEs        ; 15 LEs               ; 57 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[1].i_alu.i_alu|operand2[6]                         ;
; 37:1               ; 4 bits    ; 96 LEs        ; 16 LEs               ; 80 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|operand2[15]    ;
; 37:1               ; 3 bits    ; 72 LEs        ; 15 LEs               ; 57 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu|operand2[6]     ;
; 24:1               ; 7 bits    ; 112 LEs       ; 91 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[0].para[14]                           ;
; 49:1               ; 2 bits    ; 64 LEs        ; 8 LEs                ; 56 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_fetch[0].para[12]                           ;
; 24:1               ; 7 bits    ; 112 LEs       ; 91 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[1].para[11]                           ;
; 24:1               ; 7 bits    ; 112 LEs       ; 91 LEs               ; 21 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch|gen_sdbuf[2].para[12]                           ;
; 31:1               ; 2 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector155                                           ;
; 32:1               ; 15 bits   ; 315 LEs       ; 210 LEs              ; 105 LEs                ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector142                                           ;
; 33:1               ; 5 bits    ; 110 LEs       ; 75 LEs               ; 35 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector141                                           ;
; 33:1               ; 2 bits    ; 44 LEs        ; 30 LEs               ; 14 LEs                 ; No         ; |DE2_115|scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector147                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plll:i_clock|altpll:altpll_component ;
+-------------------------------+------------------------+--------------------------+
; Parameter Name                ; Value                  ; Type                     ;
+-------------------------------+------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped                  ;
; PLL_TYPE                      ; AUTO                   ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=plll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                   ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped                  ;
; LOCK_HIGH                     ; 1                      ; Untyped                  ;
; LOCK_LOW                      ; 1                      ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped                  ;
; SKIP_VCO                      ; OFF                    ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped                  ;
; BANDWIDTH                     ; 0                      ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped                  ;
; DOWN_SPREAD                   ; 0                      ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 3                      ; Signed Integer           ;
; CLK0_MULTIPLY_BY              ; 3                      ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 500                    ; Signed Integer           ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer           ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped                  ;
; DPA_DIVIDER                   ; 0                      ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped                  ;
; VCO_MIN                       ; 0                      ; Untyped                  ;
; VCO_MAX                       ; 0                      ; Untyped                  ;
; VCO_CENTER                    ; 0                      ; Untyped                  ;
; PFD_MIN                       ; 0                      ; Untyped                  ;
; PFD_MAX                       ; 0                      ; Untyped                  ;
; M_INITIAL                     ; 0                      ; Untyped                  ;
; M                             ; 0                      ; Untyped                  ;
; N                             ; 1                      ; Untyped                  ;
; M2                            ; 1                      ; Untyped                  ;
; N2                            ; 1                      ; Untyped                  ;
; SS                            ; 1                      ; Untyped                  ;
; C0_HIGH                       ; 0                      ; Untyped                  ;
; C1_HIGH                       ; 0                      ; Untyped                  ;
; C2_HIGH                       ; 0                      ; Untyped                  ;
; C3_HIGH                       ; 0                      ; Untyped                  ;
; C4_HIGH                       ; 0                      ; Untyped                  ;
; C5_HIGH                       ; 0                      ; Untyped                  ;
; C6_HIGH                       ; 0                      ; Untyped                  ;
; C7_HIGH                       ; 0                      ; Untyped                  ;
; C8_HIGH                       ; 0                      ; Untyped                  ;
; C9_HIGH                       ; 0                      ; Untyped                  ;
; C0_LOW                        ; 0                      ; Untyped                  ;
; C1_LOW                        ; 0                      ; Untyped                  ;
; C2_LOW                        ; 0                      ; Untyped                  ;
; C3_LOW                        ; 0                      ; Untyped                  ;
; C4_LOW                        ; 0                      ; Untyped                  ;
; C5_LOW                        ; 0                      ; Untyped                  ;
; C6_LOW                        ; 0                      ; Untyped                  ;
; C7_LOW                        ; 0                      ; Untyped                  ;
; C8_LOW                        ; 0                      ; Untyped                  ;
; C9_LOW                        ; 0                      ; Untyped                  ;
; C0_INITIAL                    ; 0                      ; Untyped                  ;
; C1_INITIAL                    ; 0                      ; Untyped                  ;
; C2_INITIAL                    ; 0                      ; Untyped                  ;
; C3_INITIAL                    ; 0                      ; Untyped                  ;
; C4_INITIAL                    ; 0                      ; Untyped                  ;
; C5_INITIAL                    ; 0                      ; Untyped                  ;
; C6_INITIAL                    ; 0                      ; Untyped                  ;
; C7_INITIAL                    ; 0                      ; Untyped                  ;
; C8_INITIAL                    ; 0                      ; Untyped                  ;
; C9_INITIAL                    ; 0                      ; Untyped                  ;
; C0_MODE                       ; BYPASS                 ; Untyped                  ;
; C1_MODE                       ; BYPASS                 ; Untyped                  ;
; C2_MODE                       ; BYPASS                 ; Untyped                  ;
; C3_MODE                       ; BYPASS                 ; Untyped                  ;
; C4_MODE                       ; BYPASS                 ; Untyped                  ;
; C5_MODE                       ; BYPASS                 ; Untyped                  ;
; C6_MODE                       ; BYPASS                 ; Untyped                  ;
; C7_MODE                       ; BYPASS                 ; Untyped                  ;
; C8_MODE                       ; BYPASS                 ; Untyped                  ;
; C9_MODE                       ; BYPASS                 ; Untyped                  ;
; C0_PH                         ; 0                      ; Untyped                  ;
; C1_PH                         ; 0                      ; Untyped                  ;
; C2_PH                         ; 0                      ; Untyped                  ;
; C3_PH                         ; 0                      ; Untyped                  ;
; C4_PH                         ; 0                      ; Untyped                  ;
; C5_PH                         ; 0                      ; Untyped                  ;
; C6_PH                         ; 0                      ; Untyped                  ;
; C7_PH                         ; 0                      ; Untyped                  ;
; C8_PH                         ; 0                      ; Untyped                  ;
; C9_PH                         ; 0                      ; Untyped                  ;
; L0_HIGH                       ; 1                      ; Untyped                  ;
; L1_HIGH                       ; 1                      ; Untyped                  ;
; G0_HIGH                       ; 1                      ; Untyped                  ;
; G1_HIGH                       ; 1                      ; Untyped                  ;
; G2_HIGH                       ; 1                      ; Untyped                  ;
; G3_HIGH                       ; 1                      ; Untyped                  ;
; E0_HIGH                       ; 1                      ; Untyped                  ;
; E1_HIGH                       ; 1                      ; Untyped                  ;
; E2_HIGH                       ; 1                      ; Untyped                  ;
; E3_HIGH                       ; 1                      ; Untyped                  ;
; L0_LOW                        ; 1                      ; Untyped                  ;
; L1_LOW                        ; 1                      ; Untyped                  ;
; G0_LOW                        ; 1                      ; Untyped                  ;
; G1_LOW                        ; 1                      ; Untyped                  ;
; G2_LOW                        ; 1                      ; Untyped                  ;
; G3_LOW                        ; 1                      ; Untyped                  ;
; E0_LOW                        ; 1                      ; Untyped                  ;
; E1_LOW                        ; 1                      ; Untyped                  ;
; E2_LOW                        ; 1                      ; Untyped                  ;
; E3_LOW                        ; 1                      ; Untyped                  ;
; L0_INITIAL                    ; 1                      ; Untyped                  ;
; L1_INITIAL                    ; 1                      ; Untyped                  ;
; G0_INITIAL                    ; 1                      ; Untyped                  ;
; G1_INITIAL                    ; 1                      ; Untyped                  ;
; G2_INITIAL                    ; 1                      ; Untyped                  ;
; G3_INITIAL                    ; 1                      ; Untyped                  ;
; E0_INITIAL                    ; 1                      ; Untyped                  ;
; E1_INITIAL                    ; 1                      ; Untyped                  ;
; E2_INITIAL                    ; 1                      ; Untyped                  ;
; E3_INITIAL                    ; 1                      ; Untyped                  ;
; L0_MODE                       ; BYPASS                 ; Untyped                  ;
; L1_MODE                       ; BYPASS                 ; Untyped                  ;
; G0_MODE                       ; BYPASS                 ; Untyped                  ;
; G1_MODE                       ; BYPASS                 ; Untyped                  ;
; G2_MODE                       ; BYPASS                 ; Untyped                  ;
; G3_MODE                       ; BYPASS                 ; Untyped                  ;
; E0_MODE                       ; BYPASS                 ; Untyped                  ;
; E1_MODE                       ; BYPASS                 ; Untyped                  ;
; E2_MODE                       ; BYPASS                 ; Untyped                  ;
; E3_MODE                       ; BYPASS                 ; Untyped                  ;
; L0_PH                         ; 0                      ; Untyped                  ;
; L1_PH                         ; 0                      ; Untyped                  ;
; G0_PH                         ; 0                      ; Untyped                  ;
; G1_PH                         ; 0                      ; Untyped                  ;
; G2_PH                         ; 0                      ; Untyped                  ;
; G3_PH                         ; 0                      ; Untyped                  ;
; E0_PH                         ; 0                      ; Untyped                  ;
; E1_PH                         ; 0                      ; Untyped                  ;
; E2_PH                         ; 0                      ; Untyped                  ;
; E3_PH                         ; 0                      ; Untyped                  ;
; M_PH                          ; 0                      ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped                  ;
; CLK0_COUNTER                  ; G0                     ; Untyped                  ;
; CLK1_COUNTER                  ; G0                     ; Untyped                  ;
; CLK2_COUNTER                  ; G0                     ; Untyped                  ;
; CLK3_COUNTER                  ; G0                     ; Untyped                  ;
; CLK4_COUNTER                  ; G0                     ; Untyped                  ;
; CLK5_COUNTER                  ; G0                     ; Untyped                  ;
; CLK6_COUNTER                  ; E0                     ; Untyped                  ;
; CLK7_COUNTER                  ; E1                     ; Untyped                  ;
; CLK8_COUNTER                  ; E2                     ; Untyped                  ;
; CLK9_COUNTER                  ; E3                     ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                      ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                      ; Untyped                  ;
; M_TIME_DELAY                  ; 0                      ; Untyped                  ;
; N_TIME_DELAY                  ; 0                      ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                     ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                     ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                      ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped                  ;
; VCO_POST_SCALE                ; 0                      ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED              ; Untyped                  ;
; PORT_CLK1                     ; PORT_USED              ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                      ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                      ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                      ; Untyped                  ;
; CBXI_PARAMETER                ; plll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped                  ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE           ;
+-------------------------------+------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top ;
+------------------------+-------+---------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                    ;
+------------------------+-------+---------------------------------------------------------+
; SCR1_RESET_INPUTS_SYNC ; 1     ; Unsigned Binary                                         ;
+------------------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                                                        ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
; START_ADDR     ; 00000000000000000000001000000000 ; Unsigned Binary                                                                             ;
+----------------+----------------------------------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; SCR1_TCM_SIZE  ; 00000000000000010000000000000000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory ;
+----------------+----------------------------------+-------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                  ;
+----------------+----------------------------------+-------------------------------------------------------+
; SCR1_WIDTH     ; 32                               ; Signed Integer                                        ;
; SCR1_SIZE      ; 00000000000000010000000000000000 ; Unsigned Binary                                       ;
; SCR1_NBYTES    ; 4                                ; Signed Integer                                        ;
+----------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_imem_router:i_imem_router ;
+-------------------+----------------------------------+-----------------------------------------+
; Parameter Name    ; Value                            ; Type                                    ;
+-------------------+----------------------------------+-----------------------------------------+
; SCR1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                         ;
; SCR1_ADDR_PATTERN ; 00000000010010000000000000000000 ; Unsigned Binary                         ;
+-------------------+----------------------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router ;
+-------------------------+----------------------------------+-----------------------------------+
; Parameter Name          ; Value                            ; Type                              ;
+-------------------------+----------------------------------+-----------------------------------+
; SCR1_PORT1_ADDR_MASK    ; 11111111111111110000000000000000 ; Unsigned Binary                   ;
; SCR1_PORT1_ADDR_PATTERN ; 00000000010010000000000000000000 ; Unsigned Binary                   ;
; SCR1_PORT2_ADDR_MASK    ; 11111111111111111111111111100000 ; Unsigned Binary                   ;
; SCR1_PORT2_ADDR_PATTERN ; 00000000010010010000000000000000 ; Unsigned Binary                   ;
+-------------------------+----------------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; SCR1_AHB_WIDTH ; 32    ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                                          ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                          ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                                          ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                                          ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                          ;
; WIDTH_BYTEENA_B                    ; 4                    ; Signed Integer                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; ../ram/code.mif      ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_4ep2      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxtx:i_uart ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; baud           ; 9600  ; Signed Integer                  ;
; mhz            ; 30    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 7            ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 7            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 6            ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 6            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 2            ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 6            ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 6            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTHA                                     ; 3            ; Untyped                                                                                              ;
; LPM_WIDTHB                                     ; 4            ; Untyped                                                                                              ;
; LPM_WIDTHP                                     ; 7            ; Untyped                                                                                              ;
; LPM_WIDTHR                                     ; 7            ; Untyped                                                                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                                              ;
; LATENCY                                        ; 0            ; Untyped                                                                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                                              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                                                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                                              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                                              ;
+------------------------------------------------+--------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                      ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 33           ; Untyped                                                                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                   ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                   ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                   ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                   ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                   ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                   ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                   ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                   ;
; STYLE                  ; FAST         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER         ; add_sub_qvi  ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                            ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; plll:i_clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                   ;
+-------------------------------------------+------------------------------------------------------------------------+
; Name                                      ; Value                                                                  ;
+-------------------------------------------+------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                      ;
; Entity Instance                           ; ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                                     ;
;     -- NUMWORDS_A                         ; 16384                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                           ;
;     -- WIDTH_B                            ; 32                                                                     ;
;     -- NUMWORDS_B                         ; 16384                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                              ;
+-------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                              ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                               ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 4                                                                                                                   ;
; Entity Instance                       ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 7                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                  ;
; Entity Instance                       ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 2                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 6                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                  ;
; Entity Instance                       ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 2                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 6                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                  ;
; Entity Instance                       ; scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult4 ;
;     -- LPM_WIDTHA                     ; 3                                                                                                                   ;
;     -- LPM_WIDTHB                     ; 4                                                                                                                   ;
;     -- LPM_WIDTHP                     ; 7                                                                                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                            ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                                                                 ;
;     -- USE_EAB                        ; OFF                                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                  ;
+---------------------------------------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "rxtx:i_uart"              ;
+---------+--------+----------+------------------------+
; Port    ; Type   ; Severity ; Details                ;
+---------+--------+----------+------------------------+
; rx_vld  ; Output ; Info     ; Explicitly unconnected ;
; rx_data ; Output ; Info     ; Explicitly unconnected ;
+---------+--------+----------+------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "ssrv_memory:i_memory_tb|dualram:i_dram" ;
+--------+-------+----------+----------------------------------------+
; Port   ; Type  ; Severity ; Details                                ;
+--------+-------+----------+----------------------------------------+
; data_a ; Input ; Info     ; Stuck at GND                           ;
; wren_a ; Input ; Info     ; Stuck at GND                           ;
+--------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router"                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; port0_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; port1_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr2exu_ip_ie          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csr2exu_mstatus_mie_up ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; instret_nexc           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell" ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n_out_qlfy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_n_status   ; Output ; Info     ; Explicitly unconnected                                                              ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell"                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_n_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_n_status ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_top"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; fuse_mhartid   ; Input  ; Info     ; Stuck at GND                                                                        ;
; ext_irq        ; Input  ; Info     ; Stuck at GND                                                                        ;
; soft_irq       ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_mode      ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_rst_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; imem_hprot     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hburst    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hmastlock ; Output ; Info     ; Explicitly unconnected                                                              ;
; dmem_hprot     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hburst    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hmastlock ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:55     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Sun Sep 29 15:49:59 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115 -c DE2_115
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/test/ssrv_memory.v
    Info (12023): Found entity 1: ssrv_memory
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/test/rxtx.v
    Info (12023): Found entity 1: rxtx
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_dmem_ahb.sv
    Info (12023): Found entity 1: scr1_dmem_ahb
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_imem_ahb.sv
    Info (12023): Found entity 1: scr1_imem_ahb
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_dmem_router.sv
    Info (12023): Found entity 1: scr1_dmem_router
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_imem_router.sv
    Info (12023): Found entity 1: scr1_imem_router
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_timer.sv
    Info (12023): Found entity 1: scr1_timer
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_dp_memory.sv
    Info (12023): Found entity 1: scr1_dp_memory
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_tcm.sv
    Info (12023): Found entity 1: scr1_tcm
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/pipeline/scr1_pipe_csr.sv
    Info (12023): Found entity 1: scr1_pipe_csr
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/sys_csr.v
    Info (12023): Found entity 1: sys_csr
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/ssrv_top.v
    Info (12023): Found entity 1: ssrv_top
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/schedule.v
    Info (12023): Found entity 1: schedule
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/mul.v
    Info (12023): Found entity 1: mul
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/mprf.v
    Info (12023): Found entity 1: mprf
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/membuf.v
    Info (12023): Found entity 1: membuf
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/instrman.v
    Info (12023): Found entity 1: instrman
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/instrbits.v
    Info (12023): Found entity 1: instrbits
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/alu_with_jump.v
    Info (12023): Found entity 1: alu_with_jump
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/rtl/ssrv_pipe_top.sv
    Info (12023): Found entity 1: ssrv_pipe_top
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/core/scr1_core_top.sv
    Info (12023): Found entity 1: scr1_core_top
Info (12021): Found 6 design units, including 6 entities, in source file /proj/ssrv-fpga/scr1/core/primitives/scr1_reset_cells.sv
    Info (12023): Found entity 1: scr1_reset_buf_cell
    Info (12023): Found entity 2: scr1_reset_sync_cell
    Info (12023): Found entity 3: scr1_reset_buf_qlfy_cell
    Info (12023): Found entity 4: scr1_reset_and2_cell
    Info (12023): Found entity 5: scr1_reset_and3_cell
    Info (12023): Found entity 6: scr1_reset_mux2_cell
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/scr1/top/scr1_top_ahb.sv
    Info (12023): Found entity 1: scr1_top_ahb
Info (12021): Found 1 design units, including 1 entities, in source file /proj/ssrv-fpga/pll/plll.v
    Info (12023): Found entity 1: plll
Warning (12125): Using design file de2_115.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE2_115
Warning (10236): Verilog HDL Implicit Net warning at de2_115.v(344): created implicit net for "dmem_hready_uart"
Info (12127): Elaborating entity "DE2_115" for the top level hierarchy
Warning (10034): Output port "LEDG" at de2_115.v(21) has no driver
Warning (10034): Output port "LEDR" at de2_115.v(22) has no driver
Warning (10034): Output port "HEX0" at de2_115.v(34) has no driver
Warning (10034): Output port "HEX1" at de2_115.v(35) has no driver
Warning (10034): Output port "HEX2" at de2_115.v(36) has no driver
Warning (10034): Output port "HEX3" at de2_115.v(37) has no driver
Warning (10034): Output port "HEX4" at de2_115.v(38) has no driver
Warning (10034): Output port "HEX5" at de2_115.v(39) has no driver
Warning (10034): Output port "HEX6" at de2_115.v(40) has no driver
Warning (10034): Output port "HEX7" at de2_115.v(41) has no driver
Warning (10034): Output port "VGA_B" at de2_115.v(70) has no driver
Warning (10034): Output port "VGA_G" at de2_115.v(73) has no driver
Warning (10034): Output port "VGA_R" at de2_115.v(75) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at de2_115.v(109) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at de2_115.v(128) has no driver
Warning (10034): Output port "OTG_ADDR" at de2_115.v(140) has no driver
Warning (10034): Output port "DRAM_ADDR" at de2_115.v(152) has no driver
Warning (10034): Output port "DRAM_BA" at de2_115.v(153) has no driver
Warning (10034): Output port "DRAM_DQM" at de2_115.v(159) has no driver
Warning (10034): Output port "SRAM_ADDR" at de2_115.v(164) has no driver
Warning (10034): Output port "FL_ADDR" at de2_115.v(173) has no driver
Warning (10034): Output port "SMA_CLKOUT" at de2_115.v(18) has no driver
Warning (10034): Output port "LCD_BLON" at de2_115.v(44) has no driver
Warning (10034): Output port "LCD_EN" at de2_115.v(46) has no driver
Warning (10034): Output port "LCD_ON" at de2_115.v(47) has no driver
Warning (10034): Output port "LCD_RS" at de2_115.v(48) has no driver
Warning (10034): Output port "LCD_RW" at de2_115.v(49) has no driver
Warning (10034): Output port "UART_RTS" at de2_115.v(53) has no driver
Warning (10034): Output port "SD_CLK" at de2_115.v(64) has no driver
Warning (10034): Output port "VGA_BLANK_N" at de2_115.v(71) has no driver
Warning (10034): Output port "VGA_CLK" at de2_115.v(72) has no driver
Warning (10034): Output port "VGA_HS" at de2_115.v(74) has no driver
Warning (10034): Output port "VGA_SYNC_N" at de2_115.v(76) has no driver
Warning (10034): Output port "VGA_VS" at de2_115.v(77) has no driver
Warning (10034): Output port "AUD_DACDAT" at de2_115.v(83) has no driver
Warning (10034): Output port "AUD_XCK" at de2_115.v(85) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at de2_115.v(88) has no driver
Warning (10034): Output port "I2C_SCLK" at de2_115.v(92) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at de2_115.v(96) has no driver
Warning (10034): Output port "ENET0_MDC" at de2_115.v(99) has no driver
Warning (10034): Output port "ENET0_RST_N" at de2_115.v(101) has no driver
Warning (10034): Output port "ENET0_TX_EN" at de2_115.v(110) has no driver
Warning (10034): Output port "ENET0_TX_ER" at de2_115.v(111) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at de2_115.v(115) has no driver
Warning (10034): Output port "ENET1_MDC" at de2_115.v(118) has no driver
Warning (10034): Output port "ENET1_RST_N" at de2_115.v(120) has no driver
Warning (10034): Output port "ENET1_TX_EN" at de2_115.v(129) has no driver
Warning (10034): Output port "ENET1_TX_ER" at de2_115.v(130) has no driver
Warning (10034): Output port "TD_RESET_N" at de2_115.v(136) has no driver
Warning (10034): Output port "OTG_CS_N" at de2_115.v(141) has no driver
Warning (10034): Output port "OTG_RD_N" at de2_115.v(144) has no driver
Warning (10034): Output port "OTG_RST_N" at de2_115.v(145) has no driver
Warning (10034): Output port "OTG_WE_N" at de2_115.v(146) has no driver
Warning (10034): Output port "DRAM_CAS_N" at de2_115.v(154) has no driver
Warning (10034): Output port "DRAM_CKE" at de2_115.v(155) has no driver
Warning (10034): Output port "DRAM_CLK" at de2_115.v(156) has no driver
Warning (10034): Output port "DRAM_CS_N" at de2_115.v(157) has no driver
Warning (10034): Output port "DRAM_RAS_N" at de2_115.v(160) has no driver
Warning (10034): Output port "DRAM_WE_N" at de2_115.v(161) has no driver
Warning (10034): Output port "SRAM_CE_N" at de2_115.v(165) has no driver
Warning (10034): Output port "SRAM_LB_N" at de2_115.v(167) has no driver
Warning (10034): Output port "SRAM_OE_N" at de2_115.v(168) has no driver
Warning (10034): Output port "SRAM_UB_N" at de2_115.v(169) has no driver
Warning (10034): Output port "SRAM_WE_N" at de2_115.v(170) has no driver
Warning (10034): Output port "FL_CE_N" at de2_115.v(174) has no driver
Warning (10034): Output port "FL_OE_N" at de2_115.v(176) has no driver
Warning (10034): Output port "FL_RST_N" at de2_115.v(177) has no driver
Warning (10034): Output port "FL_WE_N" at de2_115.v(179) has no driver
Warning (10034): Output port "FL_WP_N" at de2_115.v(180) has no driver
Info (12128): Elaborating entity "plll" for hierarchy "plll:i_clock"
Info (12128): Elaborating entity "altpll" for hierarchy "plll:i_clock|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "plll:i_clock|altpll:altpll_component"
Info (12133): Instantiated megafunction "plll:i_clock|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "3"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=plll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/plll_altpll.v
    Info (12023): Found entity 1: plll_altpll
Info (12128): Elaborating entity "plll_altpll" for hierarchy "plll:i_clock|altpll:altpll_component|plll_altpll:auto_generated"
Info (12128): Elaborating entity "scr1_top_ahb" for hierarchy "scr1_top_ahb:i_top"
Info (12128): Elaborating entity "scr1_reset_sync_cell" for hierarchy "scr1_top_ahb:i_top|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync"
Info (12128): Elaborating entity "scr1_reset_buf_cell" for hierarchy "scr1_top_ahb:i_top|scr1_reset_buf_cell:i_reset_buf_cell"
Info (12128): Elaborating entity "scr1_core_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top"
Info (12128): Elaborating entity "scr1_reset_buf_qlfy_cell" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell"
Info (12128): Elaborating entity "ssrv_pipe_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top"
Info (12128): Elaborating entity "ssrv_top" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv"
Info (12128): Elaborating entity "instrman" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrman:i_man"
Info (12128): Elaborating entity "instrbits" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|instrbits:i_bits"
Warning (10230): Verilog HDL assignment warning at instrbits.v(68): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at instrbits.v(70): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at instrbits.v(79): truncated value with size 12 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at instrbits.v(115): truncated value with size 96 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at instrbits.v(117): truncated value with size 6 to match size of target (2)
Info (12128): Elaborating entity "schedule" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|schedule:i_sch"
Warning (10230): Verilog HDL assignment warning at include_func.v(88): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at schedule.v(125): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at schedule.v(129): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at schedule.v(131): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at schedule.v(174): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at schedule.v(175): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at schedule.v(176): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at schedule.v(177): truncated value with size 96 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at schedule.v(178): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at schedule.v(181): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at schedule.v(206): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at schedule.v(207): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at schedule.v(221): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at schedule.v(222): truncated value with size 32 to match size of target (3)
Warning (10235): Verilog HDL Always Construct warning at schedule.v(228): variable "para" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at schedule.v(228): variable "order" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at schedule.v(232): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at include_func.v(301): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at schedule.v(295): truncated value with size 72 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at schedule.v(292): truncated value with size 72 to match size of target (24)
Warning (10230): Verilog HDL assignment warning at schedule.v(321): truncated value with size 96 to match size of target (32)
Info (12128): Elaborating entity "alu" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu:gen_alu[0].i_alu.i_alu"
Warning (10230): Verilog HDL assignment warning at alu.v(68): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at alu.v(115): truncated value with size 63 to match size of target (32)
Info (12128): Elaborating entity "alu_with_jump" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|alu_with_jump:gen_alu[2].i_alu_with_jump.i_alu"
Warning (10230): Verilog HDL assignment warning at alu_with_jump.v(67): truncated value with size 24 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at alu_with_jump.v(73): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at alu_with_jump.v(120): truncated value with size 63 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at alu_with_jump.v(161): truncated value with size 24 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at alu_with_jump.v(201): truncated value with size 24 to match size of target (7)
Info (12128): Elaborating entity "mprf" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mprf:i_mprf"
Warning (10230): Verilog HDL assignment warning at mprf.v(92): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at mprf.v(119): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mprf.v(121): truncated value with size 20 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at mprf.v(122): truncated value with size 16 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at include_func.v(301): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at mprf.v(124): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at mprf.v(132): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at mprf.v(142): truncated value with size 32 to match size of target (2)
Info (12128): Elaborating entity "membuf" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf"
Warning (10230): Verilog HDL assignment warning at membuf.v(116): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at membuf.v(148): truncated value with size 44 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at membuf.v(152): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at membuf.v(156): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at membuf.v(167): truncated value with size 44 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at membuf.v(168): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(169): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(170): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(173): truncated value with size 44 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at membuf.v(174): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(175): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(176): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(181): truncated value with size 44 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at membuf.v(183): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(185): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at membuf.v(270): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "mul" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul"
Warning (10230): Verilog HDL assignment warning at mul.v(118): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at mul.v(49): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at mul.v(167): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at mul.v(171): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at mul.v(195): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at mul.v(201): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at mul.v(211): truncated value with size 64 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at mul.v(217): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at mul.v(221): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at mul.v(252): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at mul.v(257): truncated value with size 64 to match size of target (32)
Info (12128): Elaborating entity "sys_csr" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|sys_csr:i_sys"
Warning (10230): Verilog HDL assignment warning at sys_csr.v(87): truncated value with size 3 to match size of target (2)
Warning (10763): Verilog HDL warning at sys_csr.v(112): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness
Warning (10270): Verilog HDL Case Statement warning at sys_csr.v(112): incomplete case statement has no default case item
Info (12128): Elaborating entity "scr1_pipe_csr" for hierarchy "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr"
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(792): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at scr1_pipe_csr.sv(838): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "scr1_tcm" for hierarchy "scr1_top_ahb:i_top|scr1_tcm:i_tcm"
Info (12128): Elaborating entity "scr1_dp_memory" for hierarchy "scr1_top_ahb:i_top|scr1_tcm:i_tcm|scr1_dp_memory:i_dp_memory"
Warning (10034): Output port "qa" at scr1_dp_memory.sv(20) has no driver
Warning (10034): Output port "qb" at scr1_dp_memory.sv(28) has no driver
Info (12128): Elaborating entity "scr1_timer" for hierarchy "scr1_top_ahb:i_top|scr1_timer:i_timer"
Info (12128): Elaborating entity "scr1_imem_router" for hierarchy "scr1_top_ahb:i_top|scr1_imem_router:i_imem_router"
Info (10264): Verilog HDL Case Statement information at scr1_imem_router.sv(79): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "scr1_dmem_router" for hierarchy "scr1_top_ahb:i_top|scr1_dmem_router:i_dmem_router"
Info (10264): Verilog HDL Case Statement information at scr1_dmem_router.sv(110): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "scr1_imem_ahb" for hierarchy "scr1_top_ahb:i_top|scr1_imem_ahb:i_imem_ahb"
Info (12128): Elaborating entity "scr1_dmem_ahb" for hierarchy "scr1_top_ahb:i_top|scr1_dmem_ahb:i_dmem_ahb"
Info (12128): Elaborating entity "ssrv_memory" for hierarchy "ssrv_memory:i_memory_tb"
Warning (10036): Verilog HDL or VHDL warning at ssrv_memory.v(46): object "iport_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ssrv_memory.v(69): object "dnext_rd_en" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(44): truncated value with size 32 to match size of target (14)
Warning (10230): Verilog HDL assignment warning at ssrv_memory.v(62): truncated value with size 32 to match size of target (14)
Warning (12125): Using design file /proj/ssrv-fpga/ram/dualram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: dualram
Info (12128): Elaborating entity "dualram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "../ram/code.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "4"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4ep2.tdf
    Info (12023): Found entity 1: altsyncram_4ep2
Info (12128): Elaborating entity "altsyncram_4ep2" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|decode_jsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "ssrv_memory:i_memory_tb|dualram:i_dram|altsyncram:altsyncram_component|altsyncram_4ep2:auto_generated|mux_gob:mux4"
Info (12128): Elaborating entity "rxtx" for hierarchy "rxtx:i_uart"
Info (278001): Inferred 5 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|Mult4"
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|Add66"
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "3"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "7"
    Info (12134): Parameter "LPM_WIDTHR" = "7"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "2"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "6"
    Info (12134): Parameter "LPM_WIDTHR" = "6"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|membuf:i_membuf|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66"
Info (12133): Instantiated megafunction "scr1_top_ahb:i_top|scr1_core_top:i_core_top|ssrv_pipe_top:i_pipe_top|ssrv_top:i_ssrv|mul:i_mul|lpm_add_sub:Add66" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "GPIO[0]" has no driver
    Warning (13040): Bidir "GPIO[1]" has no driver
    Warning (13040): Bidir "GPIO[2]" has no driver
    Warning (13040): Bidir "GPIO[3]" has no driver
    Warning (13040): Bidir "GPIO[4]" has no driver
    Warning (13040): Bidir "GPIO[5]" has no driver
    Warning (13040): Bidir "GPIO[6]" has no driver
    Warning (13040): Bidir "GPIO[7]" has no driver
    Warning (13040): Bidir "GPIO[8]" has no driver
    Warning (13040): Bidir "GPIO[9]" has no driver
    Warning (13040): Bidir "GPIO[10]" has no driver
    Warning (13040): Bidir "GPIO[11]" has no driver
    Warning (13040): Bidir "GPIO[12]" has no driver
    Warning (13040): Bidir "GPIO[13]" has no driver
    Warning (13040): Bidir "GPIO[14]" has no driver
    Warning (13040): Bidir "GPIO[15]" has no driver
    Warning (13040): Bidir "GPIO[16]" has no driver
    Warning (13040): Bidir "GPIO[17]" has no driver
    Warning (13040): Bidir "GPIO[18]" has no driver
    Warning (13040): Bidir "GPIO[19]" has no driver
    Warning (13040): Bidir "GPIO[20]" has no driver
    Warning (13040): Bidir "GPIO[21]" has no driver
    Warning (13040): Bidir "GPIO[22]" has no driver
    Warning (13040): Bidir "GPIO[23]" has no driver
    Warning (13040): Bidir "GPIO[24]" has no driver
    Warning (13040): Bidir "GPIO[25]" has no driver
    Warning (13040): Bidir "GPIO[26]" has no driver
    Warning (13040): Bidir "GPIO[27]" has no driver
    Warning (13040): Bidir "GPIO[28]" has no driver
    Warning (13040): Bidir "GPIO[29]" has no driver
    Warning (13040): Bidir "GPIO[30]" has no driver
    Warning (13040): Bidir "GPIO[31]" has no driver
    Warning (13040): Bidir "GPIO[32]" has no driver
    Warning (13040): Bidir "GPIO[33]" has no driver
    Warning (13040): Bidir "GPIO[34]" has no driver
    Warning (13040): Bidir "GPIO[35]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_RTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 66 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_CTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_INT"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
Info (21057): Implemented 23738 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 69 input pins
    Info (21059): Implemented 228 output pins
    Info (21060): Implemented 139 bidirectional pins
    Info (21061): Implemented 23237 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 584 warnings
    Info: Peak virtual memory: 684 megabytes
    Info: Processing ended: Sun Sep 29 15:54:03 2019
    Info: Elapsed time: 00:04:04
    Info: Total CPU time (on all processors): 00:04:04


