// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module algo_unpacked_adder_3by3 (
        ap_clk,
        ap_rst,
        p_read1,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [89:0] p_read1;
output  [9:0] ap_return;
input   ap_ce;

wire   [11:0] add_ln870_2_fu_200_p2;
reg   [11:0] add_ln870_2_reg_323;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [12:0] add_ln870_6_fu_236_p2;
reg   [12:0] add_ln870_6_reg_328;
wire   [9:0] add_ln217_1510_fu_242_p2;
reg   [9:0] add_ln217_1510_reg_333;
wire   [9:0] add_ln217_1511_fu_248_p2;
reg   [9:0] add_ln217_1511_reg_338;
wire   [9:0] add_ln217_1516_fu_272_p2;
reg   [9:0] add_ln217_1516_reg_343;
wire    ap_block_pp0_stage0;
wire   [9:0] tmp_V_fu_60_p1;
wire   [9:0] tmp_s_fu_68_p4;
wire   [9:0] tmp_671_fu_82_p4;
wire   [9:0] tmp_672_fu_96_p4;
wire   [9:0] tmp_673_fu_110_p4;
wire   [9:0] tmp_674_fu_124_p4;
wire   [9:0] tmp_675_fu_138_p4;
wire   [9:0] tmp_676_fu_152_p4;
wire   [9:0] tmp_677_fu_166_p4;
wire   [10:0] zext_ln870_fu_78_p1;
wire   [10:0] zext_ln10_fu_64_p1;
wire   [10:0] add_ln870_fu_180_p2;
wire   [10:0] zext_ln870_1_fu_92_p1;
wire   [10:0] zext_ln870_2_fu_106_p1;
wire   [10:0] add_ln870_1_fu_190_p2;
wire   [11:0] zext_ln870_9_fu_196_p1;
wire   [11:0] zext_ln870_8_fu_186_p1;
wire   [10:0] zext_ln870_3_fu_120_p1;
wire   [10:0] zext_ln870_4_fu_134_p1;
wire   [10:0] add_ln870_3_fu_206_p2;
wire   [10:0] zext_ln870_6_fu_162_p1;
wire   [10:0] zext_ln870_7_fu_176_p1;
wire   [10:0] add_ln870_4_fu_216_p2;
wire   [11:0] zext_ln870_12_fu_222_p1;
wire   [11:0] zext_ln870_5_fu_148_p1;
wire   [11:0] add_ln870_5_fu_226_p2;
wire   [12:0] zext_ln870_13_fu_232_p1;
wire   [12:0] zext_ln870_11_fu_212_p1;
wire   [9:0] add_ln217_1514_fu_260_p2;
wire   [9:0] add_ln217_1515_fu_266_p2;
wire   [9:0] add_ln217_1513_fu_254_p2;
wire   [13:0] zext_ln870_14_fu_281_p1;
wire   [13:0] zext_ln870_10_fu_278_p1;
wire   [13:0] tmp_V_3_fu_284_p2;
wire   [3:0] tmp_fu_290_p4;
wire   [9:0] add_ln217_1512_fu_306_p2;
wire   [0:0] icmp_ln1065_fu_300_p2;
wire   [9:0] add_ln217_fu_310_p2;
wire    ap_ce_reg;

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_ce) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln217_1510_reg_333 <= add_ln217_1510_fu_242_p2;
        add_ln217_1511_reg_338 <= add_ln217_1511_fu_248_p2;
        add_ln217_1516_reg_343 <= add_ln217_1516_fu_272_p2;
        add_ln870_2_reg_323 <= add_ln870_2_fu_200_p2;
        add_ln870_6_reg_328 <= add_ln870_6_fu_236_p2;
    end
end

assign add_ln217_1510_fu_242_p2 = (tmp_s_fu_68_p4 + tmp_V_fu_60_p1);

assign add_ln217_1511_fu_248_p2 = (tmp_671_fu_82_p4 + tmp_672_fu_96_p4);

assign add_ln217_1512_fu_306_p2 = (add_ln217_1511_reg_338 + add_ln217_1510_reg_333);

assign add_ln217_1513_fu_254_p2 = (tmp_673_fu_110_p4 + tmp_674_fu_124_p4);

assign add_ln217_1514_fu_260_p2 = (tmp_676_fu_152_p4 + tmp_677_fu_166_p4);

assign add_ln217_1515_fu_266_p2 = (add_ln217_1514_fu_260_p2 + tmp_675_fu_138_p4);

assign add_ln217_1516_fu_272_p2 = (add_ln217_1515_fu_266_p2 + add_ln217_1513_fu_254_p2);

assign add_ln217_fu_310_p2 = (add_ln217_1516_reg_343 + add_ln217_1512_fu_306_p2);

assign add_ln870_1_fu_190_p2 = (zext_ln870_1_fu_92_p1 + zext_ln870_2_fu_106_p1);

assign add_ln870_2_fu_200_p2 = (zext_ln870_9_fu_196_p1 + zext_ln870_8_fu_186_p1);

assign add_ln870_3_fu_206_p2 = (zext_ln870_3_fu_120_p1 + zext_ln870_4_fu_134_p1);

assign add_ln870_4_fu_216_p2 = (zext_ln870_6_fu_162_p1 + zext_ln870_7_fu_176_p1);

assign add_ln870_5_fu_226_p2 = (zext_ln870_12_fu_222_p1 + zext_ln870_5_fu_148_p1);

assign add_ln870_6_fu_236_p2 = (zext_ln870_13_fu_232_p1 + zext_ln870_11_fu_212_p1);

assign add_ln870_fu_180_p2 = (zext_ln870_fu_78_p1 + zext_ln10_fu_64_p1);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_return = ((icmp_ln1065_fu_300_p2[0:0] == 1'b1) ? 10'd1023 : add_ln217_fu_310_p2);

assign icmp_ln1065_fu_300_p2 = ((tmp_fu_290_p4 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_671_fu_82_p4 = {{p_read1[29:20]}};

assign tmp_672_fu_96_p4 = {{p_read1[39:30]}};

assign tmp_673_fu_110_p4 = {{p_read1[49:40]}};

assign tmp_674_fu_124_p4 = {{p_read1[59:50]}};

assign tmp_675_fu_138_p4 = {{p_read1[69:60]}};

assign tmp_676_fu_152_p4 = {{p_read1[79:70]}};

assign tmp_677_fu_166_p4 = {{p_read1[89:80]}};

assign tmp_V_3_fu_284_p2 = (zext_ln870_14_fu_281_p1 + zext_ln870_10_fu_278_p1);

assign tmp_V_fu_60_p1 = p_read1[9:0];

assign tmp_fu_290_p4 = {{tmp_V_3_fu_284_p2[13:10]}};

assign tmp_s_fu_68_p4 = {{p_read1[19:10]}};

assign zext_ln10_fu_64_p1 = tmp_V_fu_60_p1;

assign zext_ln870_10_fu_278_p1 = add_ln870_2_reg_323;

assign zext_ln870_11_fu_212_p1 = add_ln870_3_fu_206_p2;

assign zext_ln870_12_fu_222_p1 = add_ln870_4_fu_216_p2;

assign zext_ln870_13_fu_232_p1 = add_ln870_5_fu_226_p2;

assign zext_ln870_14_fu_281_p1 = add_ln870_6_reg_328;

assign zext_ln870_1_fu_92_p1 = tmp_671_fu_82_p4;

assign zext_ln870_2_fu_106_p1 = tmp_672_fu_96_p4;

assign zext_ln870_3_fu_120_p1 = tmp_673_fu_110_p4;

assign zext_ln870_4_fu_134_p1 = tmp_674_fu_124_p4;

assign zext_ln870_5_fu_148_p1 = tmp_675_fu_138_p4;

assign zext_ln870_6_fu_162_p1 = tmp_676_fu_152_p4;

assign zext_ln870_7_fu_176_p1 = tmp_677_fu_166_p4;

assign zext_ln870_8_fu_186_p1 = add_ln870_fu_180_p2;

assign zext_ln870_9_fu_196_p1 = add_ln870_1_fu_190_p2;

assign zext_ln870_fu_78_p1 = tmp_s_fu_68_p4;

endmodule //algo_unpacked_adder_3by3
