#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Feb 24 13:16:43 2018
# Process ID: 5780
# Current directory: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/top.vds
# Journal file: C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11652 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 386.594 ; gain = 99.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:47]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-5780-DESKTOP-VPQ35UP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (1#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-5780-DESKTOP-VPQ35UP/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'clk_div' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/clk_div.v:25]
	Parameter DIVIDER bound to: 2 - type: integer 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter COUNT bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_div' (2#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/clk_div.v:25]
INFO: [Synth 8-638] synthesizing module 'camera_top' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_top.v:23]
INFO: [Synth 8-638] synthesizing module 'cam_reg_config' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:25]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter SEND_DATA bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
	Parameter WAIT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:50]
INFO: [Synth 8-256] done synthesizing module 'cam_reg_config' (3#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:25]
INFO: [Synth 8-638] synthesizing module 'camera_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v:25]
INFO: [Synth 8-256] done synthesizing module 'camera_reg' (4#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v:25]
INFO: [Synth 8-638] synthesizing module 'sccb' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:25]
	Parameter CAMERA_ID_W bound to: 8'b01000010 
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter IDLE bound to: 1 - type: integer 
	Parameter START_TX bound to: 2 - type: integer 
	Parameter START_DATA_TX bound to: 3 - type: integer 
	Parameter LOAD_DATA1 bound to: 4 - type: integer 
	Parameter LOAD_DATA2 bound to: 5 - type: integer 
	Parameter SEND_BIT bound to: 6 - type: integer 
	Parameter END_BIT bound to: 7 - type: integer 
	Parameter STOP_DATA_TX bound to: 8 - type: integer 
	Parameter STOP_TX bound to: 9 - type: integer 
	Parameter WAIT bound to: 10 - type: integer 
	Parameter T_LOW_BUF bound to: 33 - type: integer 
	Parameter T_HIGH_SETUP bound to: 15 - type: integer 
	Parameter T_RISE_FALL bound to: 2 - type: integer 
	Parameter T_AA bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:74]
WARNING: [Synth 8-6014] Unused sequential element sda_in_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:130]
INFO: [Synth 8-256] done synthesizing module 'sccb' (5#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/sccb.v:25]
INFO: [Synth 8-638] synthesizing module 'camera_receiver' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:25]
	Parameter INIT bound to: 32'sb00000000000000000000000000000000 
	Parameter FRAME_START bound to: 1 - type: integer 
	Parameter GET_PIXEL bound to: 2 - type: integer 
	Parameter SEND_PIXEL bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'camera_receiver' (6#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_receiver.v:25]
INFO: [Synth 8-256] done synthesizing module 'camera_top' (7#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_top.v:23]
INFO: [Synth 8-638] synthesizing module 'async_fifo' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
	Parameter datawidth bound to: 16 - type: integer 
	Parameter DATADEPTH bound to: 128 - type: integer 
	Parameter addresswidth bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'graycounter' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
	Parameter counterwidth bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'graycounter' (8#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:22]
INFO: [Synth 8-256] done synthesizing module 'async_fifo' (9#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:29]
INFO: [Synth 8-638] synthesizing module 'rgb2gray' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v:26]
INFO: [Synth 8-256] done synthesizing module 'rgb2gray' (10#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/rgb2gray.v:26]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'cam1'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:64]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'debugger'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:47]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'bram1'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:80]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'gray1'. This will prevent further optimization [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:95]
INFO: [Synth 8-256] done synthesizing module 'top' (11#1) [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design camera_receiver has unconnected port clk_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 438.406 ; gain = 151.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 438.406 ; gain = 151.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-5780-DESKTOP-VPQ35UP/dcp1/ila_0_in_context.xdc] for cell 'debugger'
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/.Xil/Vivado-5780-DESKTOP-VPQ35UP/dcp1/ila_0_in_context.xdc] for cell 'debugger'
Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/new/Master_Constr.xdc]
Finished Parsing XDC File [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/new/Master_Constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/constrs_1/new/Master_Constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 791.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for debugger. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "clk_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cam_reg_config'
INFO: [Synth 8-5546] ROM "sccb_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "reg_loc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element loc_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:74]
WARNING: [Synth 8-6014] Unused sequential element addr_data_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/camera_reg.v:35]
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_time" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "read_en" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    INIT |                              000 |                              000
                    WAIT |                              001 |                              100
                    IDLE |                              010 |                              001
               SEND_DATA |                              011 |                              010
                    DONE |                              100 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'cam_reg_config'
WARNING: [Synth 8-327] inferring latch for variable 'status_reg' [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/async_fifo.v:98]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      6 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---RAMs : 
	               2K Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	  12 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module cam_reg_config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 9     
Module camera_reg 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	  13 Input      6 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	  13 Input      4 Bit        Muxes := 2     
	  12 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 12    
Module camera_receiver 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module graycounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   2 Input      6 Bit         XORs := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module async_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module rgb2gray 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "config1/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "config1/wait_time" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element config1/reg_loc_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:54]
WARNING: [Synth 8-6014] Unused sequential element config1/loc_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/new/cam_reg_config.v:74]
WARNING: [Synth 8-6014] Unused sequential element pWrite_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-6014] Unused sequential element pRead_counter/binary_count_reg was removed.  [C:/Users/vhall/Desktop/senior_design_2/senior_design_2.srcs/sources_1/imports/new/graycounter.v:35]
WARNING: [Synth 8-3331] design camera_top has unconnected port sys_clk
WARNING: [Synth 8-3332] Sequential element (div1/count_reg[1]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|camera_reg  | addr_data_reg       | 256x16        | Block RAM      | 
|camera_top  | config1/reg_loc_reg | 256x16        | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo: | memory_reg | 128 x 16(NO_CHANGE)    | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 791.043 ; gain = 504.418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|async_fifo: | memory_reg | 128 x 16(NO_CHANGE)    | W |   | 128 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'bram1/pRead_counter/binary_count_reg[1]' (FDRE_1) to 'bram1/pRead_counter/graycount_reg[0]'
INFO: [Synth 8-3886] merging instance 'bram1/pWrite_counter/binary_count_reg[1]' (FDRE_1) to 'bram1/pWrite_counter/graycount_reg[0]'
INFO: [Synth 8-4480] The timing for the instance bram1/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |ila_0      |     1|
|2     |BUFG       |     2|
|3     |CARRY4     |     3|
|4     |LUT1       |     9|
|5     |LUT2       |    30|
|6     |LUT3       |    36|
|7     |LUT4       |    41|
|8     |LUT5       |    33|
|9     |LUT6       |    48|
|10    |RAMB18E1_1 |     1|
|11    |RAMB18E1_2 |     1|
|12    |FDPE       |     2|
|13    |FDRE       |   143|
|14    |FDSE       |     2|
|15    |LDC        |     1|
|16    |IBUF       |    12|
|17    |OBUF       |    10|
|18    |OBUFT      |     1|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+----------------+------+
|      |Instance           |Module          |Cells |
+------+-------------------+----------------+------+
|1     |top                |                |   375|
|2     |  cam1             |camera_top      |   237|
|3     |    config1        |cam_reg_config  |   102|
|4     |    receive1       |camera_receiver |    27|
|5     |    sccb1          |sccb            |   108|
|6     |  bram1            |async_fifo      |    67|
|7     |    pRead_counter  |graycounter     |    32|
|8     |    pWrite_counter |graycounter_0   |    28|
|9     |  gray1            |rgb2gray        |    40|
|10    |  div1             |clk_div         |     5|
+------+-------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 808.625 ; gain = 169.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 808.625 ; gain = 522.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
61 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 808.625 ; gain = 522.000
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Common 17-1381] The checkpoint 'C:/Users/vhall/Desktop/senior_design_2/senior_design_2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 808.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Feb 24 13:17:42 2018...
