# compile vhdl design source files
vhdl xil_defaultlib  \
"Project2_TB_func_impl.vhd" \
"../../../../../ProjectFull2.srcs/sources_1/new/TestBench2.vhd" \

# Do not sort compile order
nosort
