#include "ne_ds.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds_sys_struct.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds_cache_i.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds_externals.h"
#include "svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds_external_struct.h"
#include "ssc_ml_fun.h"
int32_T svpwm_inv_ideal_switch_Motor_DVS_new_param_128b9dc4_49_ds_cache_i ( const NeDynamicSystem * sys , const NeDynamicSystemInput * t1 , NeDsMethodOutput * out ) { out -> mCACHE_I . mX [ 0UL ] = ( int32_T ) ( t1 -> mM . mX [ 0UL ] != 0 ) ; out -> mCACHE_I . mX [ 1UL ] = ( int32_T ) ( t1 -> mM . mX [ 1UL ] != 0 ) ; out -> mCACHE_I . mX [ 2UL ] = ( int32_T ) ( t1 -> mM . mX [ 2UL ] != 0 ) ; out -> mCACHE_I . mX [ 3UL ] = 0 ; out -> mCACHE_I . mX [ 4UL ] = 0 ; out -> mCACHE_I . mX [ 5UL ] = 0 ; out -> mCACHE_I . mX [ 6UL ] = 0 ; out -> mCACHE_I . mX [ 7UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 8UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 9UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 10UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 11UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 12UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 3UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 13UL ] = ( int32_T ) ( t1 -> mM . mX [ 3UL ] != 0 ) ; out -> mCACHE_I . mX [ 14UL ] = ( int32_T ) ( t1 -> mU . mX [ 4UL ] > 0.7 ) ; out -> mCACHE_I . mX [ 15UL ] = ( int32_T ) ( t1 -> mU . mX [ 4UL ] < 0.3 ) ; out -> mCACHE_I . mX [ 16UL ] = 0 ; out -> mCACHE_I . mX [ 17UL ] = 0 ; out -> mCACHE_I . mX [ 18UL ] = 0 ; out -> mCACHE_I . mX [ 19UL ] = 0 ; out -> mCACHE_I . mX [ 20UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 21UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 22UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 23UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 24UL ] = 0 ; out -> mCACHE_I . mX [ 25UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 26UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 4UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 27UL ] = 0 ; out -> mCACHE_I . mX [ 28UL ] = 0 ; out -> mCACHE_I . mX [ 29UL ] = 0 ; out -> mCACHE_I . mX [ 30UL ] = 0 ; out -> mCACHE_I . mX [ 31UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 5UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 32UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 33UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 4UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 34UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 35UL ] = 0 ; out -> mCACHE_I . mX [ 36UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 37UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 4UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 5UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 38UL ] = 0 ; out -> mCACHE_I . mX [ 39UL ] = 0 ; out -> mCACHE_I . mX [ 40UL ] = ( int32_T ) ( t1 -> mM . mX [ 4UL ] != 0 ) ; out -> mCACHE_I . mX [ 41UL ] = ( int32_T ) ( t1 -> mM . mX [ 5UL ] != 0 ) ; out -> mCACHE_I . mX [ 42UL ] = ( int32_T ) ( t1 -> mM . mX [ 6UL ] != 0 ) ; out -> mCACHE_I . mX [ 43UL ] = ( int32_T ) ( t1 -> mM . mX [ 7UL ] != 0 ) ; out -> mCACHE_I . mX [ 44UL ] = 0 ; out -> mCACHE_I . mX [ 45UL ] = ( int32_T ) ( t1 -> mM . mX [ 8UL ] != 0 ) ; out -> mCACHE_I . mX [ 46UL ] = ( int32_T ) ( t1 -> mM . mX [ 9UL ] != 0 ) ; out -> mCACHE_I . mX [ 47UL ] = ( int32_T ) ( t1 -> mM . mX [ 10UL ] != 0 ) ; out -> mCACHE_I . mX [ 48UL ] = ( int32_T ) ( t1 -> mM . mX [ 11UL ] != 0 ) ; out -> mCACHE_I . mX [ 49UL ] = 0 ; out -> mCACHE_I . mX [ 50UL ] = 0 ; out -> mCACHE_I . mX [ 51UL ] = 0 ; out -> mCACHE_I . mX [ 52UL ] = 0 ; out -> mCACHE_I . mX [ 53UL ] = ( int32_T ) ( t1 -> mM . mX [ 12UL ] != 0 ) ; out -> mCACHE_I . mX [ 54UL ] = ( int32_T ) ( t1 -> mM . mX [ 13UL ] != 0 ) ; out -> mCACHE_I . mX [ 55UL ] = 0 ; out -> mCACHE_I . mX [ 56UL ] = ( int32_T ) ( t1 -> mM . mX [ 14UL ] != 0 ) ; out -> mCACHE_I . mX [ 57UL ] = ( int32_T ) ( t1 -> mM . mX [ 15UL ] != 0 ) ; out -> mCACHE_I . mX [ 58UL ] = ( int32_T ) ( t1 -> mM . mX [ 16UL ] != 0 ) ; out -> mCACHE_I . mX [ 59UL ] = ( int32_T ) ( t1 -> mM . mX [ 17UL ] != 0 ) ; out -> mCACHE_I . mX [ 60UL ] = 0 ; out -> mCACHE_I . mX [ 61UL ] = 0 ; out -> mCACHE_I . mX [ 62UL ] = 0 ; out -> mCACHE_I . mX [ 63UL ] = 0 ; out -> mCACHE_I . mX [ 64UL ] = ( int32_T ) ( t1 -> mM . mX [ 18UL ] != 0 ) ; out -> mCACHE_I . mX [ 65UL ] = ( int32_T ) ( t1 -> mM . mX [ 19UL ] != 0 ) ; out -> mCACHE_I . mX [ 66UL ] = 0 ; out -> mCACHE_I . mX [ 67UL ] = ( int32_T ) ( t1 -> mM . mX [ 20UL ] != 0 ) ; out -> mCACHE_I . mX [ 68UL ] = ( int32_T ) ( t1 -> mM . mX [ 21UL ] != 0 ) ; out -> mCACHE_I . mX [ 69UL ] = ( int32_T ) ( t1 -> mM . mX [ 22UL ] != 0 ) ; out -> mCACHE_I . mX [ 70UL ] = ( int32_T ) ( t1 -> mM . mX [ 23UL ] != 0 ) ; out -> mCACHE_I . mX [ 71UL ] = ( int32_T ) ( t1 -> mM . mX [ 24UL ] != 0 ) ; out -> mCACHE_I . mX [ 72UL ] = ( int32_T ) ( t1 -> mM . mX [ 25UL ] != 0 ) ; out -> mCACHE_I . mX [ 73UL ] = 0 ; out -> mCACHE_I . mX [ 74UL ] = 0 ; out -> mCACHE_I . mX [ 75UL ] = 0 ; out -> mCACHE_I . mX [ 76UL ] = 0 ; out -> mCACHE_I . mX [ 77UL ] = 0 ; out -> mCACHE_I . mX [ 78UL ] = ( int32_T ) ( t1 -> mM . mX [ 26UL ] != 0 ) ; out -> mCACHE_I . mX [ 79UL ] = ( int32_T ) ( t1 -> mM . mX [ 27UL ] != 0 ) ; out -> mCACHE_I . mX [ 80UL ] = ( int32_T ) ( t1 -> mM . mX [ 28UL ] != 0 ) ; out -> mCACHE_I . mX [ 81UL ] = ( int32_T ) ( t1 -> mM . mX [ 29UL ] != 0 ) ; out -> mCACHE_I . mX [ 82UL ] = ( int32_T ) ( t1 -> mM . mX [ 30UL ] != 0 ) ; out -> mCACHE_I . mX [ 83UL ] = ( int32_T ) ( t1 -> mM . mX [ 31UL ] != 0 ) ; out -> mCACHE_I . mX [ 84UL ] = 0 ; out -> mCACHE_I . mX [ 85UL ] = 0 ; out -> mCACHE_I . mX [ 86UL ] = 0 ; out -> mCACHE_I . mX [ 87UL ] = 0 ; out -> mCACHE_I . mX [ 88UL ] = ( int32_T ) ( t1 -> mM . mX [ 32UL ] != 0 ) ; out -> mCACHE_I . mX [ 89UL ] = ( int32_T ) ( t1 -> mM . mX [ 33UL ] != 0 ) ; out -> mCACHE_I . mX [ 90UL ] = ( int32_T ) ( t1 -> mM . mX [ 34UL ] != 0 ) ; out -> mCACHE_I . mX [ 91UL ] = ( int32_T ) ( t1 -> mM . mX [ 35UL ] != 0 ) ; out -> mCACHE_I . mX [ 92UL ] = ( int32_T ) ( t1 -> mM . mX [ 36UL ] != 0 ) ; out -> mCACHE_I . mX [ 93UL ] = ( int32_T ) ( t1 -> mM . mX [ 37UL ] != 0 ) ; out -> mCACHE_I . mX [ 94UL ] = ( int32_T ) ( t1 -> mM . mX [ 38UL ] != 0 ) ; out -> mCACHE_I . mX [ 95UL ] = ( int32_T ) ( t1 -> mU . mX [ 3UL ] > 0.7 ) ; out -> mCACHE_I . mX [ 96UL ] = ( int32_T ) ( t1 -> mU . mX [ 3UL ] < 0.3 ) ; out -> mCACHE_I . mX [ 97UL ] = 0 ; out -> mCACHE_I . mX [ 98UL ] = 0 ; out -> mCACHE_I . mX [ 99UL ] = ( int32_T ) ( t1 -> mM . mX [ 39UL ] != 0 ) ; out -> mCACHE_I . mX [ 100UL ] = 0 ; out -> mCACHE_I . mX [ 101UL ] = 0 ; out -> mCACHE_I . mX [ 102UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 103UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 104UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 105UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 106UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 107UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 0UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 108UL ] = 0 ; out -> mCACHE_I . mX [ 109UL ] = 0 ; out -> mCACHE_I . mX [ 110UL ] = ( int32_T ) ( t1 -> mM . mX [ 40UL ] != 0 ) ; out -> mCACHE_I . mX [ 111UL ] = 0 ; out -> mCACHE_I . mX [ 112UL ] = 0 ; out -> mCACHE_I . mX [ 113UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 1UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 114UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 115UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 0UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 116UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 117UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 118UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 3UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 1UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 119UL ] = ( int32_T ) ( t1 -> mU . mX [ 2UL ] > 0.7 ) ; out -> mCACHE_I . mX [ 120UL ] = ( int32_T ) ( t1 -> mU . mX [ 2UL ] < 0.3 ) ; out -> mCACHE_I . mX [ 121UL ] = ( int32_T ) ( t1 -> mM . mX [ 41UL ] != 0 ) ; out -> mCACHE_I . mX [ 122UL ] = 0 ; out -> mCACHE_I . mX [ 123UL ] = 0 ; out -> mCACHE_I . mX [ 124UL ] = 0 ; out -> mCACHE_I . mX [ 125UL ] = 0 ; out -> mCACHE_I . mX [ 126UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 2UL ] > 5.0000000000000004E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 6UL ) ) ; out -> mCACHE_I . mX [ 127UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] < 0.3 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 5UL ) ) ; out -> mCACHE_I . mX [ 128UL ] = ( int32_T ) ( ( t1 -> mT . mX [ 0UL ] - t1 -> mD . mX [ 3UL ] > 5.1000000000000007E-8 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 3UL ) ) ; out -> mCACHE_I . mX [ 129UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] > 0.7 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 2UL ) ) ; out -> mCACHE_I . mX [ 130UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] >= 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) ) ; out -> mCACHE_I . mX [ 131UL ] = ( int32_T ) ( ( t1 -> mU . mX [ 2UL ] < 0.5 ) && ( ( size_t ) t1 -> mQ . mX [ 2UL ] == 1UL ) ) ; ( void ) sys ; ( void ) out ; return 0 ; }
