// Seed: 3871048328
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0();
  tri id_5 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
endmodule
module module_3;
  assign id_1 = id_1;
  module_0(); id_2 :
  assert property (@(posedge 1) id_2)
  else $display(id_2);
endmodule
