library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

entity adder is
	port(
		SW	: in std_logic_vector(17 downto 10);
		output	: out unsigned (7 downto 0)
	);
end entity;

architecture rtl of adder is
begin
	output <= unsigned(SW(17 downto 10));
end rtl;