{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.78775,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79748,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0122499,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0116289,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00264358,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0116289,
	"finish__design__instance__count__class:fill_cell": 46387,
	"finish__design__instance__area__class:fill_cell": 288814,
	"finish__design__instance__count__class:tap_cell": 7506,
	"finish__design__instance__area__class:tap_cell": 9391.51,
	"finish__design__instance__count__class:antenna_cell": 205,
	"finish__design__instance__area__class:antenna_cell": 512.992,
	"finish__design__instance__count__class:clock_buffer": 418,
	"finish__design__instance__area__class:clock_buffer": 8983.62,
	"finish__design__instance__count__class:timing_repair_buffer": 1107,
	"finish__design__instance__area__class:timing_repair_buffer": 8958.59,
	"finish__design__instance__count__class:inverter": 582,
	"finish__design__instance__area__class:inverter": 2482.38,
	"finish__design__instance__count__class:clock_inverter": 200,
	"finish__design__instance__area__class:clock_inverter": 2172.08,
	"finish__design__instance__count__class:sequential_cell": 2787,
	"finish__design__instance__area__class:sequential_cell": 78944.5,
	"finish__design__instance__count__class:multi_input_combinational_cell": 13052,
	"finish__design__instance__area__class:multi_input_combinational_cell": 166083,
	"finish__design__instance__count": 72244,
	"finish__design__instance__area": 566343,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 0.216161,
	"finish__timing__hold__ws": 0.325615,
	"finish__clock__skew__setup": 0.15122,
	"finish__clock__skew__hold": 0.15122,
	"finish__timing__drv__max_slew_limit": -3.83651,
	"finish__timing__drv__max_slew": 373,
	"finish__timing__drv__max_cap_limit": -3.88889,
	"finish__timing__drv__max_cap": 8,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.169651,
	"finish__power__switching__total": 0.205447,
	"finish__power__leakage__total": 9.91691e-08,
	"finish__power__total": 0.375099,
	"finish__design__io": 771,
	"finish__design__die__area": 573155,
	"finish__design__core__area": 566343,
	"finish__design__instance__count": 25857,
	"finish__design__instance__area": 277529,
	"finish__design__instance__count__stdcell": 25857,
	"finish__design__instance__area__stdcell": 277529,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.490036,
	"finish__design__instance__utilization__stdcell": 0.490036,
	"finish__design__rows": 276,
	"finish__design__rows:unithd": 276,
	"finish__design__sites": 452640,
	"finish__design__sites:unithd": 452640,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}