---
title: "Checking module instantiations"
layout: youtube
pager: false
date: 2020-09-17
comments: false
videoid: coMS22AgGjo
tags:
  - SystemVerilog
  - Verilog
---

All Verilog and SystemVerilog projects use modules and module instantiations. In this video, we'll show you how Sigasi Studio helps you get these instantiations right, even when the code changes.
