read -sv run_verilog_mid/adder_32b_8_91_13246f11259d22e4c456fdf5abd53126.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_91_13246f11259d22e4c456fdf5abd53126_yosys.v
