<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="fr">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>2425_MSC_SystAcq_MORAIS_TCHEGANG: Peripheral I2C clock source selection</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">2425_MSC_SystAcq_MORAIS_TCHEGANG
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Généré par Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Recherche',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="doc-content">
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Chargement...</div>
<div class="SRStatus" id="Searching">Recherche...</div>
<div class="SRStatus" id="NoMatches">Aucune correspondance</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">Peripheral I2C clock source selection<div class="ingroups"><a class="el" href="group___s_t_m32_g4xx___l_l___driver.html">STM32G4xx_LL_Driver</a> &raquo; <a class="el" href="group___r_c_c___l_l.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___l_l___exported___constants.html">RCC Exported Constants</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaebb3f6d8c0ea369bb17ac9fa98e84688" id="r_gaebb3f6d8c0ea369bb17ac9fa98e84688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaebb3f6d8c0ea369bb17ac9fa98e84688">LL_RCC_I2C1_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gaebb3f6d8c0ea369bb17ac9fa98e84688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5ae19abef47789b7f886bbdfd571fc7" id="r_gad5ae19abef47789b7f886bbdfd571fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad5ae19abef47789b7f886bbdfd571fc7">LL_RCC_I2C1_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td></tr>
<tr class="separator:gad5ae19abef47789b7f886bbdfd571fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83165a23f1391489a50e3ca8f84a15ee" id="r_ga83165a23f1391489a50e3ca8f84a15ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga83165a23f1391489a50e3ca8f84a15ee">LL_RCC_I2C1_CLKSOURCE_HSI</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td></tr>
<tr class="separator:ga83165a23f1391489a50e3ca8f84a15ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa012987331cebc15d45525cb992d300a" id="r_gaa012987331cebc15d45525cb992d300a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa012987331cebc15d45525cb992d300a">LL_RCC_I2C2_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gaa012987331cebc15d45525cb992d300a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099101d8101e141bd70540f8a336234a" id="r_ga099101d8101e141bd70540f8a336234a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga099101d8101e141bd70540f8a336234a">LL_RCC_I2C2_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">RCC_CCIPR_I2C2SEL_0</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td></tr>
<tr class="separator:ga099101d8101e141bd70540f8a336234a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7166bb4312462a2328cce12b4aa5f99" id="r_gaa7166bb4312462a2328cce12b4aa5f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7166bb4312462a2328cce12b4aa5f99">LL_RCC_I2C2_CLKSOURCE_HSI</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">RCC_CCIPR_I2C2SEL_1</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td></tr>
<tr class="separator:gaa7166bb4312462a2328cce12b4aa5f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04d84ceeddb472ce90912520c37b141" id="r_gab04d84ceeddb472ce90912520c37b141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab04d84ceeddb472ce90912520c37b141">LL_RCC_I2C3_CLKSOURCE_PCLK1</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))</td></tr>
<tr class="separator:gab04d84ceeddb472ce90912520c37b141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e9e50df7787f577f9aa7f024734019" id="r_ga98e9e50df7787f577f9aa7f024734019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga98e9e50df7787f577f9aa7f024734019">LL_RCC_I2C3_CLKSOURCE_SYSCLK</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">RCC_CCIPR_I2C3SEL_0</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td></tr>
<tr class="separator:ga98e9e50df7787f577f9aa7f024734019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e3bd98756229b5ead59109698ed1cf" id="r_gad1e3bd98756229b5ead59109698ed1cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad1e3bd98756229b5ead59109698ed1cf">LL_RCC_I2C3_CLKSOURCE_HSI</a>&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">RCC_CCIPR_I2C3SEL_1</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td></tr>
<tr class="separator:gad1e3bd98756229b5ead59109698ed1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Description détaillée</h2>
<h2 class="groupheader">Documentation des macros</h2>
<a id="ga83165a23f1391489a50e3ca8f84a15ee" name="ga83165a23f1391489a50e3ca8f84a15ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83165a23f1391489a50e3ca8f84a15ee">&#9670;&#160;</a></span>LL_RCC_I2C1_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C1_CLKSOURCE_HSI&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga93e71b9151729a98fa44ac992f06aeda">RCC_CCIPR_I2C1SEL_1</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock used as I2C1 clock source </p>

</div>
</div>
<a id="gaebb3f6d8c0ea369bb17ac9fa98e84688" name="gaebb3f6d8c0ea369bb17ac9fa98e84688"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaebb3f6d8c0ea369bb17ac9fa98e84688">&#9670;&#160;</a></span>LL_RCC_I2C1_CLKSOURCE_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C1_CLKSOURCE_PCLK1&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK1 clock used as I2C1 clock source </p>

</div>
</div>
<a id="gad5ae19abef47789b7f886bbdfd571fc7" name="gad5ae19abef47789b7f886bbdfd571fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5ae19abef47789b7f886bbdfd571fc7">&#9670;&#160;</a></span>LL_RCC_I2C1_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C1_CLKSOURCE_SYSCLK&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C1SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga80f25be5114707e38b2e8acc9dbb6da7">RCC_CCIPR_I2C1SEL_0</a> &gt;&gt; RCC_CCIPR_I2C1SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK clock used as I2C1 clock source </p>

</div>
</div>
<a id="gaa7166bb4312462a2328cce12b4aa5f99" name="gaa7166bb4312462a2328cce12b4aa5f99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7166bb4312462a2328cce12b4aa5f99">&#9670;&#160;</a></span>LL_RCC_I2C2_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C2_CLKSOURCE_HSI&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gae5a9a7eca644074f5340a85bf1ea3645">RCC_CCIPR_I2C2SEL_1</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock used as I2C2 clock source </p>

</div>
</div>
<a id="gaa012987331cebc15d45525cb992d300a" name="gaa012987331cebc15d45525cb992d300a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa012987331cebc15d45525cb992d300a">&#9670;&#160;</a></span>LL_RCC_I2C2_CLKSOURCE_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C2_CLKSOURCE_PCLK1&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK1 clock used as I2C2 clock source </p>

</div>
</div>
<a id="ga099101d8101e141bd70540f8a336234a" name="ga099101d8101e141bd70540f8a336234a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga099101d8101e141bd70540f8a336234a">&#9670;&#160;</a></span>LL_RCC_I2C2_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C2_CLKSOURCE_SYSCLK&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C2SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de86cec5bfb22251fc71089f81042a4">RCC_CCIPR_I2C2SEL_0</a> &gt;&gt; RCC_CCIPR_I2C2SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK clock used as I2C2 clock source </p>

</div>
</div>
<a id="gad1e3bd98756229b5ead59109698ed1cf" name="gad1e3bd98756229b5ead59109698ed1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1e3bd98756229b5ead59109698ed1cf">&#9670;&#160;</a></span>LL_RCC_I2C3_CLKSOURCE_HSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C3_CLKSOURCE_HSI&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#ga78e9d517a1d55788cd4b9272789106c2">RCC_CCIPR_I2C3SEL_1</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>HSI clock used as I2C3 clock source </p>

</div>
</div>
<a id="gab04d84ceeddb472ce90912520c37b141" name="gab04d84ceeddb472ce90912520c37b141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab04d84ceeddb472ce90912520c37b141">&#9670;&#160;</a></span>LL_RCC_I2C3_CLKSOURCE_PCLK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C3_CLKSOURCE_PCLK1&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCLK1 clock used as I2C3 clock source </p>

</div>
</div>
<a id="ga98e9e50df7787f577f9aa7f024734019" name="ga98e9e50df7787f577f9aa7f024734019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98e9e50df7787f577f9aa7f024734019">&#9670;&#160;</a></span>LL_RCC_I2C3_CLKSOURCE_SYSCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LL_RCC_I2C3_CLKSOURCE_SYSCLK&#160;&#160;&#160;(((uint32_t)RCC_OFFSET_CCIPR &lt;&lt; 24U) | ((uint32_t)RCC_CCIPR_I2C3SEL_Pos &lt;&lt; 16U) | (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0e8aee6feb929026ce03f0e79bfc004">RCC_CCIPR_I2C3SEL_0</a> &gt;&gt; RCC_CCIPR_I2C3SEL_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SYSCLK clock used as I2C3 clock source </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Généré par&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
