option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 28

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	84 warning      exist
	43 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        660
    Sequential        :        342
    Combinational     :        318

  Latency Index       :         28
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        564
  Pin Pair            :      1,213

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 660 (FU: 33 + REG: 342 + MUX: 145 + DEC: 76 + MISC: 64) + pin pair 1,213(net 564) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	57 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	56 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 50

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	55 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 31

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        502
    Sequential        :        270
    Combinational     :        232

  Latency Index       :         17
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        423
  Pin Pair            :        905

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 502 (FU: 15 + REG: 270 + MUX: 111 + DEC: 58 + MISC: 48) + pin pair 905(net 423) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (2bit:2, 3bit:4, 4bit:2)
  Data transfer : 58

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        660
    Sequential        :        342
    Combinational     :        318

  Latency Index       :         32
  Total States        :          9

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        595
  Pin Pair            :      1,237

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 660 (FU: 37 + REG: 342 + MUX: 137 + DEC: 75 + MISC: 69) + pin pair 1,237(net 595) + 1FSM of 9state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	52 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:4, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 11
  write : 12
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        736
    Sequential        :        384
    Combinational     :        352

  Latency Index       :         28
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        621
  Pin Pair            :      1,343

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 736 (FU: 33 + REG: 384 + MUX: 161 + DEC: 87 + MISC: 71) + pin pair 1,343(net 621) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	51 warning      exist
	72 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (3bit:3, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  8  (3bit:6, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT
10 / 10 step assignment done

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 9 / 9 / 9.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	56 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        479
    Sequential        :        264
    Combinational     :        215

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        411
  Pin Pair            :        851

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 479 (FU: 19 + REG: 264 + MUX: 92 + DEC: 57 + MISC: 47) + pin pair 851(net 411) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	60 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:3)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:6)
  Data transfer : 40

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        403
    Sequential        :        222
    Combinational     :        181

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        354
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 403 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 40) + pin pair 721(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 33

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	50 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        398
    Sequential        :        222
    Combinational     :        176

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        347
  Pin Pair            :        709

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 398 (FU: 16 + REG: 222 + MUX: 73 + DEC: 46 + MISC: 41) + pin pair 709(net 347) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        310
    Sequential        :        168
    Combinational     :        142

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        255
  Pin Pair            :        550

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 310 (FU: 19 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 550(net 255) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        310
    Sequential        :        168
    Combinational     :        142

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        255
  Pin Pair            :        550

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 310 (FU: 19 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 550(net 255) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        446
    Sequential        :        234
    Combinational     :        212

  Latency Index       :         31
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        384
  Pin Pair            :        798

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 446 (FU: 36 + REG: 234 + MUX: 93 + DEC: 44 + MISC: 39) + pin pair 798(net 384) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	77 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 35

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	52 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        398
    Sequential        :        222
    Combinational     :        176

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        347
  Pin Pair            :        709

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 398 (FU: 16 + REG: 222 + MUX: 73 + DEC: 46 + MISC: 41) + pin pair 709(net 347) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        268
  Pin Pair            :        536

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 30) + pin pair 536(net 268) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        320
    Sequential        :        174
    Combinational     :        146

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        270
  Pin Pair            :        577

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 320 (FU: 19 + REG: 174 + MUX: 58 + DEC: 35 + MISC: 34) + pin pair 577(net 270) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        300
    Sequential        :        168
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        249
  Pin Pair            :        519

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 300 (FU: 7 + REG: 168 + MUX: 55 + DEC: 34 + MISC: 36) + pin pair 519(net 249) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        303
    Sequential        :        168
    Combinational     :        135

  Latency Index       :          6
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        231
  Pin Pair            :        530

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 303 (FU: 12 + REG: 168 + MUX: 62 + DEC: 36 + MISC: 25) + pin pair 530(net 231) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 41

 === array / memory ===
  read  : 18
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        447
    Sequential        :        246
    Combinational     :        201

  Latency Index       :         15
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        361
  Pin Pair            :        787

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 447 (FU: 16 + REG: 246 + MUX: 85 + DEC: 53 + MISC: 47) + pin pair 787(net 361) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	61 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  DECR:  4  (3bit:4)
  Data transfer : 24

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        407
    Sequential        :        222
    Combinational     :        185

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        342
  Pin Pair            :        725

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 407 (FU: 12 + REG: 222 + MUX: 87 + DEC: 47 + MISC: 39) + pin pair 725(net 342) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	80 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        268
  Pin Pair            :        536

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 30) + pin pair 536(net 268) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 28

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 53

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 16

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         28
    Sequential        :         24
    Combinational     :          4

  Latency Index       :          5
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :      0.1ns

  Net                 :         18
  Pin Pair            :         45

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 28 (FU: 3 + REG: 24 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 45(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	95 warning      exist
	74 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 14
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        419
    Sequential        :        228
    Combinational     :        191

  Latency Index       :         15
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        337
  Pin Pair            :        752

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 419 (FU: 13 + REG: 228 + MUX: 90 + DEC: 47 + MISC: 41) + pin pair 752(net 337) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        372
    Sequential        :        210
    Combinational     :        162

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        292
  Pin Pair            :        643

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 372 (FU: 16 + REG: 210 + MUX: 64 + DEC: 46 + MISC: 36) + pin pair 643(net 292) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        427
    Sequential        :        234
    Combinational     :        193

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        388
  Pin Pair            :        768

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 427 (FU: 17 + REG: 234 + MUX: 84 + DEC: 44 + MISC: 48) + pin pair 768(net 388) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:4, 5bit:2)
  Data transfer : 37

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	74 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        328
    Sequential        :        180
    Combinational     :        148

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        298
  Pin Pair            :        593

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 328 (FU: 19 + REG: 180 + MUX: 60 + DEC: 35 + MISC: 34) + pin pair 593(net 298) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        734
    Sequential        :        420
    Combinational     :        314

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        527
  Pin Pair            :      1,118

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 734 (FU: 125 + REG: 420 + MUX: 93 + DEC: 44 + MISC: 52) + pin pair 1,118(net 527) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (2bit:1, 3bit:2, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  8  (2bit:2, 3bit:4, 5bit:2)
  Data transfer : 46

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        474
    Sequential        :        252
    Combinational     :        222

  Latency Index       :         22
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        396
  Pin Pair            :        857

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 474 (FU: 35 + REG: 252 + MUX: 87 + DEC: 53 + MISC: 47) + pin pair 857(net 396) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        467
    Sequential        :        246
    Combinational     :        221

  Latency Index       :         21
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        395
  Pin Pair            :        849

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 467 (FU: 34 + REG: 246 + MUX: 88 + DEC: 53 + MISC: 46) + pin pair 849(net 395) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	86 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        159
    Sequential        :         90
    Combinational     :         69

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        157
  Pin Pair            :        286

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 159 (FU: 13 + REG: 90 + MUX: 31 + DEC: 10 + MISC: 15) + pin pair 286(net 157) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 25

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	54 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        454
    Sequential        :        246
    Combinational     :        208

  Latency Index       :         31
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        370
  Pin Pair            :        794

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 454 (FU: 31 + REG: 246 + MUX: 93 + DEC: 43 + MISC: 41) + pin pair 794(net 370) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 25

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 5bit:1)
  DECR:  4  (4bit:2, 5bit:2)
  Data transfer : 18

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	88 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 34

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  DECR:  4  (2bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 21
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        278
    Sequential        :        168
    Combinational     :        110

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        219
  Pin Pair            :        460

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 278 (FU: 4 + REG: 168 + MUX: 41 + DEC: 36 + MISC: 29) + pin pair 460(net 219) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	46 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 33

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        438
    Sequential        :        240
    Combinational     :        198

  Latency Index       :         15
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        378
  Pin Pair            :        787

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 438 (FU: 13 + REG: 240 + MUX: 96 + DEC: 46 + MISC: 43) + pin pair 787(net 378) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        366
    Sequential        :        198
    Combinational     :        168

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        298
  Pin Pair            :        647

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 366 (FU: 21 + REG: 198 + MUX: 66 + DEC: 42 + MISC: 39) + pin pair 647(net 298) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	90 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer :  0
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 0 / 0 / 0.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :         20

  Port                :        549
    In                :        530
    Out               :         19

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 20(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	98 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        409
    Sequential        :        228
    Combinational     :        181

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        361
  Pin Pair            :        725

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 409 (FU: 17 + REG: 228 + MUX: 78 + DEC: 45 + MISC: 41) + pin pair 725(net 361) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        421
    Sequential        :        234
    Combinational     :        187

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        377
  Pin Pair            :        754

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 421 (FU: 17 + REG: 234 + MUX: 80 + DEC: 45 + MISC: 45) + pin pair 754(net 377) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 25

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        350
    Sequential        :        186
    Combinational     :        164

  Latency Index       :         29
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        286
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 350 (FU: 27 + REG: 186 + MUX: 73 + DEC: 33 + MISC: 31) + pin pair 624(net 286) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 25
  write : 26
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        465
    Sequential        :        258
    Combinational     :        207

  Latency Index       :         13
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        377
  Pin Pair            :        811

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 465 (FU: 17 + REG: 258 + MUX: 87 + DEC: 52 + MISC: 51) + pin pair 811(net 377) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 25

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        350
    Sequential        :        186
    Combinational     :        164

  Latency Index       :         29
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        286
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 350 (FU: 27 + REG: 186 + MUX: 73 + DEC: 33 + MISC: 31) + pin pair 624(net 286) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        399
    Sequential        :        222
    Combinational     :        177

  Latency Index       :         18
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        329
  Pin Pair            :        713

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 399 (FU: 17 + REG: 222 + MUX: 72 + DEC: 46 + MISC: 42) + pin pair 713(net 329) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	68 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        404
    Sequential        :        222
    Combinational     :        182

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        355
  Pin Pair            :        723

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 404 (FU: 19 + REG: 222 + MUX: 76 + DEC: 46 + MISC: 41) + pin pair 723(net 355) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 18
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        394
    Sequential        :        216
    Combinational     :        178

  Latency Index       :         12
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        323
  Pin Pair            :        688

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 394 (FU: 16 + REG: 216 + MUX: 72 + DEC: 45 + MISC: 45) + pin pair 688(net 323) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	80 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 2bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 5bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 15
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	55 warning      exist
	43 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	90 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 60

 === array / memory ===
  read  : 28
  write : 29
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        500
    Sequential        :        264
    Combinational     :        236

  Latency Index       :         31
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        397
  Pin Pair            :        884

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 500 (FU: 37 + REG: 264 + MUX: 102 + DEC: 51 + MISC: 46) + pin pair 884(net 397) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 28

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        477
    Sequential        :        252
    Combinational     :        225

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        420
  Pin Pair            :        860

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 477 (FU: 37 + REG: 252 + MUX: 102 + DEC: 43 + MISC: 43) + pin pair 860(net 420) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 19
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        371
    Sequential        :        216
    Combinational     :        155

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        298
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 371 (FU: 4 + REG: 216 + MUX: 67 + DEC: 44 + MISC: 40) + pin pair 627(net 298) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        319
    Sequential        :        174
    Combinational     :        145

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        574

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 319 (FU: 19 + REG: 174 + MUX: 59 + DEC: 35 + MISC: 32) + pin pair 574(net 267) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 57

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	59 warning      exist
	47 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        480
    Sequential        :        264
    Combinational     :        216

  Latency Index       :         20
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        428
  Pin Pair            :        859

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 480 (FU: 23 + REG: 264 + MUX: 92 + DEC: 52 + MISC: 49) + pin pair 859(net 428) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	76 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 20

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        155
    Sequential        :         84
    Combinational     :         71

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        158
  Pin Pair            :        285

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 155 (FU: 13 + REG: 84 + MUX: 32 + DEC: 10 + MISC: 16) + pin pair 285(net 158) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	103 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	76 warning      exist
	44 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 20
  write : 21
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        507
    Sequential        :        282
    Combinational     :        225

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        444
  Pin Pair            :        899

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 507 (FU: 17 + REG: 282 + MUX: 99 + DEC: 55 + MISC: 54) + pin pair 899(net 444) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 53

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        305
    Sequential        :        180
    Combinational     :        125

  Latency Index       :         10
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        252
  Pin Pair            :        526

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 305 (FU: 7 + REG: 180 + MUX: 50 + DEC: 36 + MISC: 32) + pin pair 526(net 252) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 60

 === array / memory ===
  read  : 28
  write : 29
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        401
    Sequential        :        228
    Combinational     :        173

  Latency Index       :         14
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        330
  Pin Pair            :        703

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 401 (FU: 17 + REG: 228 + MUX: 68 + DEC: 47 + MISC: 41) + pin pair 703(net 330) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 3bit:3)
  DECR:  8  (2bit:2, 3bit:6)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        258
    Combinational     :        210

  Latency Index       :         18
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        384
  Pin Pair            :        819

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 23 + REG: 258 + MUX: 85 + DEC: 52 + MISC: 50) + pin pair 819(net 384) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  DECR:  4  (3bit:4)
  Data transfer : 23

 === array / memory ===
  read  :  8
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        320
    Sequential        :        174
    Combinational     :        146

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        270
  Pin Pair            :        577

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 320 (FU: 19 + REG: 174 + MUX: 58 + DEC: 35 + MISC: 34) + pin pair 577(net 270) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	90 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	88 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 14
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  6
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        103
    Sequential        :         66
    Combinational     :         37

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :         80
  Pin Pair            :        177

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 103 (FU: 4 + REG: 66 + MUX: 13 + DEC: 12 + MISC: 8) + pin pair 177(net 80) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	89 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        303
    Sequential        :        168
    Combinational     :        135

  Latency Index       :          6
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        231
  Pin Pair            :        530

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 303 (FU: 12 + REG: 168 + MUX: 62 + DEC: 36 + MISC: 25) + pin pair 530(net 231) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	62 warning      exist
	53 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        467
    Sequential        :        246
    Combinational     :        221

  Latency Index       :         21
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        395
  Pin Pair            :        849

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 467 (FU: 34 + REG: 246 + MUX: 88 + DEC: 53 + MISC: 46) + pin pair 849(net 395) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        427
    Sequential        :        234
    Combinational     :        193

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        388
  Pin Pair            :        768

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 427 (FU: 17 + REG: 234 + MUX: 84 + DEC: 44 + MISC: 48) + pin pair 768(net 388) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	76 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        791
    Sequential        :        450
    Combinational     :        341

  Latency Index       :         37
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        572
  Pin Pair            :      1,213

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 791 (FU: 131 + REG: 450 + MUX: 103 + DEC: 51 + MISC: 56) + pin pair 1,213(net 572) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        174
    Combinational     :        150

  Latency Index       :         10
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        256
  Pin Pair            :        580

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 15 + REG: 174 + MUX: 68 + DEC: 36 + MISC: 31) + pin pair 580(net 256) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        329
    Sequential        :        180
    Combinational     :        149

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        300
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 329 (FU: 19 + REG: 180 + MUX: 63 + DEC: 35 + MISC: 32) + pin pair 598(net 300) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        423
    Sequential        :        234
    Combinational     :        189

  Latency Index       :         16
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        384
  Pin Pair            :        764

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 423 (FU: 17 + REG: 234 + MUX: 82 + DEC: 45 + MISC: 45) + pin pair 764(net 384) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (2bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        367
    Sequential        :        198
    Combinational     :        169

  Latency Index       :         17
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        298
  Pin Pair            :        645

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 367 (FU: 25 + REG: 198 + MUX: 64 + DEC: 42 + MISC: 38) + pin pair 645(net 298) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 25
  write : 26
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        465
    Sequential        :        258
    Combinational     :        207

  Latency Index       :         13
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        377
  Pin Pair            :        811

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 465 (FU: 17 + REG: 258 + MUX: 87 + DEC: 52 + MISC: 51) + pin pair 811(net 377) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        174
    Combinational     :        150

  Latency Index       :         10
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        256
  Pin Pair            :        580

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 15 + REG: 174 + MUX: 68 + DEC: 36 + MISC: 31) + pin pair 580(net 256) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        474
    Sequential        :        264
    Combinational     :        210

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        409
  Pin Pair            :        838

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 474 (FU: 17 + REG: 264 + MUX: 92 + DEC: 52 + MISC: 49) + pin pair 838(net 409) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        312
    Sequential        :        168
    Combinational     :        144

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        258
  Pin Pair            :        555

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 312 (FU: 21 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 555(net 258) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	78 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	75 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        735
    Sequential        :        414
    Combinational     :        321

  Latency Index       :         35
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        531
  Pin Pair            :      1,134

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 735 (FU: 127 + REG: 414 + MUX: 95 + DEC: 44 + MISC: 55) + pin pair 1,134(net 531) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	73 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	54 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  DECR:  4  (2bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 21
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        278
    Sequential        :        168
    Combinational     :        110

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        219
  Pin Pair            :        460

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 278 (FU: 4 + REG: 168 + MUX: 41 + DEC: 36 + MISC: 29) + pin pair 460(net 219) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 56

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        420
    Sequential        :        240
    Combinational     :        180

  Latency Index       :         14
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        371
  Pin Pair            :        739

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 420 (FU: 17 + REG: 240 + MUX: 74 + DEC: 46 + MISC: 43) + pin pair 739(net 371) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer :  0
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 0 / 0 / 0.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :         20

  Port                :        549
    In                :        530
    Out               :         19

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 20(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	98 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        367
    Sequential        :        198
    Combinational     :        169

  Latency Index       :         17
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        298
  Pin Pair            :        645

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 367 (FU: 25 + REG: 198 + MUX: 64 + DEC: 42 + MISC: 38) + pin pair 645(net 298) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	47 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 57

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (2bit:1)
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        218
    Sequential        :        126
    Combinational     :         92

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        178
  Pin Pair            :        378

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 218 (FU: 14 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 378(net 178) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 27

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer :  0
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 0 / 0 / 0.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :         20

  Port                :        549
    In                :        530
    Out               :         19

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 20(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	98 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        303
    Sequential        :        168
    Combinational     :        135

  Latency Index       :          6
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        231
  Pin Pair            :        530

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 303 (FU: 12 + REG: 168 + MUX: 62 + DEC: 36 + MISC: 25) + pin pair 530(net 231) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        619
    Sequential        :        360
    Combinational     :        259

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        428
  Pin Pair            :        909

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 619 (FU: 117 + REG: 360 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 909(net 428) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        458
    Sequential        :        240
    Combinational     :        218

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        379
  Pin Pair            :        824

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 458 (FU: 37 + REG: 240 + MUX: 96 + DEC: 44 + MISC: 41) + pin pair 824(net 379) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        500
    Sequential        :        264
    Combinational     :        236

  Latency Index       :         31
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        397
  Pin Pair            :        884

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 500 (FU: 37 + REG: 264 + MUX: 102 + DEC: 51 + MISC: 46) + pin pair 884(net 397) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        379
    Sequential        :        204
    Combinational     :        175

  Latency Index       :         19
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        324
  Pin Pair            :        689

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 379 (FU: 25 + REG: 204 + MUX: 71 + DEC: 42 + MISC: 37) + pin pair 689(net 324) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 5bit:1)
  DECR:  4  (4bit:2, 5bit:2)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	46 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 18

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	44 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        397
    Sequential        :        216
    Combinational     :        181

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        331
  Pin Pair            :        714

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 397 (FU: 19 + REG: 216 + MUX: 77 + DEC: 46 + MISC: 39) + pin pair 714(net 331) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	61 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        456
    Sequential        :        252
    Combinational     :        204

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        369
  Pin Pair            :        805

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 456 (FU: 17 + REG: 252 + MUX: 86 + DEC: 53 + MISC: 48) + pin pair 805(net 369) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        394
    Sequential        :        222
    Combinational     :        172

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        319
  Pin Pair            :        690

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 394 (FU: 17 + REG: 222 + MUX: 71 + DEC: 46 + MISC: 38) + pin pair 690(net 319) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	68 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        190
    Sequential        :        108
    Combinational     :         82

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        149
  Pin Pair            :        330

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 190 (FU: 13 + REG: 108 + MUX: 35 + DEC: 18 + MISC: 16) + pin pair 330(net 149) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	92 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	46 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        174
    Combinational     :        150

  Latency Index       :         10
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        256
  Pin Pair            :        580

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 15 + REG: 174 + MUX: 68 + DEC: 36 + MISC: 31) + pin pair 580(net 256) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        383
    Sequential        :        216
    Combinational     :        167

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        303
  Pin Pair            :        662

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 383 (FU: 17 + REG: 216 + MUX: 67 + DEC: 46 + MISC: 37) + pin pair 662(net 303) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	96 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        734
    Sequential        :        420
    Combinational     :        314

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        527
  Pin Pair            :      1,118

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 734 (FU: 125 + REG: 420 + MUX: 93 + DEC: 44 + MISC: 52) + pin pair 1,118(net 527) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	73 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        369
    Sequential        :        198
    Combinational     :        171

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        301
  Pin Pair            :        650

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 369 (FU: 27 + REG: 198 + MUX: 64 + DEC: 42 + MISC: 38) + pin pair 650(net 301) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	46 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 44

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        471
    Sequential        :        252
    Combinational     :        219

  Latency Index       :         21
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        385
  Pin Pair            :        841

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 471 (FU: 35 + REG: 252 + MUX: 84 + DEC: 53 + MISC: 47) + pin pair 841(net 385) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 15
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        422
    Sequential        :        228
    Combinational     :        194

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        339
  Pin Pair            :        755

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 422 (FU: 17 + REG: 228 + MUX: 90 + DEC: 46 + MISC: 41) + pin pair 755(net 339) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 19

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        159
    Sequential        :         90
    Combinational     :         69

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        157
  Pin Pair            :        286

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 159 (FU: 13 + REG: 90 + MUX: 31 + DEC: 10 + MISC: 15) + pin pair 286(net 157) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        477
    Sequential        :        252
    Combinational     :        225

  Latency Index       :         23
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        408
  Pin Pair            :        876

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 477 (FU: 35 + REG: 252 + MUX: 89 + DEC: 53 + MISC: 48) + pin pair 876(net 408) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	65 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 25
  write : 26
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        382
    Sequential        :        222
    Combinational     :        160

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        309
  Pin Pair            :        646

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 382 (FU: 5 + REG: 222 + MUX: 70 + DEC: 44 + MISC: 41) + pin pair 646(net 309) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        416
    Sequential        :        228
    Combinational     :        188

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        331
  Pin Pair            :        735

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 416 (FU: 17 + REG: 228 + MUX: 83 + DEC: 48 + MISC: 40) + pin pair 735(net 331) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        116
    Sequential        :         66
    Combinational     :         50

  Latency Index       :          7
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :         90
  Pin Pair            :        205

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 116 (FU: 12 + REG: 66 + MUX: 19 + DEC: 11 + MISC: 8) + pin pair 205(net 90) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	93 warning      exist
	75 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        471
    Sequential        :        258
    Combinational     :        213

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        411
  Pin Pair            :        840

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 471 (FU: 17 + REG: 258 + MUX: 93 + DEC: 52 + MISC: 51) + pin pair 840(net 411) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        297
  Pin Pair            :        591

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 19 + REG: 180 + MUX: 60 + DEC: 35 + MISC: 33) + pin pair 591(net 297) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (1bit:1)
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	89 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 27

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        753
    Sequential        :        432
    Combinational     :        321

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        568
  Pin Pair            :      1,154

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 753 (FU: 125 + REG: 432 + MUX: 99 + DEC: 43 + MISC: 54) + pin pair 1,154(net 568) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 5bit:1)
  DECR:  4  (4bit:2, 5bit:2)
  Data transfer : 18

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        411
    Sequential        :        228
    Combinational     :        183

  Latency Index       :         13
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        364
  Pin Pair            :        729

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 411 (FU: 16 + REG: 228 + MUX: 78 + DEC: 45 + MISC: 44) + pin pair 729(net 364) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 2bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  8  (2bit:4, 3bit:2, 4bit:2)
  Data transfer : 57

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        475
    Sequential        :        264
    Combinational     :        211

  Latency Index       :         14
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        416
  Pin Pair            :        844

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 475 (FU: 17 + REG: 264 + MUX: 92 + DEC: 52 + MISC: 50) + pin pair 844(net 416) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	74 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  DECR:  4  (3bit:4)
  Data transfer : 23

 === array / memory ===
  read  :  8
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        400
    Sequential        :        216
    Combinational     :        184

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        317
  Pin Pair            :        714

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 400 (FU: 12 + REG: 216 + MUX: 85 + DEC: 47 + MISC: 40) + pin pair 714(net 317) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        377
    Sequential        :        204
    Combinational     :        173

  Latency Index       :         18
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        317
  Pin Pair            :        679

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 377 (FU: 25 + REG: 204 + MUX: 69 + DEC: 42 + MISC: 37) + pin pair 679(net 317) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 28

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        749
    Sequential        :        426
    Combinational     :        323

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        569
  Pin Pair            :      1,153

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 749 (FU: 125 + REG: 426 + MUX: 100 + DEC: 43 + MISC: 55) + pin pair 1,153(net 569) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	64 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        469
    Sequential        :        252
    Combinational     :        217

  Latency Index       :         20
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        389
  Pin Pair            :        832

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 469 (FU: 25 + REG: 252 + MUX: 88 + DEC: 52 + MISC: 52) + pin pair 832(net 389) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	56 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 34

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (1bit:1)
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        186
    Combinational     :        140

  Latency Index       :         12
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        303
  Pin Pair            :        586

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 9 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 35) + pin pair 586(net 303) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        138
    Sequential        :         72
    Combinational     :         66

  Latency Index       :         11
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        115
  Pin Pair            :        258

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 138 (FU: 15 + REG: 72 + MUX: 25 + DEC: 11 + MISC: 15) + pin pair 258(net 115) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	90 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        452
    Sequential        :        252
    Combinational     :        200

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        359
  Pin Pair            :        790

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 452 (FU: 17 + REG: 252 + MUX: 84 + DEC: 53 + MISC: 46) + pin pair 790(net 359) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 4bit:2)
  Data transfer : 36

 === array / memory ===
  read  : 14
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        481
    Sequential        :        252
    Combinational     :        229

  Latency Index       :         18
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        386
  Pin Pair            :        859

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 481 (FU: 31 + REG: 252 + MUX: 100 + DEC: 54 + MISC: 44) + pin pair 859(net 386) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	80 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 14

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        303
    Sequential        :        168
    Combinational     :        135

  Latency Index       :          6
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        231
  Pin Pair            :        530

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 303 (FU: 12 + REG: 168 + MUX: 62 + DEC: 36 + MISC: 25) + pin pair 530(net 231) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        216
    Sequential        :        120
    Combinational     :         96

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        175
  Pin Pair            :        389

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 216 (FU: 16 + REG: 120 + MUX: 36 + DEC: 23 + MISC: 21) + pin pair 389(net 175) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	83 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:4, 5bit:2)
  Data transfer : 37

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	74 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 18
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        461
    Sequential        :        252
    Combinational     :        209

  Latency Index       :         17
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        382
  Pin Pair            :        810

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 461 (FU: 22 + REG: 252 + MUX: 86 + DEC: 52 + MISC: 49) + pin pair 810(net 382) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	61 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	88 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 5bit:1)
  DECR:  4  (2bit:2, 5bit:2)
  Data transfer : 18

 === array / memory ===
  read  :  3
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	45 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        414
    Sequential        :        228
    Combinational     :        186

  Latency Index       :         18
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        371
  Pin Pair            :        748

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 414 (FU: 17 + REG: 228 + MUX: 79 + DEC: 45 + MISC: 45) + pin pair 748(net 371) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        137
    Sequential        :         78
    Combinational     :         59

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        111
  Pin Pair            :        242

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 137 (FU: 13 + REG: 78 + MUX: 23 + DEC: 11 + MISC: 12) + pin pair 242(net 111) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	97 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	54 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        379
    Sequential        :        204
    Combinational     :        175

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        316
  Pin Pair            :        677

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 379 (FU: 27 + REG: 204 + MUX: 68 + DEC: 42 + MISC: 38) + pin pair 677(net 316) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	89 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  9
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        411
    Sequential        :        222
    Combinational     :        189

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        328
  Pin Pair            :        736

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 411 (FU: 16 + REG: 222 + MUX: 87 + DEC: 46 + MISC: 40) + pin pair 736(net 328) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	80 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        468
    Sequential        :        258
    Combinational     :        210

  Latency Index       :         18
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        384
  Pin Pair            :        819

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 468 (FU: 23 + REG: 258 + MUX: 85 + DEC: 52 + MISC: 50) + pin pair 819(net 384) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:4, 5bit:2)
  Data transfer : 37

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        562
    Sequential        :        294
    Combinational     :        268

  Latency Index       :         40
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        496
  Pin Pair            :      1,025

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 562 (FU: 37 + REG: 294 + MUX: 121 + DEC: 54 + MISC: 56) + pin pair 1,025(net 496) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	74 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  DECR:  4  (2bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 21
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        278
    Sequential        :        168
    Combinational     :        110

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        219
  Pin Pair            :        460

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 278 (FU: 4 + REG: 168 + MUX: 41 + DEC: 36 + MISC: 29) + pin pair 460(net 219) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 26

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        255
    Sequential        :        138
    Combinational     :        117

  Latency Index       :         13
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 255 (FU: 17 + REG: 138 + MUX: 55 + DEC: 21 + MISC: 24) + pin pair 479(net 246) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	97 warning      exist
	73 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 55

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	68 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (2bit:1, 3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 5bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	68 warning      exist
	43 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        411
    Sequential        :        228
    Combinational     :        183

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        340
  Pin Pair            :        724

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 411 (FU: 17 + REG: 228 + MUX: 75 + DEC: 45 + MISC: 46) + pin pair 724(net 340) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (1bit:1)
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        484
    Sequential        :        258
    Combinational     :        226

  Latency Index       :         23
  Total States        :          8

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        448
  Pin Pair            :        898

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 484 (FU: 27 + REG: 258 + MUX: 95 + DEC: 52 + MISC: 52) + pin pair 898(net 448) + 1FSM of 8state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 29

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        174
    Combinational     :        152

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        259
  Pin Pair            :        585

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 17 + REG: 174 + MUX: 68 + DEC: 36 + MISC: 31) + pin pair 585(net 259) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 33

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        471
    Sequential        :        252
    Combinational     :        219

  Latency Index       :         21
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        385
  Pin Pair            :        841

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 471 (FU: 35 + REG: 252 + MUX: 84 + DEC: 53 + MISC: 47) + pin pair 841(net 385) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        302
    Sequential        :        168
    Combinational     :        134

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        252
  Pin Pair            :        524

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 302 (FU: 9 + REG: 168 + MUX: 55 + DEC: 34 + MISC: 36) + pin pair 524(net 252) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	78 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 16

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         28
    Sequential        :         24
    Combinational     :          4

  Latency Index       :          5
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :      0.1ns

  Net                 :         18
  Pin Pair            :         45

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 28 (FU: 3 + REG: 24 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 45(net 18) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	95 warning      exist
	74 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        772
    Sequential        :        438
    Combinational     :        334

  Latency Index       :         35
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.78ns

  Net                 :        552
  Pin Pair            :      1,175

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 772 (FU: 130 + REG: 438 + MUX: 98 + DEC: 51 + MISC: 55) + pin pair 1,175(net 552) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  DECR:  4  (2bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 21
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        278
    Sequential        :        168
    Combinational     :        110

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        219
  Pin Pair            :        460

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 278 (FU: 4 + REG: 168 + MUX: 41 + DEC: 36 + MISC: 29) + pin pair 460(net 219) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        421
    Sequential        :        234
    Combinational     :        187

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        377
  Pin Pair            :        754

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 421 (FU: 17 + REG: 234 + MUX: 80 + DEC: 45 + MISC: 45) + pin pair 754(net 377) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        716
    Sequential        :        414
    Combinational     :        302

  Latency Index       :         29
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        511
  Pin Pair            :      1,080

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 716 (FU: 117 + REG: 414 + MUX: 91 + DEC: 43 + MISC: 51) + pin pair 1,080(net 511) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	43 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        319
    Sequential        :        174
    Combinational     :        145

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        574

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 319 (FU: 19 + REG: 174 + MUX: 59 + DEC: 35 + MISC: 32) + pin pair 574(net 267) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer :  0
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 0 / 0 / 0.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :         20

  Port                :        549
    In                :        530
    Out               :         19

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 20(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	98 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        348
    Sequential        :        186
    Combinational     :        162

  Latency Index       :         28
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        278
  Pin Pair            :        613

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 348 (FU: 27 + REG: 186 + MUX: 70 + DEC: 33 + MISC: 32) + pin pair 613(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 54

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        452
    Sequential        :        252
    Combinational     :        200

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        359
  Pin Pair            :        790

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 452 (FU: 17 + REG: 252 + MUX: 84 + DEC: 53 + MISC: 46) + pin pair 790(net 359) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        328
    Sequential        :        180
    Combinational     :        148

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        298
  Pin Pair            :        593

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 328 (FU: 19 + REG: 180 + MUX: 60 + DEC: 35 + MISC: 34) + pin pair 593(net 298) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	55 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 5bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 14
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	64 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 51

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        431
    Sequential        :        240
    Combinational     :        191

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        387
  Pin Pair            :        769

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 431 (FU: 17 + REG: 240 + MUX: 83 + DEC: 44 + MISC: 47) + pin pair 769(net 387) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (3bit:3)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (3bit:6)
  Data transfer : 42

 === array / memory ===
  read  : 10
  write : 11
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        564
    Sequential        :        300
    Combinational     :        264

  Latency Index       :         23
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        481
  Pin Pair            :      1,030

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 564 (FU: 15 + REG: 300 + MUX: 127 + DEC: 65 + MISC: 57) + pin pair 1,030(net 481) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        316
    Sequential        :        180
    Combinational     :        136

  Latency Index       :         11
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :      0.4ns

  Net                 :        269
  Pin Pair            :        557

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 316 (FU: 7 + REG: 180 + MUX: 59 + DEC: 34 + MISC: 36) + pin pair 557(net 269) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        130
    Sequential        :         78
    Combinational     :         52

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        111
  Pin Pair            :        233

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 130 (FU: 5 + REG: 78 + MUX: 25 + DEC: 10 + MISC: 12) + pin pair 233(net 111) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	96 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (1bit:1)
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        363
    Sequential        :        204
    Combinational     :        159

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        289
  Pin Pair            :        624

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 363 (FU: 17 + REG: 204 + MUX: 64 + DEC: 42 + MISC: 36) + pin pair 624(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 57

 === array / memory ===
  read  : 25
  write : 26
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	55 warning      exist
	51 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	62 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (2bit:1)
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        328
    Sequential        :        174
    Combinational     :        154

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        281
  Pin Pair            :        600

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 328 (FU: 26 + REG: 174 + MUX: 61 + DEC: 35 + MISC: 32) + pin pair 600(net 281) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	68 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        297
  Pin Pair            :        591

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 19 + REG: 180 + MUX: 60 + DEC: 35 + MISC: 33) + pin pair 591(net 297) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        474
    Sequential        :        252
    Combinational     :        222

  Latency Index       :         22
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        396
  Pin Pair            :        857

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 474 (FU: 35 + REG: 252 + MUX: 87 + DEC: 53 + MISC: 47) + pin pair 857(net 396) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	75 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (2bit:1)
  == :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 19

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         35
    Sequential        :         24
    Combinational     :         11

  Latency Index       :          5
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :    0.184ns

  Net                 :         25
  Pin Pair            :         61

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 35 (FU: 10 + REG: 24 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 61(net 25) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	96 warning      exist
	77 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 32bit:1)
  DECR:  4  (4bit:2, 5bit:1, 32bit:1)
  Data transfer : 16

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        768
    Sequential        :        438
    Combinational     :        330

  Latency Index       :         34
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        544
  Pin Pair            :      1,163

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 768 (FU: 130 + REG: 438 + MUX: 96 + DEC: 51 + MISC: 53) + pin pair 1,163(net 544) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	77 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        296
    Sequential        :        168
    Combinational     :        128

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        235
  Pin Pair            :        513

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 296 (FU: 16 + REG: 168 + MUX: 48 + DEC: 35 + MISC: 29) + pin pair 513(net 235) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:4, 5bit:1, 32bit:1)
  Data transfer : 36

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	43 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        142
    Sequential        :         84
    Combinational     :         58

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        146
  Pin Pair            :        262

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 142 (FU: 5 + REG: 84 + MUX: 30 + DEC: 10 + MISC: 13) + pin pair 262(net 146) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 37

 === array / memory ===
  read  : 15
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        460
    Sequential        :        252
    Combinational     :        208

  Latency Index       :         13
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        358
  Pin Pair            :        805

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 460 (FU: 13 + REG: 252 + MUX: 97 + DEC: 54 + MISC: 44) + pin pair 805(net 358) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        268
  Pin Pair            :        536

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 30) + pin pair 536(net 268) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        268
  Pin Pair            :        536

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 30) + pin pair 536(net 268) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        423
    Sequential        :        234
    Combinational     :        189

  Latency Index       :         16
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        384
  Pin Pair            :        764

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 423 (FU: 17 + REG: 234 + MUX: 82 + DEC: 45 + MISC: 45) + pin pair 764(net 384) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:4)
  Data transfer : 36

 === array / memory ===
  read  : 14
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        407
    Sequential        :        222
    Combinational     :        185

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        320
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 407 (FU: 13 + REG: 222 + MUX: 86 + DEC: 47 + MISC: 39) + pin pair 721(net 320) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	62 warning      exist
	53 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	61 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 49

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        485
    Sequential        :        252
    Combinational     :        233

  Latency Index       :         25
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        434
  Pin Pair            :        896

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 485 (FU: 37 + REG: 252 + MUX: 95 + DEC: 53 + MISC: 48) + pin pair 896(net 434) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	62 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 18
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	52 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        136
    Sequential        :         78
    Combinational     :         58

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        110
  Pin Pair            :        240

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 136 (FU: 13 + REG: 78 + MUX: 23 + DEC: 11 + MISC: 11) + pin pair 240(net 110) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	96 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 41

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        328
    Sequential        :        180
    Combinational     :        148

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        299
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 328 (FU: 19 + REG: 180 + MUX: 63 + DEC: 35 + MISC: 31) + pin pair 596(net 299) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (4bit:2)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        193
    Sequential        :        108
    Combinational     :         85

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        155
  Pin Pair            :        335

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 193 (FU: 19 + REG: 108 + MUX: 33 + DEC: 18 + MISC: 15) + pin pair 335(net 155) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	92 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 30

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	48 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        318
    Sequential        :        180
    Combinational     :        138

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        262
  Pin Pair            :        560

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 318 (FU: 17 + REG: 180 + MUX: 55 + DEC: 35 + MISC: 31) + pin pair 560(net 262) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        382
    Sequential        :        216
    Combinational     :        166

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        324
  Pin Pair            :        664

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 382 (FU: 16 + REG: 216 + MUX: 68 + DEC: 46 + MISC: 36) + pin pair 664(net 324) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	67 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	74 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  9
  write : 10
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        716
    Sequential        :        414
    Combinational     :        302

  Latency Index       :         29
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        511
  Pin Pair            :      1,080

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 716 (FU: 117 + REG: 414 + MUX: 91 + DEC: 43 + MISC: 51) + pin pair 1,080(net 511) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        448
    Sequential        :        234
    Combinational     :        214

  Latency Index       :         32
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        364
  Pin Pair            :        797

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 448 (FU: 37 + REG: 234 + MUX: 92 + DEC: 44 + MISC: 41) + pin pair 797(net 364) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 11

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 2 / 2.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        128
    Sequential        :         78
    Combinational     :         50

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        131
  Pin Pair            :        236

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 128 (FU: 4 + REG: 78 + MUX: 24 + DEC: 10 + MISC: 12) + pin pair 236(net 131) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	95 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	75 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 28

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        829
    Sequential        :        474
    Combinational     :        355

  Latency Index       :         33
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        625
  Pin Pair            :      1,284

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 829 (FU: 125 + REG: 474 + MUX: 115 + DEC: 54 + MISC: 61) + pin pair 1,284(net 625) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	74 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        474
    Sequential        :        252
    Combinational     :        222

  Latency Index       :         22
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        396
  Pin Pair            :        857

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 474 (FU: 35 + REG: 252 + MUX: 87 + DEC: 53 + MISC: 47) + pin pair 857(net 396) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 30

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:1, 4bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:2, 4bit:2, 5bit:2)
  Data transfer : 37

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        624
    Sequential        :        312
    Combinational     :        312

  Latency Index       :         43
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        556
  Pin Pair            :      1,156

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 624 (FU: 55 + REG: 312 + MUX: 136 + DEC: 61 + MISC: 60) + pin pair 1,156(net 556) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	56 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        320
    Sequential        :        174
    Combinational     :        146

  Latency Index       :         14
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        270
  Pin Pair            :        577

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 320 (FU: 19 + REG: 174 + MUX: 58 + DEC: 35 + MISC: 34) + pin pair 577(net 270) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        327
    Sequential        :        180
    Combinational     :        147

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        255
  Pin Pair            :        563

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 327 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 26) + pin pair 563(net 255) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	77 warning      exist
	79 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	62 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	85 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:2, 3bit:2)
  DECR:  8  (2bit:4, 3bit:4)
  Data transfer : 56

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        481
    Sequential        :        270
    Combinational     :        211

  Latency Index       :         18
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        415
  Pin Pair            :        852

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 481 (FU: 16 + REG: 270 + MUX: 86 + DEC: 58 + MISC: 51) + pin pair 852(net 415) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	57 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (2bit:1, 3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 5bit:1, 32bit:1)
  Data transfer : 34

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        842
    Sequential        :        474
    Combinational     :        368

  Latency Index       :         37
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.82ns

  Net                 :        653
  Pin Pair            :      1,339

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 842 (FU: 129 + REG: 474 + MUX: 121 + DEC: 54 + MISC: 64) + pin pair 1,339(net 653) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 60

 === array / memory ===
  read  : 28
  write : 29
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        404
    Sequential        :        222
    Combinational     :        182

  Latency Index       :         16
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        339
  Pin Pair            :        721

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 404 (FU: 19 + REG: 222 + MUX: 71 + DEC: 47 + MISC: 45) + pin pair 721(net 339) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	57 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 3bit:2, 4bit:1)
  DECR:  8  (2bit:2, 3bit:4, 4bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 8 / 8 / 8.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	56 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  Data transfer :  0
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 0 / 0 / 0.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :          0
    Sequential        :          0
    Combinational     :          0

  Latency Index       :          1
  Total States        :          1

  Clock Period        :       10ns
  Critical Path Delay :        0ns

  Net                 :          1
  Pin Pair            :         20

  Port                :        549
    In                :        530
    Out               :         19

TOTAL AREA 0 (FU: 0 + REG: 0 + MUX: 0 + DEC: 0 + MISC: 0) + pin pair 20(net 1) + 0FSM of 1state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	98 warning      exist
	82 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        299
    Sequential        :        168
    Combinational     :        131

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        242
  Pin Pair            :        522

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 299 (FU: 16 + REG: 168 + MUX: 50 + DEC: 35 + MISC: 30) + pin pair 522(net 242) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	71 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	60 warning      exist
	53 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        421
    Sequential        :        234
    Combinational     :        187

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        377
  Pin Pair            :        754

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 421 (FU: 17 + REG: 234 + MUX: 80 + DEC: 45 + MISC: 45) + pin pair 754(net 377) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  Data transfer : 16

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	94 warning      exist
	42 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 31

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        316
    Sequential        :        180
    Combinational     :        136

  Latency Index       :         11
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :      0.4ns

  Net                 :        269
  Pin Pair            :        557

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 316 (FU: 7 + REG: 180 + MUX: 59 + DEC: 34 + MISC: 36) + pin pair 557(net 269) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 55

 === array / memory ===
  read  : 24
  write : 25
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        456
    Sequential        :        252
    Combinational     :        204

  Latency Index       :         17
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        369
  Pin Pair            :        805

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 456 (FU: 17 + REG: 252 + MUX: 86 + DEC: 53 + MISC: 48) + pin pair 805(net 369) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	63 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	79 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        142
    Sequential        :         84
    Combinational     :         58

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        146
  Pin Pair            :        262

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 142 (FU: 5 + REG: 84 + MUX: 30 + DEC: 10 + MISC: 13) + pin pair 262(net 146) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        474
    Sequential        :        252
    Combinational     :        222

  Latency Index       :         22
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        396
  Pin Pair            :        857

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 474 (FU: 35 + REG: 252 + MUX: 87 + DEC: 53 + MISC: 47) + pin pair 857(net 396) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 52

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	57 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 18
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        543
    Sequential        :        288
    Combinational     :        255

  Latency Index       :         21
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        452
  Pin Pair            :        979

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 543 (FU: 34 + REG: 288 + MUX: 104 + DEC: 64 + MISC: 53) + pin pair 979(net 452) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	56 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  8

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        326
    Sequential        :        180
    Combinational     :        146

  Latency Index       :         24
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        254
  Pin Pair            :        561

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 326 (FU: 24 + REG: 180 + MUX: 64 + DEC: 33 + MISC: 25) + pin pair 561(net 254) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        302
    Sequential        :        168
    Combinational     :        134

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        252
  Pin Pair            :        524

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 302 (FU: 9 + REG: 168 + MUX: 55 + DEC: 34 + MISC: 36) + pin pair 524(net 252) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	78 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 15
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        422
    Sequential        :        228
    Combinational     :        194

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        339
  Pin Pair            :        755

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 422 (FU: 17 + REG: 228 + MUX: 90 + DEC: 46 + MISC: 41) + pin pair 755(net 339) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        297
    Sequential        :        174
    Combinational     :        123

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        264
  Pin Pair            :        508

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 297 (FU: 4 + REG: 174 + MUX: 53 + DEC: 34 + MISC: 32) + pin pair 508(net 264) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	89 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:1, 32bit:1)
  Data transfer : 30

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        722
    Sequential        :        414
    Combinational     :        308

  Latency Index       :         32
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.74ns

  Net                 :        510
  Pin Pair            :      1,087

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 722 (FU: 125 + REG: 414 + MUX: 89 + DEC: 44 + MISC: 50) + pin pair 1,087(net 510) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	75 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 28

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        324
    Sequential        :        180
    Combinational     :        144

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        252
  Pin Pair            :        567

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 324 (FU: 13 + REG: 180 + MUX: 66 + DEC: 36 + MISC: 29) + pin pair 567(net 252) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        307
    Sequential        :        174
    Combinational     :        133

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        246
  Pin Pair            :        532

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 307 (FU: 17 + REG: 174 + MUX: 51 + DEC: 35 + MISC: 30) + pin pair 532(net 246) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	78 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        356
    Sequential        :        198
    Combinational     :        158

  Latency Index       :         14
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        285
  Pin Pair            :        617

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 356 (FU: 22 + REG: 198 + MUX: 60 + DEC: 42 + MISC: 34) + pin pair 617(net 285) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 27
  write : 28
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        289
    Sequential        :        174
    Combinational     :        115

  Latency Index       :          7
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        230
  Pin Pair            :        479

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 289 (FU: 5 + REG: 174 + MUX: 44 + DEC: 36 + MISC: 30) + pin pair 479(net 230) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 34

 === array / memory ===
  read  : 19
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        371
    Sequential        :        216
    Combinational     :        155

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        298
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 371 (FU: 4 + REG: 216 + MUX: 67 + DEC: 44 + MISC: 40) + pin pair 627(net 298) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        375
    Sequential        :        210
    Combinational     :        165

  Latency Index       :         16
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        305
  Pin Pair            :        655

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 375 (FU: 23 + REG: 210 + MUX: 65 + DEC: 42 + MISC: 35) + pin pair 655(net 305) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	86 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 2bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:4, 3bit:2)
  Data transfer : 51

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 5 / 5.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        431
    Sequential        :        240
    Combinational     :        191

  Latency Index       :         15
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        387
  Pin Pair            :        769

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 431 (FU: 17 + REG: 240 + MUX: 83 + DEC: 44 + MISC: 47) + pin pair 769(net 387) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	80 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 52

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 46

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        298
    Sequential        :        174
    Combinational     :        124

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        243
  Pin Pair            :        506

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 298 (FU: 5 + REG: 174 + MUX: 52 + DEC: 34 + MISC: 33) + pin pair 506(net 243) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 32

 === array / memory ===
  read  :  8
  write :  9
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	42 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 55

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        477
    Sequential        :        252
    Combinational     :        225

  Latency Index       :         23
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        408
  Pin Pair            :        876

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 477 (FU: 35 + REG: 252 + MUX: 89 + DEC: 53 + MISC: 48) + pin pair 876(net 408) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	65 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        136
    Sequential        :         78
    Combinational     :         58

  Latency Index       :          9
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        110
  Pin Pair            :        240

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 136 (FU: 13 + REG: 78 + MUX: 23 + DEC: 11 + MISC: 11) + pin pair 240(net 110) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	96 warning      exist
	73 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 53

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        471
    Sequential        :        252
    Combinational     :        219

  Latency Index       :         21
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        385
  Pin Pair            :        841

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 471 (FU: 35 + REG: 252 + MUX: 84 + DEC: 53 + MISC: 47) + pin pair 841(net 385) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	63 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 38

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        206
    Sequential        :        120
    Combinational     :         86

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        169
  Pin Pair            :        357

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 206 (FU: 9 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 357(net 169) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	84 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 47

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        302
    Sequential        :        168
    Combinational     :        134

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        252
  Pin Pair            :        524

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 302 (FU: 9 + REG: 168 + MUX: 55 + DEC: 34 + MISC: 36) + pin pair 524(net 252) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	78 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:2, 4bit:2)
  Data transfer : 54

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        473
    Sequential        :        252
    Combinational     :        221

  Latency Index       :         22
  Total States        :          6

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        392
  Pin Pair            :        851

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 473 (FU: 35 + REG: 252 + MUX: 86 + DEC: 53 + MISC: 47) + pin pair 851(net 392) + 1FSM of 6state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	64 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	66 warning      exist
	54 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 25

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        352
    Sequential        :        198
    Combinational     :        154

  Latency Index       :          8
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        278
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 352 (FU: 16 + REG: 198 + MUX: 61 + DEC: 42 + MISC: 35) + pin pair 605(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	87 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 48

 === array / memory ===
  read  : 23
  write : 24
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	50 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	259(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE4-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	69 warning      exist
	52 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	53 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:1, 32bit:1)
  Data transfer : 22

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        609
    Sequential        :        354
    Combinational     :        255

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.69ns

  Net                 :        421
  Pin Pair            :        897

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 609 (FU: 113 + REG: 354 + MUX: 68 + DEC: 33 + MISC: 41) + pin pair 897(net 421) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	76 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        204
    Sequential        :        120
    Combinational     :         84

  Latency Index       :          7
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        166
  Pin Pair            :        352

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 204 (FU: 7 + REG: 120 + MUX: 31 + DEC: 24 + MISC: 22) + pin pair 352(net 166) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 23

 === array / memory ===
  read  : 15
  write : 15
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        183
    Sequential        :        114
    Combinational     :         69

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        140
  Pin Pair            :        301

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 183 (FU: 4 + REG: 114 + MUX: 25 + DEC: 24 + MISC: 16) + pin pair 301(net 140) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	76 warning      exist
	83 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 40

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        317
    Sequential        :        186
    Combinational     :        131

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        288
  Pin Pair            :        553

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 317 (FU: 5 + REG: 186 + MUX: 59 + DEC: 34 + MISC: 33) + pin pair 553(net 288) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 32

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	181(../benchmarks/decimation_filter/decimation.c):   for(x =  BUFFER_SIZE_STAGE2-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	70 warning      exist
	48 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  +  :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 46

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        312
    Sequential        :        168
    Combinational     :        144

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        258
  Pin Pair            :        555

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 312 (FU: 21 + REG: 168 + MUX: 54 + DEC: 35 + MISC: 34) + pin pair 555(net 258) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	78 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	72 warning      exist
	51 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (3bit:2, 32bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (3bit:4, 5bit:1, 32bit:1)
  Data transfer : 36

 === array / memory ===
  read  :  4
  write :  5
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	73 warning      exist
	41 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 31

 === array / memory ===
  read  : 16
  write : 16
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        353
    Sequential        :        198
    Combinational     :        155

  Latency Index       :         13
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        278
  Pin Pair            :        608

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 353 (FU: 22 + REG: 198 + MUX: 58 + DEC: 42 + MISC: 33) + pin pair 608(net 278) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	66 warning      exist
	88 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        347
    Sequential        :        192
    Combinational     :        155

  Latency Index       :         26
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        275
  Pin Pair            :        598

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 347 (FU: 25 + REG: 192 + MUX: 68 + DEC: 33 + MISC: 29) + pin pair 598(net 275) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 42

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        337
    Sequential        :        192
    Combinational     :        145

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        303
  Pin Pair            :        596

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 337 (FU: 17 + REG: 192 + MUX: 61 + DEC: 34 + MISC: 33) + pin pair 596(net 303) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  -  :  1  (2bit:1)
  == :  1  (2bit:1)
  |> :  1  (3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (3bit:2)
  Data transfer : 34

 === array / memory ===
  read  : 13
  write : 14
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        332
    Sequential        :        174
    Combinational     :        158

  Latency Index       :         11
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        270
  Pin Pair            :        605

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 332 (FU: 22 + REG: 174 + MUX: 71 + DEC: 36 + MISC: 29) + pin pair 605(net 270) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	83 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (5bit:2)
  Data transfer : 23

 === array / memory ===
  read  :  7
  write :  8
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	45 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 42

 === array / memory ===
  read  : 19
  write : 20
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 4 / 4.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        401
    Sequential        :        234
    Combinational     :        167

  Latency Index       :          9
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        354
  Pin Pair            :        693

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 401 (FU: 5 + REG: 234 + MUX: 77 + DEC: 44 + MISC: 41) + pin pair 693(net 354) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	73 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 48

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	65 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 27

 === array / memory ===
  read  :  2
  write :  3
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 6 / 6 / 6.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	153(../benchmarks/decimation_filter/decimation.c):   for (x = 0; x < TAPS_STAGE1; x++) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	71 warning      exist
	44 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  Data transfer : 14

 === array / memory ===
  read  :  6
  write :  7
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :         14
    Sequential        :         12
    Combinational     :          2

  Latency Index       :          3
  Total States        :          2

  Clock Period        :       10ns
  Critical Path Delay :     0.09ns

  Net                 :         12
  Pin Pair            :         34

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 14 (FU: 1 + REG: 12 + MUX: 1 + DEC: 0 + MISC: 0) + pin pair 34(net 12) + 1FSM of 2state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	102 warning      exist
	77 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 2bit:1)
  DECR:  4  (2bit:4)
  Data transfer : 32

 === array / memory ===
  read  : 17
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        287
    Sequential        :        168
    Combinational     :        119

  Latency Index       :          6
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.34ns

  Net                 :        232
  Pin Pair            :        487

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 287 (FU: 4 + REG: 168 + MUX: 49 + DEC: 34 + MISC: 32) + pin pair 487(net 232) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	70 warning      exist
	81 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (4bit:1, 5bit:1)
  DECR:  4  (4bit:2, 5bit:2)
  Data transfer : 17

 === array / memory ===
  read  :  2
  write :  2
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        489
    Sequential        :        252
    Combinational     :        237

  Latency Index       :         34
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :   0.6225ns

  Net                 :        399
  Pin Pair            :        874

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 489 (FU: 42 + REG: 252 + MUX: 100 + DEC: 51 + MISC: 44) + pin pair 874(net 399) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	67 warning      exist
	78 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	87 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  == :  1  (2bit:1)
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 39

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        211
    Sequential        :        126
    Combinational     :         85

  Latency Index       :          8
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        171
  Pin Pair            :        362

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 211 (FU: 7 + REG: 126 + MUX: 33 + DEC: 24 + MISC: 21) + pin pair 362(net 171) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	81 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 33

 === array / memory ===
  read  : 16
  write : 17
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 3 / 3.50

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        306
    Sequential        :        174
    Combinational     :        132

  Latency Index       :         10
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        267
  Pin Pair            :        534

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 306 (FU: 16 + REG: 174 + MUX: 52 + DEC: 35 + MISC: 29) + pin pair 534(net 267) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	72 warning      exist
	84 information  exist
	---> SEE decimation.err FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  4  (1bit:1, 2bit:1, 3bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  8  (2bit:4, 3bit:2, 4bit:2)
  Data transfer : 63

 === array / memory ===
  read  : 25
  write : 26
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	221(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE3-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	57 warning      exist
	49 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (1bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  2  (2bit:2)
  Data transfer : 37

 === array / memory ===
  read  : 21
  write : 22
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 3 / 3 / 3.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        203
    Sequential        :        126
    Combinational     :         77

  Latency Index       :          5
  Total States        :          3

  Clock Period        :       10ns
  Critical Path Delay :     0.31ns

  Net                 :        160
  Pin Pair            :        336

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 203 (FU: 5 + REG: 126 + MUX: 29 + DEC: 24 + MISC: 19) + pin pair 336(net 160) + 1FSM of 3state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	79 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 4bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 4bit:2)
  Data transfer : 45

 === array / memory ===
  read  : 22
  write : 23
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 4 / 4 / 4.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        364
    Sequential        :        204
    Combinational     :        160

  Latency Index       :         15
  Total States        :          4

  Clock Period        :       10ns
  Critical Path Delay :     0.53ns

  Net                 :        289
  Pin Pair            :        627

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 364 (FU: 23 + REG: 204 + MUX: 61 + DEC: 42 + MISC: 34) + pin pair 627(net 289) + 1FSM of 4state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	69 warning      exist
	86 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:1, 3bit:2)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  6  (2bit:2, 3bit:4)
  Data transfer : 51

 === array / memory ===
  read  : 18
  write : 19
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 7 / 7 / 7.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        422
    Sequential        :        234
    Combinational     :        188

  Latency Index       :         19
  Total States        :          7

  Clock Period        :       10ns
  Critical Path Delay :     0.47ns

  Net                 :        379
  Pin Pair            :        761

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 422 (FU: 17 + REG: 234 + MUX: 80 + DEC: 45 + MISC: 46) + pin pair 761(net 379) + 1FSM of 7state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	74 warning      exist
	82 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  1  (5bit:1)
  DECR:  2  (5bit:2)
  Data transfer :  9

 === array / memory ===
  read  :  1
  write :  1
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 2 / 2 / 2.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	298(../benchmarks/decimation_filter/decimation.c):   for(x = BUFFER_SIZE_STAGE5-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	76 warning      exist
	47 information  exist
	---> SEE decimation.err FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  3  (1bit:2, 2bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (2bit:1)
  DECR:  6  (2bit:6)
  Data transfer : 60

 === array / memory ===
  read  : 29
  write : 30
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        390
    Sequential        :        222
    Combinational     :        168

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :    0.375ns

  Net                 :        323
  Pin Pair            :        677

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 390 (FU: 7 + REG: 222 + MUX: 70 + DEC: 46 + MISC: 45) + pin pair 677(net 323) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	56 warning      exist
	85 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (1bit:1, 3bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (2bit:2, 3bit:2)
  Data transfer : 43

 === array / memory ===
  read  : 17
  write : 18
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00

  Module Name         : decimation
  Basic Library Name  : CWBSTDBLIB

  Total Area          :        333
    Sequential        :        186
    Combinational     :        147

  Latency Index       :         12
  Total States        :          5

  Clock Period        :       10ns
  Critical Path Delay :     0.43ns

  Net                 :        304
  Pin Pair            :        595

  Port                :        551
    In                :        532
    Out               :         19

TOTAL AREA 333 (FU: 17 + REG: 186 + MUX: 62 + DEC: 34 + MISC: 34) + pin pair 595(net 304) + 1FSM of 5state

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	80 warning      exist
	84 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS
##### CyberII Normal finish (automatic scheduling mode) [decimation] #####

option -c1000 -s decimation.IFF -lfl /proj/cad/cwb-6.1/packages/asic_45.FLIB -lb /proj/cad/cwb-6.1/packages/asic_45.BLIB
I_BT1173: LOG file is generated. (decimation.LOG.gz)
############## CyberII started (automatic scheduling mode) ##############
[Clock period]    100,000 (1/10ps) [define]
[Datapath delay]   90,000 (1/10ps)
[Clock uncertainty] 10,000 (1/10ps)
I_BT6773: The BLIB and FLIB files are loaded.
	/proj/cad/cwb-6.1/packages/asic_45.BLIB
	/proj/cad/cwb-6.1/packages/asic_45.FLIB

******* Initial # of operations in the input behavior description *******
 === Operators ===
  -  : 10  (32bit:10)
  <  : 10  (32bit:10)
  ++ : 15  (32bit:15)
  >  :  5  (32bit:5)
  -- :  5  (32bit:5)
  == : 10  (1bit:1, 32bit:9)
  +  : 10  (19bit:5, 37bit:5)
  *  :  5  (20bit:5)
  Data transfer : 227

 === array / memory ===
  read  : 25
  write : 15
I_BT4383: Generate memory library file / memory constraint file.
	decimation-auto.MLIB
	decimation-auto.MCNT

********* After optimizing & expanding the behavior description *********
 === Operators ===
  |> :  2  (3bit:1, 5bit:1)
  ~|>:  1  (1bit:1)
  INCR:  1  (1bit:1)
  DECR:  4  (3bit:2, 5bit:2)
  Data transfer : 29

 === array / memory ===
  read  :  3
  write :  4
I_BT4382: Generate functional unit library files / functional unit constraint files.
	decimation-auto.FLIB
	decimation-auto.FCNT
	decimation-amacro-auto.FLIB
	decimation-amacro-auto.FCNT

#########################  Synthesized Circuit  #########################
[Performance index max/min/ave] 5 / 5 / 5.00
F_BT4625: Pipeline latency (1) less than DII (2).
 [Action] Reduce pipeline DII less than the latency using "-ZZpipeline" option or "folding"  attribute.
	[Source Lines]
	144(../benchmarks/decimation_filter/decimation.c):   for( x = BUFFER_SIZE_STAGE1-1; x > 0; x--) {

I_BT1190: The following ERROR/WARNING/INFO/TIPS exist.
	 1 fatal error  exist
	79 warning      exist
	46 information  exist
	 1 tips         exist
	---> SEE decimation.err FILE and decimation.tips FILE for DETAILS

!!!!!!!!  CyberII ABNORMAL finish [decimation] (pos=661)  !!!!!!!!

