// Seed: 2549695363
module module_0 (
    output uwire id_0,
    output uwire id_1,
    input  wire  id_2,
    output tri   id_3,
    input  wire  id_4
);
  wire id_6;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    output wand id_3
);
  if (1) wire id_5;
  else begin
    wire id_6;
  end
  xnor (id_3, id_0, id_5, id_2);
  module_0(
      id_3, id_3, id_2, id_3, id_0
  );
endmodule
module module_2 (
    input tri id_0,
    input supply1 id_1,
    output wire id_2,
    input supply0 id_3,
    input tri0 id_4,
    output tri1 id_5
);
  module_0(
      id_2, id_5, id_0, id_5, id_0
  );
endmodule
