<pre>name: implicit_port
description: implicit port signal tests
should_fail: 0
tags: 6.10
files: <a href="../../../tests/chapter-6/6.10--implicit_port.sv" target="file-frame">tests/chapter-6/6.10--implicit_port.sv</a>
incdirs: 
top_module: 
rc: 0


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from <a href="../../../tests/chapter-6/6.10--implicit_port.sv" target="file-frame">tests/chapter-6/6.10--implicit_port.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>