// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s_HH_
#define _dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s.h"

namespace ap_rtl {

struct dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s : public sc_module {
    // Port declarations 154
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<12> > data_stream_V_data_0_V_dout;
    sc_in< sc_logic > data_stream_V_data_0_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_0_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_1_V_dout;
    sc_in< sc_logic > data_stream_V_data_1_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_1_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_2_V_dout;
    sc_in< sc_logic > data_stream_V_data_2_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_2_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_3_V_dout;
    sc_in< sc_logic > data_stream_V_data_3_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_3_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_4_V_dout;
    sc_in< sc_logic > data_stream_V_data_4_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_4_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_5_V_dout;
    sc_in< sc_logic > data_stream_V_data_5_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_5_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_6_V_dout;
    sc_in< sc_logic > data_stream_V_data_6_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_6_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_7_V_dout;
    sc_in< sc_logic > data_stream_V_data_7_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_7_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_8_V_dout;
    sc_in< sc_logic > data_stream_V_data_8_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_8_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_9_V_dout;
    sc_in< sc_logic > data_stream_V_data_9_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_9_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_10_V_dout;
    sc_in< sc_logic > data_stream_V_data_10_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_10_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_11_V_dout;
    sc_in< sc_logic > data_stream_V_data_11_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_11_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_12_V_dout;
    sc_in< sc_logic > data_stream_V_data_12_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_12_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_13_V_dout;
    sc_in< sc_logic > data_stream_V_data_13_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_13_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_14_V_dout;
    sc_in< sc_logic > data_stream_V_data_14_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_14_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_15_V_dout;
    sc_in< sc_logic > data_stream_V_data_15_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_15_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_16_V_dout;
    sc_in< sc_logic > data_stream_V_data_16_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_16_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_17_V_dout;
    sc_in< sc_logic > data_stream_V_data_17_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_17_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_18_V_dout;
    sc_in< sc_logic > data_stream_V_data_18_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_18_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_19_V_dout;
    sc_in< sc_logic > data_stream_V_data_19_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_19_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_20_V_dout;
    sc_in< sc_logic > data_stream_V_data_20_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_20_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_21_V_dout;
    sc_in< sc_logic > data_stream_V_data_21_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_21_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_22_V_dout;
    sc_in< sc_logic > data_stream_V_data_22_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_22_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_23_V_dout;
    sc_in< sc_logic > data_stream_V_data_23_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_23_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_24_V_dout;
    sc_in< sc_logic > data_stream_V_data_24_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_24_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_25_V_dout;
    sc_in< sc_logic > data_stream_V_data_25_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_25_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_26_V_dout;
    sc_in< sc_logic > data_stream_V_data_26_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_26_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_27_V_dout;
    sc_in< sc_logic > data_stream_V_data_27_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_27_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_28_V_dout;
    sc_in< sc_logic > data_stream_V_data_28_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_28_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_29_V_dout;
    sc_in< sc_logic > data_stream_V_data_29_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_29_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_30_V_dout;
    sc_in< sc_logic > data_stream_V_data_30_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_30_V_read;
    sc_in< sc_lv<12> > data_stream_V_data_31_V_dout;
    sc_in< sc_logic > data_stream_V_data_31_V_empty_n;
    sc_out< sc_logic > data_stream_V_data_31_V_read;
    sc_out< sc_lv<16> > res_stream_V_data_0_V_din;
    sc_in< sc_logic > res_stream_V_data_0_V_full_n;
    sc_out< sc_logic > res_stream_V_data_0_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_1_V_din;
    sc_in< sc_logic > res_stream_V_data_1_V_full_n;
    sc_out< sc_logic > res_stream_V_data_1_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_2_V_din;
    sc_in< sc_logic > res_stream_V_data_2_V_full_n;
    sc_out< sc_logic > res_stream_V_data_2_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_3_V_din;
    sc_in< sc_logic > res_stream_V_data_3_V_full_n;
    sc_out< sc_logic > res_stream_V_data_3_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_4_V_din;
    sc_in< sc_logic > res_stream_V_data_4_V_full_n;
    sc_out< sc_logic > res_stream_V_data_4_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_5_V_din;
    sc_in< sc_logic > res_stream_V_data_5_V_full_n;
    sc_out< sc_logic > res_stream_V_data_5_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_6_V_din;
    sc_in< sc_logic > res_stream_V_data_6_V_full_n;
    sc_out< sc_logic > res_stream_V_data_6_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_7_V_din;
    sc_in< sc_logic > res_stream_V_data_7_V_full_n;
    sc_out< sc_logic > res_stream_V_data_7_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_8_V_din;
    sc_in< sc_logic > res_stream_V_data_8_V_full_n;
    sc_out< sc_logic > res_stream_V_data_8_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_9_V_din;
    sc_in< sc_logic > res_stream_V_data_9_V_full_n;
    sc_out< sc_logic > res_stream_V_data_9_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_10_V_din;
    sc_in< sc_logic > res_stream_V_data_10_V_full_n;
    sc_out< sc_logic > res_stream_V_data_10_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_11_V_din;
    sc_in< sc_logic > res_stream_V_data_11_V_full_n;
    sc_out< sc_logic > res_stream_V_data_11_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_12_V_din;
    sc_in< sc_logic > res_stream_V_data_12_V_full_n;
    sc_out< sc_logic > res_stream_V_data_12_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_13_V_din;
    sc_in< sc_logic > res_stream_V_data_13_V_full_n;
    sc_out< sc_logic > res_stream_V_data_13_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_14_V_din;
    sc_in< sc_logic > res_stream_V_data_14_V_full_n;
    sc_out< sc_logic > res_stream_V_data_14_V_write;
    sc_out< sc_lv<16> > res_stream_V_data_15_V_din;
    sc_in< sc_logic > res_stream_V_data_15_V_full_n;
    sc_out< sc_logic > res_stream_V_data_15_V_write;


    // Module declarations
    dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s(sc_module_name name);
    SC_HAS_PROCESS(dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s);

    ~dense_array_array_ap_fixed_16_6_5_3_0_16u_config12_s();

    sc_trace_file* mVcdFile;

    dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s* grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > data_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_15_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_16_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_17_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_18_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_19_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_20_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_21_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_22_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_23_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_24_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_25_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_26_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_27_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_28_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_29_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_30_V_blk_n;
    sc_signal< sc_logic > data_stream_V_data_31_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_0_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > res_stream_V_data_1_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_2_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_3_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_4_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_5_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_6_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_7_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_8_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_9_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_10_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_11_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_12_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_13_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_14_V_blk_n;
    sc_signal< sc_logic > res_stream_V_data_15_V_blk_n;
    sc_signal< sc_lv<12> > data_0_V_reg_508;
    sc_signal< sc_logic > io_acc_block_signal_op4;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<12> > data_1_V_reg_513;
    sc_signal< sc_lv<12> > data_2_V_reg_518;
    sc_signal< sc_lv<12> > data_3_V_reg_523;
    sc_signal< sc_lv<12> > data_4_V_reg_528;
    sc_signal< sc_lv<12> > data_5_V_reg_533;
    sc_signal< sc_lv<12> > data_6_V_reg_538;
    sc_signal< sc_lv<12> > data_7_V_reg_543;
    sc_signal< sc_lv<12> > data_8_V_reg_548;
    sc_signal< sc_lv<12> > data_9_V_reg_553;
    sc_signal< sc_lv<12> > data_10_V_reg_558;
    sc_signal< sc_lv<12> > data_11_V_reg_563;
    sc_signal< sc_lv<12> > data_12_V_reg_568;
    sc_signal< sc_lv<12> > data_13_V_reg_573;
    sc_signal< sc_lv<12> > data_14_V_reg_578;
    sc_signal< sc_lv<12> > data_15_V_reg_583;
    sc_signal< sc_lv<12> > data_16_V_reg_588;
    sc_signal< sc_lv<12> > data_17_V_reg_593;
    sc_signal< sc_lv<12> > data_18_V_reg_598;
    sc_signal< sc_lv<12> > data_19_V_reg_603;
    sc_signal< sc_lv<12> > data_20_V_reg_608;
    sc_signal< sc_lv<12> > data_21_V_reg_613;
    sc_signal< sc_lv<12> > data_22_V_reg_618;
    sc_signal< sc_lv<12> > data_23_V_reg_623;
    sc_signal< sc_lv<12> > data_24_V_reg_628;
    sc_signal< sc_lv<12> > data_25_V_reg_633;
    sc_signal< sc_lv<12> > data_26_V_reg_638;
    sc_signal< sc_lv<12> > data_27_V_reg_643;
    sc_signal< sc_lv<12> > data_28_V_reg_648;
    sc_signal< sc_lv<12> > data_29_V_reg_653;
    sc_signal< sc_lv<12> > data_30_V_reg_658;
    sc_signal< sc_lv<12> > data_31_V_reg_663;
    sc_signal< sc_lv<16> > tmp_data_0_V_reg_668;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_ready;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_done;
    sc_signal< sc_lv<16> > tmp_data_1_V_reg_673;
    sc_signal< sc_lv<16> > tmp_data_2_V_reg_678;
    sc_signal< sc_lv<16> > tmp_data_3_V_reg_683;
    sc_signal< sc_lv<16> > tmp_data_4_V_reg_688;
    sc_signal< sc_lv<16> > tmp_data_5_V_reg_693;
    sc_signal< sc_lv<16> > tmp_data_6_V_reg_698;
    sc_signal< sc_lv<16> > tmp_data_7_V_reg_703;
    sc_signal< sc_lv<16> > tmp_data_8_V_reg_708;
    sc_signal< sc_lv<16> > tmp_data_9_V_reg_713;
    sc_signal< sc_lv<16> > tmp_data_10_V_reg_718;
    sc_signal< sc_lv<16> > tmp_data_11_V_reg_723;
    sc_signal< sc_lv<16> > tmp_data_12_V_reg_728;
    sc_signal< sc_lv<16> > tmp_data_13_V_reg_733;
    sc_signal< sc_lv<16> > tmp_data_14_V_reg_738;
    sc_signal< sc_lv<16> > tmp_data_15_V_reg_743;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_start;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_idle;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_0;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_1;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_2;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_3;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_4;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_5;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_6;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_7;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_8;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_9;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_10;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_11;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_12;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_13;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_14;
    sc_signal< sc_lv<16> > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_return_15;
    sc_signal< sc_logic > grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_start_reg;
    sc_signal< bool > ap_block_state1_ignore_call82;
    sc_signal< sc_logic > io_acc_block_signal_op105;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_state2;
    static const sc_lv<3> ap_ST_fsm_state3;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_block_state1();
    void thread_ap_block_state1_ignore_call82();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_data_stream_V_data_0_V_blk_n();
    void thread_data_stream_V_data_0_V_read();
    void thread_data_stream_V_data_10_V_blk_n();
    void thread_data_stream_V_data_10_V_read();
    void thread_data_stream_V_data_11_V_blk_n();
    void thread_data_stream_V_data_11_V_read();
    void thread_data_stream_V_data_12_V_blk_n();
    void thread_data_stream_V_data_12_V_read();
    void thread_data_stream_V_data_13_V_blk_n();
    void thread_data_stream_V_data_13_V_read();
    void thread_data_stream_V_data_14_V_blk_n();
    void thread_data_stream_V_data_14_V_read();
    void thread_data_stream_V_data_15_V_blk_n();
    void thread_data_stream_V_data_15_V_read();
    void thread_data_stream_V_data_16_V_blk_n();
    void thread_data_stream_V_data_16_V_read();
    void thread_data_stream_V_data_17_V_blk_n();
    void thread_data_stream_V_data_17_V_read();
    void thread_data_stream_V_data_18_V_blk_n();
    void thread_data_stream_V_data_18_V_read();
    void thread_data_stream_V_data_19_V_blk_n();
    void thread_data_stream_V_data_19_V_read();
    void thread_data_stream_V_data_1_V_blk_n();
    void thread_data_stream_V_data_1_V_read();
    void thread_data_stream_V_data_20_V_blk_n();
    void thread_data_stream_V_data_20_V_read();
    void thread_data_stream_V_data_21_V_blk_n();
    void thread_data_stream_V_data_21_V_read();
    void thread_data_stream_V_data_22_V_blk_n();
    void thread_data_stream_V_data_22_V_read();
    void thread_data_stream_V_data_23_V_blk_n();
    void thread_data_stream_V_data_23_V_read();
    void thread_data_stream_V_data_24_V_blk_n();
    void thread_data_stream_V_data_24_V_read();
    void thread_data_stream_V_data_25_V_blk_n();
    void thread_data_stream_V_data_25_V_read();
    void thread_data_stream_V_data_26_V_blk_n();
    void thread_data_stream_V_data_26_V_read();
    void thread_data_stream_V_data_27_V_blk_n();
    void thread_data_stream_V_data_27_V_read();
    void thread_data_stream_V_data_28_V_blk_n();
    void thread_data_stream_V_data_28_V_read();
    void thread_data_stream_V_data_29_V_blk_n();
    void thread_data_stream_V_data_29_V_read();
    void thread_data_stream_V_data_2_V_blk_n();
    void thread_data_stream_V_data_2_V_read();
    void thread_data_stream_V_data_30_V_blk_n();
    void thread_data_stream_V_data_30_V_read();
    void thread_data_stream_V_data_31_V_blk_n();
    void thread_data_stream_V_data_31_V_read();
    void thread_data_stream_V_data_3_V_blk_n();
    void thread_data_stream_V_data_3_V_read();
    void thread_data_stream_V_data_4_V_blk_n();
    void thread_data_stream_V_data_4_V_read();
    void thread_data_stream_V_data_5_V_blk_n();
    void thread_data_stream_V_data_5_V_read();
    void thread_data_stream_V_data_6_V_blk_n();
    void thread_data_stream_V_data_6_V_read();
    void thread_data_stream_V_data_7_V_blk_n();
    void thread_data_stream_V_data_7_V_read();
    void thread_data_stream_V_data_8_V_blk_n();
    void thread_data_stream_V_data_8_V_read();
    void thread_data_stream_V_data_9_V_blk_n();
    void thread_data_stream_V_data_9_V_read();
    void thread_grp_dense_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config12_s_fu_244_ap_start();
    void thread_internal_ap_ready();
    void thread_io_acc_block_signal_op105();
    void thread_io_acc_block_signal_op4();
    void thread_real_start();
    void thread_res_stream_V_data_0_V_blk_n();
    void thread_res_stream_V_data_0_V_din();
    void thread_res_stream_V_data_0_V_write();
    void thread_res_stream_V_data_10_V_blk_n();
    void thread_res_stream_V_data_10_V_din();
    void thread_res_stream_V_data_10_V_write();
    void thread_res_stream_V_data_11_V_blk_n();
    void thread_res_stream_V_data_11_V_din();
    void thread_res_stream_V_data_11_V_write();
    void thread_res_stream_V_data_12_V_blk_n();
    void thread_res_stream_V_data_12_V_din();
    void thread_res_stream_V_data_12_V_write();
    void thread_res_stream_V_data_13_V_blk_n();
    void thread_res_stream_V_data_13_V_din();
    void thread_res_stream_V_data_13_V_write();
    void thread_res_stream_V_data_14_V_blk_n();
    void thread_res_stream_V_data_14_V_din();
    void thread_res_stream_V_data_14_V_write();
    void thread_res_stream_V_data_15_V_blk_n();
    void thread_res_stream_V_data_15_V_din();
    void thread_res_stream_V_data_15_V_write();
    void thread_res_stream_V_data_1_V_blk_n();
    void thread_res_stream_V_data_1_V_din();
    void thread_res_stream_V_data_1_V_write();
    void thread_res_stream_V_data_2_V_blk_n();
    void thread_res_stream_V_data_2_V_din();
    void thread_res_stream_V_data_2_V_write();
    void thread_res_stream_V_data_3_V_blk_n();
    void thread_res_stream_V_data_3_V_din();
    void thread_res_stream_V_data_3_V_write();
    void thread_res_stream_V_data_4_V_blk_n();
    void thread_res_stream_V_data_4_V_din();
    void thread_res_stream_V_data_4_V_write();
    void thread_res_stream_V_data_5_V_blk_n();
    void thread_res_stream_V_data_5_V_din();
    void thread_res_stream_V_data_5_V_write();
    void thread_res_stream_V_data_6_V_blk_n();
    void thread_res_stream_V_data_6_V_din();
    void thread_res_stream_V_data_6_V_write();
    void thread_res_stream_V_data_7_V_blk_n();
    void thread_res_stream_V_data_7_V_din();
    void thread_res_stream_V_data_7_V_write();
    void thread_res_stream_V_data_8_V_blk_n();
    void thread_res_stream_V_data_8_V_din();
    void thread_res_stream_V_data_8_V_write();
    void thread_res_stream_V_data_9_V_blk_n();
    void thread_res_stream_V_data_9_V_din();
    void thread_res_stream_V_data_9_V_write();
    void thread_start_out();
    void thread_start_write();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
