# VERILOG
RTL design and Testbench code using verilog language
