Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Jul  2 00:10:38 2024
| Host         : joseantonio-Legion-5-15IAH7H running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -file fpga_utilization_hierarchical.rpt
| Design       : fpga
| Device       : xcu200-fsgd2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                             Instance                                                             |                                    Module                                    | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| fpga                                                                                                                             |                                                                        (top) |       6737 |       6657 |      80 |    0 | 10958 |      6 |      5 |    0 |          0 |
|   (fpga)                                                                                                                         |                                                                        (top) |         12 |         12 |       0 |    0 |    21 |      0 |      0 |    0 |          0 |
|   core_inst                                                                                                                      |                                                                    fpga_core |       4225 |       4145 |      80 |    0 |  4581 |      6 |      5 |    0 |          0 |
|     (core_inst)                                                                                                                  |                                                                    fpga_core |          5 |          5 |       0 |    0 |     6 |      0 |      0 |    0 |          0 |
|     eth_axis_rx_inst                                                                                                             |                                                                  eth_axis_rx |        121 |        121 |       0 |    0 |   241 |      0 |      0 |    0 |          0 |
|     eth_axis_tx_inst                                                                                                             |                                                                  eth_axis_tx |        144 |        144 |       0 |    0 |   263 |      0 |      0 |    0 |          0 |
|     eth_mac_10g_fifo_inst                                                                                                        |                                                             eth_mac_10g_fifo |       1766 |       1766 |       0 |    0 |   781 |      2 |      2 |    0 |          0 |
|       eth_mac_10g_inst                                                                                                           |                                                                  eth_mac_10g |       1599 |       1599 |       0 |    0 |   569 |      0 |      0 |    0 |          0 |
|         axis_xgmii_rx_inst                                                                                                       |                                                             axis_xgmii_rx_64 |        276 |        276 |       0 |    0 |   294 |      0 |      0 |    0 |          0 |
|           (axis_xgmii_rx_inst)                                                                                                   |                                                             axis_xgmii_rx_64 |        108 |        108 |       0 |    0 |   294 |      0 |      0 |    0 |          0 |
|           eth_crc                                                                                                                |                                                      lfsr__parameterized3_71 |        168 |        168 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         axis_xgmii_tx_inst                                                                                                       |                                                             axis_xgmii_tx_64 |       1324 |       1324 |       0 |    0 |   275 |      0 |      0 |    0 |          0 |
|           (axis_xgmii_tx_inst)                                                                                                   |                                                             axis_xgmii_tx_64 |        668 |        668 |       0 |    0 |   275 |      0 |      0 |    0 |          0 |
|           crc[0].eth_crc                                                                                                         |                                                         lfsr__parameterized4 |         16 |         16 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[1].eth_crc                                                                                                         |                                                         lfsr__parameterized5 |         38 |         38 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[2].eth_crc                                                                                                         |                                                         lfsr__parameterized6 |         58 |         58 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[3].eth_crc                                                                                                         |                                                         lfsr__parameterized7 |         81 |         81 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[4].eth_crc                                                                                                         |                                                         lfsr__parameterized8 |         95 |         95 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[5].eth_crc                                                                                                         |                                                         lfsr__parameterized9 |        113 |        113 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[6].eth_crc                                                                                                         |                                                        lfsr__parameterized10 |        125 |        125 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|           crc[7].eth_crc                                                                                                         |                                                         lfsr__parameterized3 |        157 |        157 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       rx_fifo                                                                                                                    |                                      axis_async_fifo_adapter__parameterized0 |         81 |         81 |       0 |    0 |   107 |      1 |      1 |    0 |          0 |
|         fifo_inst                                                                                                                |                                              axis_async_fifo__parameterized0 |         81 |         81 |       0 |    0 |   107 |      1 |      1 |    0 |          0 |
|       tx_fifo                                                                                                                    |                                                      axis_async_fifo_adapter |         87 |         87 |       0 |    0 |   105 |      1 |      1 |    0 |          0 |
|         fifo_inst                                                                                                                |                                                              axis_async_fifo |         87 |         87 |       0 |    0 |   105 |      1 |      1 |    0 |          0 |
|     udp_complete_inst                                                                                                            |                                                              udp_complete_64 |       2118 |       2038 |      80 |    0 |  3266 |      2 |      2 |    0 |          0 |
|       (udp_complete_inst)                                                                                                        |                                                              udp_complete_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       ip_arb_mux_inst                                                                                                            |                                                                   ip_arb_mux |        158 |        158 |       0 |    0 |   218 |      0 |      0 |    0 |          0 |
|         (ip_arb_mux_inst)                                                                                                        |                                                                   ip_arb_mux |        154 |        154 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|         arb_inst                                                                                                                 |                                                                   arbiter_70 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |    0 |          0 |
|       ip_complete_64_inst                                                                                                        |                                                               ip_complete_64 |       1251 |       1235 |      16 |    0 |  2075 |      1 |      1 |    0 |          0 |
|         (ip_complete_64_inst)                                                                                                    |                                                               ip_complete_64 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         arp_inst                                                                                                                 |                                                                          arp |        436 |        420 |      16 |    0 |   984 |      1 |      1 |    0 |          0 |
|           (arp_inst)                                                                                                             |                                                                          arp |         70 |         70 |       0 |    0 |   317 |      0 |      0 |    0 |          0 |
|           arp_cache_inst                                                                                                         |                                                                    arp_cache |        158 |        142 |      16 |    0 |   113 |      1 |      1 |    0 |          0 |
|           arp_eth_rx_inst                                                                                                        |                                                                   arp_eth_rx |         90 |         90 |       0 |    0 |   280 |      0 |      0 |    0 |          0 |
|           arp_eth_tx_inst                                                                                                        |                                                                   arp_eth_tx |        119 |        119 |       0 |    0 |   274 |      0 |      0 |    0 |          0 |
|         eth_arb_mux_inst                                                                                                         |                                                                  eth_arb_mux |         94 |         94 |       0 |    0 |   208 |      0 |      0 |    0 |          0 |
|           (eth_arb_mux_inst)                                                                                                     |                                                                  eth_arb_mux |          5 |          5 |       0 |    0 |   205 |      0 |      0 |    0 |          0 |
|           arb_inst                                                                                                               |                                                                      arbiter |         89 |         89 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         ip_inst                                                                                                                  |                                                                        ip_64 |        715 |        715 |       0 |    0 |   880 |      0 |      0 |    0 |          0 |
|           (ip_inst)                                                                                                              |                                                                        ip_64 |          4 |          4 |       0 |    0 |    55 |      0 |      0 |    0 |          0 |
|           ip_eth_rx_64_inst                                                                                                      |                                                                 ip_eth_rx_64 |        363 |        363 |       0 |    0 |   406 |      0 |      0 |    0 |          0 |
|           ip_eth_tx_64_inst                                                                                                      |                                                                 ip_eth_tx_64 |        348 |        348 |       0 |    0 |   419 |      0 |      0 |    0 |          0 |
|       udp_64_inst                                                                                                                |                                                                       udp_64 |        715 |        651 |      64 |    0 |   971 |      1 |      1 |    0 |          0 |
|         udp_checksum_gen_64_inst                                                                                                 |                                                          udp_checksum_gen_64 |        257 |        193 |      64 |    0 |   291 |      1 |      1 |    0 |          0 |
|           (udp_checksum_gen_64_inst)                                                                                             |                                                          udp_checksum_gen_64 |        221 |        157 |      64 |    0 |   271 |      0 |      0 |    0 |          0 |
|           payload_fifo                                                                                                           |                                                                    axis_fifo |         36 |         36 |       0 |    0 |    20 |      1 |      1 |    0 |          0 |
|         udp_ip_rx_64_inst                                                                                                        |                                                                 udp_ip_rx_64 |        196 |        196 |       0 |    0 |   310 |      0 |      0 |    0 |          0 |
|         udp_ip_tx_64_inst                                                                                                        |                                                                 udp_ip_tx_64 |        262 |        262 |       0 |    0 |   370 |      0 |      0 |    0 |          0 |
|     udp_payload_fifo                                                                                                             |                                                    axis_fifo__parameterized0 |         73 |         73 |       0 |    0 |    24 |      2 |      1 |    0 |          0 |
|   qsfp0_phy_inst                                                                                                                 |                                         eth_xcvr_phy_quad_wrapper__xdcDup__1 |       1439 |       1439 |       0 |    0 |  3250 |      0 |      0 |    0 |          0 |
|     phy1.eth_xcvr_phy_1                                                                                                          |                                              eth_xcvr_phy_wrapper__xdcDup__1 |        643 |        643 |       0 |    0 |   925 |      0 |      0 |    0 |          0 |
|       (phy1.eth_xcvr_phy_1)                                                                                                      |                                              eth_xcvr_phy_wrapper__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_60 |        543 |        543 |       0 |    0 |   700 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_60 |         19 |         19 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_61 |        480 |        480 |       0 |    0 |   378 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_65 |        400 |        400 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_65 |        306 |        306 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_67 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_68 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_69 |         34 |         34 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_66 |         80 |         80 |       0 |    0 |    75 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_62 |         44 |         44 |       0 |    0 |   322 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_63 |         38 |         38 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_64 |          6 |          6 |       0 |    0 |    66 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                        sync_reset__xdcDup__2 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       tx_reset_sync_inst                                                                                                         |                                                        sync_reset__xdcDup__3 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_full_inst                                                                                                 |                                                         eth_xcvr_gt_full_HD2 |         96 |         96 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                            eth_xcvr_gt_full_gtwizard_top_HD3 |         96 |         96 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst                                                            |                                          eth_xcvr_gt_full_gtwizard_gtye4_HD4 |         96 |         96 |       0 |    0 |   217 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                   eth_xcvr_gt_full_gtye4_channel_wrapper_HD5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |               eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD6 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                  |                                    eth_xcvr_gt_full_gtye4_common_wrapper_HD7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               common_inst                                                                                                        |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_common_HD8 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |       eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD9 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD10 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD11 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD12 |         93 |         93 |       0 |    0 |   188 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD12 |         60 |         60 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD13 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD15 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD17 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD18 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD19 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD20 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD21 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |        eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD22 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |         eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD23 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD24 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD25 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD26 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD27 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD28 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD29 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    |     eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD30 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_tx_done_inst                                                                                    |  eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_17_HD31 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |      eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD32 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD33 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD34 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy2.eth_xcvr_phy_2                                                                                                          |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__1 |        266 |        266 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy2.eth_xcvr_phy_2)                                                                                                      |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_50 |        172 |        172 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_50 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_51 |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_55 |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_55 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_57 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_58 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_59 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_56 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_52 |         39 |         39 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_53 |         39 |         39 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_54 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                        sync_reset__xdcDup__4 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                    eth_xcvr_gt_channel_HD102 |         93 |         93 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                       eth_xcvr_gt_channel_gtwizard_top_HD103 |         93 |         93 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                     eth_xcvr_gt_channel_gtwizard_gtye4_HD104 |         93 |         93 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                              eth_xcvr_gt_channel_gtye4_channel_wrapper_HD105 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD106 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD107 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD108 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD109 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD110 |         91 |         91 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD110 |         59 |         59 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD111 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD112 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD113 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD114 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD115 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD116 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD117 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD118 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD119 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD120 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD121 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD122 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD123 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD124 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD125 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD126 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD127 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD128 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD130 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD131 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD132 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy3.eth_xcvr_phy_3                                                                                                          |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__2 |        265 |        265 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy3.eth_xcvr_phy_3)                                                                                                      |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_40 |        173 |        173 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_40 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_41 |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_45 |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_45 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_47 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_48 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_49 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_46 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_42 |         40 |         40 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_43 |         40 |         40 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_44 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                        sync_reset__xdcDup__6 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                    eth_xcvr_gt_channel_HD133 |         91 |         91 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                       eth_xcvr_gt_channel_gtwizard_top_HD134 |         91 |         91 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                     eth_xcvr_gt_channel_gtwizard_gtye4_HD135 |         91 |         91 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                              eth_xcvr_gt_channel_gtye4_channel_wrapper_HD136 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD137 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD138 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD139 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD140 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD141 |         89 |         89 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD141 |         57 |         57 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD142 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD143 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD144 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD145 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD146 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD147 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD148 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD149 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD150 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD151 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD152 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD153 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD154 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD155 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD156 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD157 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD158 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD159 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD161 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD162 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD163 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy4.eth_xcvr_phy_4                                                                                                          |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__3 |        265 |        265 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy4.eth_xcvr_phy_4)                                                                                                      |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__3 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_30 |        172 |        172 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_30 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_31 |        130 |        130 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_35 |        130 |        130 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_35 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_37 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_38 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_39 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_36 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_32 |         40 |         40 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_33 |         40 |         40 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_34 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                        sync_reset__xdcDup__8 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                    eth_xcvr_gt_channel_HD164 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                       eth_xcvr_gt_channel_gtwizard_top_HD165 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                     eth_xcvr_gt_channel_gtwizard_gtye4_HD166 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                              eth_xcvr_gt_channel_gtye4_channel_wrapper_HD167 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD168 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD169 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD170 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD171 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD172 |         90 |         90 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |            eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD172 |         58 |         58 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD173 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD174 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD175 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD176 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD177 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD178 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD179 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD180 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD181 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |    eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD182 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD183 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD184 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD185 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD186 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD187 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD188 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD189 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    | eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD190 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD192 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD193 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD194 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   qsfp1_phy_inst                                                                                                                 |                                                    eth_xcvr_phy_quad_wrapper |       1064 |       1064 |       0 |    0 |  3102 |      0 |      0 |    0 |          0 |
|     phy1.eth_xcvr_phy_1                                                                                                          |                                                         eth_xcvr_phy_wrapper |        268 |        268 |       0 |    0 |   777 |      0 |      0 |    0 |          0 |
|       (phy1.eth_xcvr_phy_1)                                                                                                      |                                                         eth_xcvr_phy_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_20 |        173 |        173 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_20 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_21 |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_25 |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_25 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_27 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_28 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_29 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_26 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_22 |         40 |         40 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_23 |         40 |         40 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                       sync_reset__xdcDup__10 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_full_inst                                                                                                 |                                                             eth_xcvr_gt_full |         94 |         94 |       0 |    0 |   212 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                                eth_xcvr_gt_full_gtwizard_top |         94 |         94 |       0 |    0 |   212 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_full_gtwizard_gtye4_inst                                                            |                                              eth_xcvr_gt_full_gtwizard_gtye4 |         94 |         94 |       0 |    0 |   212 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                       eth_xcvr_gt_full_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |                   eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_channel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst                  |                                        eth_xcvr_gt_full_gtye4_common_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               common_inst                                                                                                        |                    eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_common |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                     eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         92 |         92 |       0 |    0 |   183 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                     eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         59 |         59 |       0 |    0 |    88 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |             eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |              eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    |          eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |           eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |                eth_xcvr_gt_full_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy2.eth_xcvr_phy_2                                                                                                          |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__4 |        264 |        264 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy2.eth_xcvr_phy_2)                                                                                                      |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__4 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                               eth_phy_10g_10 |        171 |        171 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                               eth_phy_10g_10 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                            eth_phy_10g_rx_11 |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                         eth_phy_10g_rx_if_15 |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                         eth_phy_10g_rx_if_15 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                      lfsr_17 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                 eth_phy_10g_rx_frame_sync_18 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                   eth_phy_10g_rx_watchdog_19 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                        xgmii_baser_dec_64_16 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                            eth_phy_10g_tx_12 |         38 |         38 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                         eth_phy_10g_tx_if_13 |         38 |         38 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                        xgmii_baser_enc_64_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                       sync_reset__xdcDup__12 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                     eth_xcvr_gt_channel_HD40 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                        eth_xcvr_gt_channel_gtwizard_top_HD41 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                      eth_xcvr_gt_channel_gtwizard_gtye4_HD42 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                               eth_xcvr_gt_channel_gtye4_channel_wrapper_HD43 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD44 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD45 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD46 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD47 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD48 |         90 |         90 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD48 |         58 |         58 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD49 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD50 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD51 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD52 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD53 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD54 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD55 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD56 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD57 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD58 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD59 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD60 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD61 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD62 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD63 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD64 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD65 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD66 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD68 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD69 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD70 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy3.eth_xcvr_phy_3                                                                                                          |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__5 |        266 |        266 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy3.eth_xcvr_phy_3)                                                                                                      |                              eth_xcvr_phy_wrapper__parameterized0__xdcDup__5 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                                eth_phy_10g_0 |        173 |        173 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                                eth_phy_10g_0 |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                             eth_phy_10g_rx_1 |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                          eth_phy_10g_rx_if_5 |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                          eth_phy_10g_rx_if_5 |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                       lfsr_7 |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                  eth_phy_10g_rx_frame_sync_8 |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                    eth_phy_10g_rx_watchdog_9 |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                         xgmii_baser_dec_64_6 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                             eth_phy_10g_tx_2 |         40 |         40 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                          eth_phy_10g_tx_if_3 |         40 |         40 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                         xgmii_baser_enc_64_4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                       sync_reset__xdcDup__14 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                     eth_xcvr_gt_channel_HD71 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                        eth_xcvr_gt_channel_gtwizard_top_HD72 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                      eth_xcvr_gt_channel_gtwizard_gtye4_HD73 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                               eth_xcvr_gt_channel_gtye4_channel_wrapper_HD74 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel_HD75 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood_HD76 |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_HD77 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0_HD78 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD79 |         90 |         90 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset_HD79 |         58 |         58 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1_HD80 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2_HD81 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3_HD82 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4_HD83 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5_HD84 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6_HD85 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7_HD86 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8_HD87 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9_HD88 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |     eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10_HD89 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |      eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_HD90 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11_HD91 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12_HD92 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13_HD93 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14_HD94 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15_HD95 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16_HD96 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    |  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_HD97 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |   eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18_HD99 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx_HD100 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx_HD101 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|     phy4.eth_xcvr_phy_4                                                                                                          |                                         eth_xcvr_phy_wrapper__parameterized0 |        266 |        266 |       0 |    0 |   775 |      0 |      0 |    0 |          0 |
|       (phy4.eth_xcvr_phy_4)                                                                                                      |                                         eth_xcvr_phy_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|       phy_inst                                                                                                                   |                                                                  eth_phy_10g |        173 |        173 |       0 |    0 |   561 |      0 |      0 |    0 |          0 |
|         (phy_inst)                                                                                                               |                                                                  eth_phy_10g |          3 |          3 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_rx_inst                                                                                                      |                                                               eth_phy_10g_rx |        131 |        131 |       0 |    0 |   306 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_rx_if_inst                                                                                                 |                                                            eth_phy_10g_rx_if |        131 |        131 |       0 |    0 |   303 |      0 |      0 |    0 |          0 |
|             (eth_phy_10g_rx_if_inst)                                                                                             |                                                            eth_phy_10g_rx_if |         39 |         39 |       0 |    0 |   256 |      0 |      0 |    0 |          0 |
|             descrambler_inst                                                                                                     |                                                                         lfsr |         39 |         39 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_frame_sync_inst                                                                                       |                                                    eth_phy_10g_rx_frame_sync |         21 |         21 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             eth_phy_10g_rx_watchdog_inst                                                                                         |                                                      eth_phy_10g_rx_watchdog |         32 |         32 |       0 |    0 |    32 |      0 |      0 |    0 |          0 |
|           xgmii_baser_dec_inst                                                                                                   |                                                           xgmii_baser_dec_64 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |    0 |          0 |
|         eth_phy_10g_tx_inst                                                                                                      |                                                               eth_phy_10g_tx |         40 |         40 |       0 |    0 |   255 |      0 |      0 |    0 |          0 |
|           eth_phy_10g_tx_if_inst                                                                                                 |                                                            eth_phy_10g_tx_if |         40 |         40 |       0 |    0 |   253 |      0 |      0 |    0 |          0 |
|           xgmii_baser_enc_inst                                                                                                   |                                                           xgmii_baser_enc_64 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|       rx_reset_sync_inst                                                                                                         |                                                       sync_reset__xdcDup__16 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
|       xcvr.eth_xcvr_gt_channel_inst                                                                                              |                                                          eth_xcvr_gt_channel |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|         inst                                                                                                                     |                                             eth_xcvr_gt_channel_gtwizard_top |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|           gen_gtwizard_gtye4_top.eth_xcvr_gt_channel_gtwizard_gtye4_inst                                                         |                                           eth_xcvr_gt_channel_gtwizard_gtye4 |         92 |         92 |       0 |    0 |   210 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst                          |                                    eth_xcvr_gt_channel_gtye4_channel_wrapper |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|               channel_inst                                                                                                       |                eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_channel |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_pwrgood_delay_inst[0].delay_powergood_inst                                                    |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtye4_delay_powergood |          3 |          3 |       0 |    0 |    15 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_0 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst                                |                  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         90 |         90 |       0 |    0 |   181 |      0 |      0 |    0 |          0 |
|               (gen_gtwizard_gtye4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst)                            |                  eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_reset |         58 |         58 |       0 |    0 |    86 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtpowergood_inst                                                                                  |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_1 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                                                  |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_2 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                                                          |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_3 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                                                  |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_4 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                                                          |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_5 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                                                |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_6 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                                                |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_7 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_rx_inst                                                                                   |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_8 |          6 |          6 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_plllock_tx_inst                                                                                   |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_9 |          7 |          7 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               bit_synchronizer_rxcdrlock_inst                                                                                    |          eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_bit_synchronizer_10 |          3 |          3 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_all_inst                                                                            |           eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                                                         |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_11 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                                                    |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_12 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                                                            |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_13 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                                                         |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_14 |          1 |          1 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                                                    |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_15 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                                                            |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_16 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_rx_done_inst                                                                                    |       eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|               reset_synchronizer_txprogdivreset_inst                                                                             |        eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_reset_synchronizer_18 |          0 |          0 |       0 |    0 |     5 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_rx_user_clocking_internal.gen_single_instance.gtwiz_userclk_rx_inst                           |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_rx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|             gen_gtwizard_gtye4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst                           |             eth_xcvr_gt_channel_gtwizard_ultrascale_v1_7_17_gtwiz_userclk_tx |          0 |          0 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|   sync_reset_125mhz_inst                                                                                                         |                                                        sync_reset__xdcDup__1 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |    0 |          0 |
+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


