{"text": "Tae Su Kim aka TAESU sounds like Ta of Tango and Sue About Me Dec 16 2 1 I m a PhD Candidate of Department of Computer Science at UC Irvine I started my study at 2 8 after I had worked for Samsung Electronics as a System on Chip designer for more than 1 years just because I want to challenge another life in USA Although I had to give up my stabilized life in Korea I ve never regretted of my choice I could make lots of friends I could make fantastic experience at Southern California and I could study Challenge your life Advisor Prof Alexander V Veidenbaum Contacts Email tkim15 at ics dot uci dot eduEmail tkim15 at uci dot eduOffice DBH3 68 UCI Main Campus Education Dec 16 2 1 PhD Candidate Computer Science University of California Irvine USA 2 8 2 13 expected GPA 3 8 MS Electrical Engineering Kyungpook National University South Korea 1996 GPA 3 75 BS Electrical Engineering Kyungpook National University South Korea 1994 GPA 3 56 Research Interests Aug 12 2 9 Although I m interested in a lot of areas currently I m concentrating on Computer Architecture and Embedded Systems Computer Architecture Prefetcher Memory Hierarchy High Performance Computing Multi Core SystemEmbedded Systems System Architecture System Security Publications Aug 17 2 9 Dissertation Taesu Kim Modeling Multi Sensor Signal Processor using VHDL Kyungpook National Univ 1996 Patents KS 1 56461 3 21 2 6 Demultiplexer and demultiplexing method of the digital broadcasting receiver capable of demultiplexing several broadcasting channel signals KS 1 546371 1 19 2 6 Multiple multimedia data receiving and saving apparatus including transport stream demultiplexing unit and conditional access content protection unit KS 1 498447 6 22 2 5 Composite FFT calculating apparatus method and recording media KS 1 4863 7 4 21 2 5 Apparatus for calculating an Observation Probability of Hidden Markov model algorithm KS 1 464428 12 22 2 4 Apparatus for recognizing a voice US 2 4 2862 1 1 2 4 Voice recognition device observation probability calculating device complex Fast Fourier Transform calculation device and method cache device and method of controlling the cache device KS 1 338773 5 18 2 2 State metric operating apparatus for reducing power of Viterbi decoder Industry Experience Aug 12 2 9 Samsung Electronics Co Ltd System LSI Division 2 1 2 8 Senior EngineerSamsung Advanced Institute of Technology 1996 2 1 Researcher Projects Aug 27 2 9 At SEC Multi Format Encoder Decoder MFC Design 2 7 2 8 Technical Leader for decoder part Architect Verilog RTL Coding Simulation Logic Synthesis Static Timing Analysis Equivalence Check Decoder H 264 MPEG 2 Video MPEG 4 Divx H 263 Encoder H 264 MPEG 2 Video H 263 OpenRISC 25 MHz 65nm 3 MGates Multi Format Decoder MFD Design 2 5 2 7 Technical Leader Architect Verilog RTL Coding Simulation Logic Synthesis Static Timing Analysis Equivalence Check Implementation of H 264 MPEG 2 Video MPEG 4 Divx H 263 OpenRISC 22 MHz 65nm 2 MGates Product A1 Dual ARM11 core 3 MGates 65nm CableCARD Processor Design 2 4 2 5 Project Leader Architect Verilog RTL Coding Simulation Logic Synthesis Static Timing Analysis Equivalence Check Conditional Access System Module for Cable Set top Box Implementation of ANSI SCTE 28 HOST POD Interface Standard Supports Conditional Access System CAS DVB CSA NDS ICAM and SmartCard ISO 7816 ARM94 T 15 MHz 13 nm 2 MGates Product S5H25 Transport Stream Demultiplexer TSD Design 2 3 2 6 Technical Leader Architect Verilog RTL Coding Simulation Logic Synthesis Static Timing Analysis Equivalence Check Digital TV Broadcasting Stream Transport Stream receiver Implementation of MPEG 2 Part 1 System ISO IEC 13818 1 Supports ATSC A 53 Part 3 DVB and DIRECTV Supports Conditional Access System CAS NRSS EIA 679 B DVB CI EN 5 221 DES TDES DVB CSA AES NDS ICAM and SmartCard ISO 7816 ARM7TDMI 6 9 MHz 9 nm 9 kGates Products S5H22 S5H22 1 S5H211 S5H2111 S5H2112 At SAIT Human Computer Interface HCI Processor Design 2 1 2 3 Project Leader Architect Verilog RTL Coding Simulation Logic Synthesis Static Timing Analysis ARM92 T based System on Chip SoC Implemented specialized module for Speech Recognition Speech Codec Face Recognition and Text to Speech Sample chip was tested on demo board Speech Recognition Application Specific DSP Design 2 2 1 Researcher VHDL RTL Coding Simulation Speech Recognition of 5 isolated words Designed from ISA to Sample ASIC Sample chip was tested on demo board Television Remote Controller Ultrasound Medical System Design 1997 1998 Researcher Blood speed measurement using Doppler Effect Modeling and simulation were done by Cadence SPW Prototype board was made and tested Tools Aug 12 2 9 For Logic Design Synopsys Inc DC Ultra Power Compiler DFT MAX DesignWare IP Formality PrimeTime Identify ProCadence Design Systems Inc Incisive Simulator Conformal Equivalence CheckerMentor Graphics ModelSimSpringSoft Inc VerdiAtrenta Inc SpyGlass For FPGA Validation Synplicity Inc Synplify Pro IdentifyXilinx Inc ISE Design Suite For Programming C C Shell script Shell scriptClearCase CVS SubVersion Awk Sed Perl References Aug 18 2 9 Prof Pyung Choi Kyungpook National University South KoreaEmail p choi at ee dot knu dot ac dot kr Associate Prof Jongwoo Bae Myongji University South KoreaEmail jwbae at myu dot ac dot kr Associate Prof Jinsoo Cho Kyungwon University South KoreaEmail jscho at kyungwon dot ac dot kr Personal Links Aug 12 2 9 Picasa Web Album Facebook Cyworld Pop up Window works well with IE Go to About MeEducationResearch InterestsPublicationsIndustry ExperienceProjectsToolsReferencesPersonal Links 2 7 Website com Valid CSS XHTML Website template by Arcsin", "_id": "http://www.ics.uci.edu/~tkim15/index.html", "title": "taesu kim's homepage", "html": "<!DOCTYPE html PUBLIC \"-//W3C//DTD XHTML 1.1//EN\" \"http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd\">\r\n<html xmlns=\"http://www.w3.org/1999/xhtml\">\r\n\r\n<head>\r\n<meta http-equiv=\"content-type\" content=\"text/html; charset=iso-8859-1\"/>\r\n<meta name=\"description\" content=\"description\"/>\r\n<meta name=\"keywords\" content=\"keywords\"/> \r\n<meta name=\"author\" content=\"author\"/> \r\n<link rel=\"stylesheet\" type=\"text/css\" href=\"default.css\" media=\"screen\"/>\r\n<title>Taesu Kim's Homepage</title>\r\n</head>\r\n\r\n<body>\r\n\r\n<div class=\"container\">\r\n\t\r\n\t<div class=\"main\">\r\n\r\n\t\t<div class=\"header\">\r\n\t\t\r\n\t\t\t<div class=\"title\">\r\n\r\n\t\t\t\t<span class=\"sitename\"><a href=\"index.html\">Tae Su Kim</a></span>\r\n\t\t\t\t<div class=\"slogan\">aka TAESU (sounds like \"Ta\" of Tango and \"Sue\")</div>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t</div>\r\n\t\t\r\n\t\t<div class=\"content\">\r\n\t\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"aboutme\">About Me</h1>\r\n\t\t\t\t<div class=\"descr\">Dec 16, 2010</div>\r\n\r\n\t\t\t\t<p>I'm a PhD Candidate of <a href=\"http://www.ics.uci.edu\">Department of Computer Science</a> at <a href=\"http://www.uci.edu\">UC Irvine</a>. I started my study at 2008 after I had worked for Samsung Electronics as a System-on-Chip designer for more than 10 years, just because I want to challenge another life in USA. Although I had to give up my stabilized life in Korea, I've never regretted of my choice. I could make lots of friends, I could make fantastic experience at Southern California, and I could study!</p>\r\n\r\n\t\t\t\t<cite>Challenge your life!</cite>\r\n\t\t\t\t\r\n\t\t\t\t<p>Advisor: Prof. <a href=\"http://www.ics.uci.edu/~alexv/\">Alexander V. Veidenbaum</a></p>\r\n\r\n\t\t\t\t<p>Contacts</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">Email: tkim15 [at] ics [dot] uci [dot] edu</li>\r\n\t\t\t\t\t<li class=\"toplevel\">Email: tkim15 [at] uci [dot] edu</li>\r\n\t\t\t\t\t<li class=\"toplevel\">Office: <a href=\"https://eee.uci.edu/toolbox/roomfinder/room.php?building_abbr=DBH\">DBH</a>3068, <a href=\"http://uci.edu/campus_maps.php\">UCI Main Campus</a></li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"education\">Education</h1>\r\n\t\t\t\t<div class=\"descr\">Dec 16, 2010</div>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">PhD Candidate, <a href=\"http://www.ics.uci.edu\">Computer Science</a>, <a href=\"http://www.uci.edu\">University of California, Irvine</a>, USA, 2008 ~ 2013 (expected)  (GPA: 3.80)</li>\r\n\t\t\t\t\t<li class=\"toplevel\">MS, <a href=\"http://eecs.knu.ac.kr/edu02/grad01/index.htm\">Electrical Engineering</a>, <a href=\"http://www.kyungpook.ac.kr\">Kyungpook National University</a>, South Korea, 1996 (GPA: 3.75)</li>\r\n\t\t\t\t\t<li class=\"toplevel\">BS, <a href=\"http://eecs.knu.ac.kr/edu02/index.html\">Electrical Engineering</a>, <a href=\"http://www.kyungpook.ac.kr\">Kyungpook National University</a>, South Korea, 1994 (GPA: 3.56)</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\t\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"research\">Research Interests</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 12, 2009</div>\r\n\r\n\t\t\t\t<p>Although I'm interested in a lot of areas, currently, I'm concentrating on Computer Architecture and Embedded Systems.</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Computer Architecture</b>: Prefetcher, Memory Hierarchy, High-Performance Computing, Multi-Core System</li>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Embedded Systems</b>: System Architecture, System Security</li>\r\n\t\t\t\t</ul>\r\n\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"publication\">Publications</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 17, 2009</div>\r\n\r\n\t\t\t\t<p>Dissertation</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">Taesu Kim, <b>Modeling Multi-Sensor Signal Processor using VHDL</b>, Kyungpook National Univ., 1996</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t\t<p>Patents</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0564610-0000 (03/21/2006) \"Demultiplexer and demultiplexing method of the digital broadcasting receiver capable of demultiplexing several broadcasting channel signals\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0546371-0000 (01/19/2006) \"Multiple multimedia data receiving and saving apparatus including transport stream demultiplexing unit and conditional access/content protection unit\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0498447-0000 (06/22/2005) \"Composite FFT calculating apparatus, method and recording media\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0486307-0000 (04/21/2005) \"Apparatus for calculating an Observation Probability of Hidden Markov model algorithm\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0464428-0000 (12/22/2004) \"Apparatus for recognizing a voice\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\"><a href=\"http://www.freepatentsonline.com/y2004/0002862.html\">US 20040002862</a> (01/01/2004) \"Voice recognition device, observation probability calculating device, complex Fast Fourier Transform calculation device and method, cache device, and method of controlling the cache device\"</li>\r\n\t\t\t\t\t<li class=\"toplevel\">KS 10-0338773-0000 (05/18/2002) \"State-metric operating apparatus for reducing power of Viterbi decoder\"</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"experience\">Industry Experience</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 12, 2009</div>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\"><a href=\"http://www.samsungsemi.com\">Samsung Electronics Co., Ltd.</a> System LSI Division, 2001 ~ 2008, Senior Engineer</li>\r\n\t\t\t\t\t<li class=\"toplevel\">Samsung Advanced Institute of Technology, 1996 ~ 2001, Researcher</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"project\">Projects</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 27, 2009</div>\r\n\r\n\t\t\t\t<p>At SEC,</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Multi-Format Encoder/Decoder (MFC) Design</b> (2007 ~ 2008)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Technical Leader for decoder part.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Architect, Verilog-RTL Coding/Simulation, Logic Synthesis, Static Timing Analysis, Equivalence Check</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Decoder H.264, MPEG-2 Video, MPEG-4/Divx, H.263.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Encoder H.264, MPEG-2 Video, H.263.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- OpenRISC, 250 MHz @65nm, 3 MGates</li>\r\n\t\t\t\t\t<p> </p>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Multi-Format Decoder (MFD) Design</b> (2005 ~ 2007)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Technical Leader.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Architect, Verilog-RTL Coding/Simulation, Logic Synthesis, Static Timing Analysis, Equivalence Check</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Implementation of H.264, MPEG-2 Video, MPEG-4/Divx, H.263.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- OpenRISC, 220 MHz @65nm, 2 MGates</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Product: A1 (Dual ARM11 core, 30 MGates, @65nm)</li>\r\n\t\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>CableCARD Processor Design</b> (2004 ~ 2005)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Project Leader.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Architect, Verilog-RTL Coding/Simulation, Logic Synthesis, Static Timing Analysis, Equivalence Check</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Conditional Access System Module for Cable Set-top-Box.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Implementation of ANSI/SCTE 28 HOST-POD Interface Standard.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Supports Conditional Access System (CAS): DVB-CSA, NDS ICAM&reg; and SmartCard (ISO 7816).</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- ARM940T, 150 MHz, @130nm, 2 MGates</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Product: S5H2500</li>\r\n\t\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Transport Stream Demultiplexer (TSD) Design</b> (2003 ~ 2006)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Technical Leader. </li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Architect, Verilog-RTL Coding/Simulation, Logic Synthesis, Static Timing Analysis, Equivalence Check</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Digital TV Broadcasting Stream (Transport Stream) receiver.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Implementation of MPEG-2 Part 1 System (ISO/IEC 13818-1).</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Supports <a href=\"http://www.atsc.org/standards/a_53-Part-3-2007.pdf\">ATSC (A/53 Part-3)</a>, DVB and DIRECTV.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Supports Conditional Access System (CAS): NRSS (EIA-679-B), DVB-CI (EN 50221), DES, TDES, DVB-CSA, AES, NDS ICAM&reg; and SmartCard (ISO 7816).</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- ARM7TDMI, 60~90 MHz @90nm, 900 kGates</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Products: S5H2200, S5H2201, S5H2110, S5H2111, S5H2112</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t\t<p>At SAIT,</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Human Computer Interface (HCI) Processor Design</b> (2001 ~ 2003)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Project Leader.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Architect, Verilog-RTL Coding/Simulation, Logic Synthesis, Static Timing Analysis</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- ARM920T based System-on-Chip (SoC).</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Implemented specialized module for Speech Recognition, Speech Codec, Face Recognition and Text-to-Speech.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Sample chip was tested on demo board.</li>\r\n\t\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Speech Recognition Application Specific DSP Design</b> (2000 ~ 2001)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Researcher</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- VHDL RTL Coding/Simulation</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Speech Recognition of 50 isolated words.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Designed from ISA to Sample ASIC.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Sample chip was tested on demo board (Television Remote Controller).</li>\r\n\t\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\"><b>Ultrasound Medical System Design</b> (1997 ~ 1998)</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Researcher</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Blood speed measurement using Doppler Effect.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Modeling and simulation were done by Cadence SPW.</li>\r\n\t\t\t\t\t\t<li class=\"sublevel\">- Prototype board was made and tested.</li>\r\n\t\t\t\t</ul>\r\n\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"tools\">Tools</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 12, 2009</div>\r\n\r\n\t\t\t\t<p>For Logic Design,</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">Synopsys, Inc.: <a href=\"http://www.synopsys.com/Tools/Implementation/RTLSynthesis/Pages/default.aspx\">DC Ultra, Power Compiler, DFT MAX, DesignWare IP, Formality</a>, <a href=\"http://www.synopsys.com/Tools/Implementation/SignOff/Pages/PrimeTime.aspx\">PrimeTime</a>, <a href=\"http://www.synopsys.com/Tools/Verification/HardwareAssistedVerification/Confirma/IdentifyPro/Pages/default.aspx\">Identify Pro</a></li>\r\n\t\t\t\t\t<li class=\"toplevel\">Cadence Design Systems, Inc.: <a href=\"http://www.cadence.com/products/sd/enterprise_simulator/pages/default.aspx\">Incisive Simulator</a>, <a href=\"http://www.cadence.com/products/ld/equivalence_checker/pages/default.aspx\">Conformal Equivalence Checker</a></li>\r\n\t\t\t\t\t<li class=\"toplevel\">Mentor Graphics: <a href=\"http://www.model.com/solutions/design_entry.asp\">ModelSim</a></li>\r\n\t\t\t\t\t<li class=\"toplevel\">SpringSoft, Inc.: <a href=\"http://www.springsoft.com/products/debug-automation/verdi\">Verdi</a></li>\r\n\t\t\t\t\t<li class=\"toplevel\">Atrenta Inc.: <a href=\"http://www.atrenta.com/solutions/products/spyglass.htm\">SpyGlass</a></li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t\t<p></p>\r\n\t\t\t\t<p>For FPGA Validation,</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">Synplicity, Inc: <a href=\"http://www.synplicity.com/products/synplifypro/\">Synplify Pro</a>, <a href=\"http://www.synplicity.com/products/identify/\">Identify</a></li>\r\n\t\t\t\t\t<li class=\"toplevel\">Xilinx, Inc: <a href=\"http://www.xilinx.com/tools/logic.htm\">ISE Design Suite</a></li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t\t<p></p>\r\n\t\t\t\t<p>For Programming,</p>\r\n\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">C, C-Shell script, Shell script</li>\r\n\t\t\t\t\t<li class=\"toplevel\"><a href=\"http://www-01.ibm.com/software/awdtools/clearcase/\">ClearCase</a>, CVS, SubVersion, Awk, Sed, Perl</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"refs\">References</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 18, 2009</div>\r\n\r\n\t\t\t\t<p></p>\r\n\t\t\t\t<ul>\r\n\t\t\t\t\t<li class=\"toplevel\">Prof. <a href=\"http://eecs.knu.ac.kr/edu02/prof/d1_8.htm\">Pyung Choi</a>, Kyungpook National University, South Korea</li>\r\n\t\t\t\t\t<li class=\"sublevel\">Email: p0choi [at] ee [dot] knu [dot] ac [dot] kr</li>\r\n\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\">Associate Prof. <a href=\"http://www.mju.ac.kr/jwbae/menu/home/index.jsp\">Jongwoo Bae</a>, Myongji University, South Korea</li>\r\n\t\t\t\t\t<li class=\"sublevel\">Email: jwbae [at] myu [dot] ac [dot] kr</li>\r\n\t\t\t\t<p></p>\r\n\t\t\t\t\t<li class=\"toplevel\">Associate Prof. <a href=\"http://professor.kyungwon.ac.kr/main/main.jsp?Forum_seq=13016\">Jinsoo Cho</a>, Kyungwon University, South Korea</li>\r\n\t\t\t\t\t<li class=\"sublevel\">Email: jscho [at] kyungwon [dot] ac [dot] kr</li>\r\n\t\t\t\t</ul>\r\n\r\n\t\t\t</div>\r\n\r\n\t\t\t<div class=\"item\">\r\n\r\n\t\t\t\t<h1 id=\"personal\">Personal Links</h1>\r\n\t\t\t\t<div class=\"descr\">Aug 12, 2009</div>\r\n\r\n\t\t\t\t<p><a href=\"http://picasaweb.google.com/kevinkim06\">Picasa Web Album</a></p>\r\n\t\t\t\t<p><a href=\"http://www.facebook.com/taesu.kim\">Facebook</a></p>\r\n\t\t\t\t<p><a href=\"http://www.cyworld.com/taesu_kim\">Cyworld</a> (Pop-up Window, works well with IE.)</p>\r\n\r\n\t\t\t</div>\r\n\r\n\r\n\r\n\t\t</div>\r\n\r\n\t\t<div class=\"sidenav\">\r\n\r\n\t\t\t<img src=\"img/Taesu_Kim.jpg\" width=\"192\" height=\"289\" title=\"\" alt=\"\"/>\r\n\t\t\t<h1>Go to...</h1>\r\n\t\t\t<ul>\r\n\t\t\t\t<li><a href=\"index.html#aboutme\">About Me</a></li>\r\n\t\t\t\t<li><a href=\"index.html#education\">Education</a></li>\r\n\t\t\t\t<li><a href=\"index.html#research\">Research Interests</a></li>\r\n\t\t\t\t<li><a href=\"index.html#publication\">Publications</a></li>\r\n\t\t\t\t<li><a href=\"index.html#experience\">Industry Experience</a></li>\r\n\t\t\t\t<li><a href=\"index.html#project\">Projects</a></li>\r\n\t\t\t\t<li><a href=\"index.html#tools\">Tools</a></li>\r\n\t\t\t\t<li><a href=\"index.html#refs\">References</a></li>\r\n\t\t\t\t<li><a href=\"index.html#personal\">Personal Links</a></li>\r\n\t\t\t</ul>\r\n\r\n\r\n\r\n\t\t</div>\r\n\t\r\n\t\t<div class=\"clearer\"><span></span></div>\r\n\r\n\t</div>\r\n\r\n\t<div class=\"footer\">\r\n\t\t\r\n\t\t<span class=\"left\">&copy; 2007 <a href=\"index.html\">Website.com</a>. Valid <a href=\"http://jigsaw.w3.org/css-validator/check/referer\">CSS</a> &amp; <a href=\"http://validator.w3.org/check?uri=referer\">XHTML</a></span>\r\n\t\t\r\n\t\t<span class=\"right\"><a href=\"http://templates.arcsin.se/\">Website template</a> by <a href=\"http://arcsin.se/\">Arcsin</a></span>\r\n\r\n\t\t<div class=\"clearer\"><span></span></div>\r\n\r\n\t</div>\r\n\r\n</div>\r\n\r\n\n<!-- Start of StatCounter Code -->\r\n<script type=\"text/javascript\">\r\nvar sc_project=5550233; \r\nvar sc_invisible=0; \r\nvar sc_partition=60; \r\nvar sc_click_stat=1; \r\nvar sc_security=\"6f54b452\"; \r\n</script>\r\n\r\n<script type=\"text/javascript\"\r\nsrc=\"http://www.statcounter.com/counter/counter_xhtml.js\"></script><noscript><div\r\nclass=\"statcounter\"><a title=\"joomla 1.5 statistics\"\r\nclass=\"statcounter\"\r\nhref=\"http://www.statcounter.com/joomla/\"><img\r\nclass=\"statcounter\"\r\nsrc=\"http://c.statcounter.com/5550233/0/6f54b452/0/\"\r\nalt=\"joomla 1.5 statistics\" /></a></div></noscript>\r\n<!-- End of StatCounter Code -->\n</body>\r\n\r\n</html>\r\n", "id": 1839.0}