{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666236623810 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666236623821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:30:23 2022 " "Processing started: Wed Oct 19 22:30:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666236623821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236623821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContadorJKcomb -c ContadorJKcomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContadorJKcomb -c ContadorJKcomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236623821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666236625538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666236625538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffjk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffjk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-arqFFJK " "Found design unit 1: FFJK-arqFFJK" {  } { { "FFJK.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/FFJK.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645542 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "FFJK.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/FFJK.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236645542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorjkcomb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorjkcomb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorJKcomb-arqContJK " "Found design unit 1: ContadorJKcomb-arqContJK" {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645554 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorJKcomb " "Found entity 1: ContadorJKcomb" {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236645554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "combinacional.vhd 2 1 " "Found 2 design units, including 1 entities, in source file combinacional.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 combinacional-arqComb " "Found design unit 1: combinacional-arqComb" {  } { { "combinacional.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/combinacional.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645567 ""} { "Info" "ISGN_ENTITY_NAME" "1 combinacional " "Found entity 1: combinacional" {  } { { "combinacional.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/combinacional.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666236645567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236645567 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContadorJKcomb " "Elaborating entity \"ContadorJKcomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666236645672 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J0 ContadorJKcomb.vhd(11) " "VHDL Signal Declaration warning at ContadorJKcomb.vhd(11): used implicit default value for signal \"J0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666236645678 "|ContadorJKcomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "combinacional combinacional:u1 A:arqcomb " "Elaborating entity \"combinacional\" using architecture \"A:arqcomb\" for hierarchy \"combinacional:u1\"" {  } { { "ContadorJKcomb.vhd" "u1" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 15 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666236645692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "J2 combinacional.vhd(6) " "VHDL Signal Declaration warning at combinacional.vhd(6): used implicit default value for signal \"J2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "combinacional.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/combinacional.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666236645692 "|ContadorJKcomb|combinacional:u1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "K2 combinacional.vhd(7) " "VHDL Signal Declaration warning at combinacional.vhd(7): used implicit default value for signal \"K2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "combinacional.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/combinacional.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1666236645692 "|ContadorJKcomb|combinacional:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFJK FFJK:u2 A:arqffjk " "Elaborating entity \"FFJK\" using architecture \"A:arqffjk\" for hierarchy \"FFJK:u2\"" {  } { { "ContadorJKcomb.vhd" "u2" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666236645706 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666236646302 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q1 VCC " "Pin \"Q1\" is stuck at VCC" {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666236646378 "|ContadorJKcomb|Q1"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q0 GND " "Pin \"Q0\" is stuck at GND" {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1666236646378 "|ContadorJKcomb|Q0"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1666236646378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666236646572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666236646572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ContadorJKcomb.vhd" "" { Text "C:/Users/MiPC/Desktop/VLSI/Tarea13/ContadorJKcomb/ContadorJKcomb.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666236646635 "|ContadorJKcomb|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666236646635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666236646635 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666236646635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666236646635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666236646660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:30:46 2022 " "Processing ended: Wed Oct 19 22:30:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666236646660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666236646660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666236646660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666236646660 ""}
