Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Mon Jun  5 16:36:51 2017
| Host         : ColeIdeapad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PAR_GEN_control_sets_placed.rpt
| Design       : PAR_GEN
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |           16 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               5 |            2 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+------------------+------------------+----------------+
|     Clock Signal    | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+---------------+------------------+------------------+----------------+
|  CLK_DIV/cnt_reg[0] |               |                  |                1 |              2 |
|  FSM//i__n_0        |               |                  |                1 |              3 |
|  CLK_in_IBUF_BUFG   |               |                  |                2 |              4 |
|  CLK_DIV/CLK        |               |                  |                2 |              5 |
|  CLK_DIV/CLK        | SH_REG/Q[0]   | FSM/AR[0]        |                2 |              5 |
|  CLK_DIV/CLK        | FSM/E[0]      |                  |                6 |             16 |
|  CLK_in_IBUF_BUFG   |               | CLK_DIV/tmp_clkf |                8 |             31 |
|  CLK_in_IBUF_BUFG   |               | CLK_DIV/tmp_clks |                8 |             31 |
+---------------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     1 |
| 5      |                     2 |
| 16+    |                     3 |
+--------+-----------------------+


