{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748790693696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748790693696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 22:11:33 2025 " "Processing started: Sun Jun  1 22:11:33 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748790693696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748790693696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748790693696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748790693796 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748790693796 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(92) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(92): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 92 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748790698884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748790698885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748790698885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(24) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(24): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748790698885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(87) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(87): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 87 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748790698885 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(105) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(105): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 105 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748790698885 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_timer_counter " "Elaborating entity \"IP_LCD_timer_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748790698912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(107) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(107): truncated value with size 32 to match size of target (9)" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748790698914 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(151) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(151): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 151 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698915 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(182) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(182): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 182 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698916 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(194) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(194): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 194 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698916 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(208) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(208): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698917 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(260) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(260): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 260 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698918 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(282) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(282): all case item expressions in this case statement are onehot" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 282 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748790698918 "|IP_LCD_timer_counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LCD_RW GND " "Pin \"o_LCD_RW\" is stuck at GND" {  } { { "../../02_rtl/IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/02_rtl/IP_LCD_timer_counter.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748790699328 "|IP_LCD_timer_counter|o_LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748790699328 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748790699390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748790699654 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748790699714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748790699714 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748790699742 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748790699742 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748790699742 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748790699742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "394 " "Peak virtual memory: 394 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748790699746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 22:11:39 2025 " "Processing ended: Sun Jun  1 22:11:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748790699746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748790699746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748790699746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748790699746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748790704678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748790704678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 22:11:44 2025 " "Processing started: Sun Jun  1 22:11:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748790704678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790704678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IP_LCD_timer_counter -c IP_LCD_timer_counter --netlist_type=sgate " "Command: quartus_npp IP_LCD_timer_counter -c IP_LCD_timer_counter --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790704678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1748790704725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748790704740 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 22:11:44 2025 " "Processing ended: Sun Jun  1 22:11:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748790704740 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748790704740 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748790704740 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790704740 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748790707103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748790707103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun  1 22:11:47 2025 " "Processing started: Sun Jun  1 22:11:47 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748790707103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790707103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp IP_LCD_timer_counter -c IP_LCD_timer_counter --netlist_type=sm_process " "Command: quartus_npp IP_LCD_timer_counter -c IP_LCD_timer_counter --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790707103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1748790707146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748790707236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun  1 22:11:47 2025 " "Processing ended: Sun Jun  1 22:11:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748790707236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748790707236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748790707236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1748790707236 ""}
