
sensor_platform.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002db8  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002f88  08002f88  00003f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002fec  08002fec  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002fec  08002fec  00003fec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002ff4  08002ff4  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ff4  08002ff4  00003ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002ff8  08002ff8  00003ff8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08002ffc  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b4  2000005c  08003058  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000210  08003058  00004210  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c93  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bff  00000000  00000000  0000cd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000790  00000000  00000000  0000e920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005ab  00000000  00000000  0000f0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021aaa  00000000  00000000  0000f65b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b83e  00000000  00000000  00031105  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c896d  00000000  00000000  0003c943  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001052b0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002160  00000000  00000000  001052f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00107454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08002f70 	.word	0x08002f70

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	08002f70 	.word	0x08002f70

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <myapp>:
#include <string.h>
#include "usart.h"
#include "print.h"


void myapp(int i){
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(Test_LED_GPIO_Port,Test_LED_Pin);
 80005f4:	2120      	movs	r1, #32
 80005f6:	4807      	ldr	r0, [pc, #28]	@ (8000614 <myapp+0x28>)
 80005f8:	f000 fda1 	bl	800113e <HAL_GPIO_TogglePin>
	HAL_Delay(500);
 80005fc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000600:	f000 fae6 	bl	8000bd0 <HAL_Delay>
	print("this is the %i print\n", i);
 8000604:	6879      	ldr	r1, [r7, #4]
 8000606:	4804      	ldr	r0, [pc, #16]	@ (8000618 <myapp+0x2c>)
 8000608:	f000 f808 	bl	800061c <print>
}
 800060c:	bf00      	nop
 800060e:	3708      	adds	r7, #8
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40020000 	.word	0x40020000
 8000618:	08002f88 	.word	0x08002f88

0800061c <print>:
#include <string.h>


//funksjon med variabler sopm pointer til adressen til variabel textene
void print(char *str, ...)
{
 800061c:	b40f      	push	{r0, r1, r2, r3}
 800061e:	b580      	push	{r7, lr}
 8000620:	b0c2      	sub	sp, #264	@ 0x108
 8000622:	af00      	add	r7, sp, #0
    char buffer[256];
    //type object som holder informasjon om variablene
    va_list variables;
    //mapper starten og slutten av str listen i stacken til variables
    va_start(variables, str);
 8000624:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8000628:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800062c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8000630:	601a      	str	r2, [r3, #0]
    //mapper str texten basert på start og slutten av variables til buffer
    vsnprintf(buffer, 256, str, variables);
 8000632:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8000636:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800063a:	1d38      	adds	r0, r7, #4
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8000642:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000646:	f002 f807 	bl	8002658 <vsniprintf>
    //avslutter slik at vi ikke trenger å bruke extra ressurser
    va_end(variables);

    uint16_t size_of_buffer=strlen(buffer);
 800064a:	1d3b      	adds	r3, r7, #4
 800064c:	4618      	mov	r0, r3
 800064e:	f7ff fddf 	bl	8000210 <strlen>
 8000652:	4603      	mov	r3, r0
 8000654:	f8a7 3106 	strh.w	r3, [r7, #262]	@ 0x106

    //transmitter texten via uart2
    HAL_UART_Transmit(&huart2, (uint8_t *)buffer, size_of_buffer, HAL_MAX_DELAY);
 8000658:	f8b7 2106 	ldrh.w	r2, [r7, #262]	@ 0x106
 800065c:	1d39      	adds	r1, r7, #4
 800065e:	f04f 33ff 	mov.w	r3, #4294967295
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <print+0x5c>)
 8000664:	f001 fc0e 	bl	8001e84 <HAL_UART_Transmit>
}
 8000668:	bf00      	nop
 800066a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800066e:	46bd      	mov	sp, r7
 8000670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000674:	b004      	add	sp, #16
 8000676:	4770      	bx	lr
 8000678:	2000007c 	.word	0x2000007c

0800067c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b08a      	sub	sp, #40	@ 0x28
 8000680:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000682:	f107 0314 	add.w	r3, r7, #20
 8000686:	2200      	movs	r2, #0
 8000688:	601a      	str	r2, [r3, #0]
 800068a:	605a      	str	r2, [r3, #4]
 800068c:	609a      	str	r2, [r3, #8]
 800068e:	60da      	str	r2, [r3, #12]
 8000690:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000692:	2300      	movs	r3, #0
 8000694:	613b      	str	r3, [r7, #16]
 8000696:	4b2d      	ldr	r3, [pc, #180]	@ (800074c <MX_GPIO_Init+0xd0>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	4a2c      	ldr	r2, [pc, #176]	@ (800074c <MX_GPIO_Init+0xd0>)
 800069c:	f043 0304 	orr.w	r3, r3, #4
 80006a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a2:	4b2a      	ldr	r3, [pc, #168]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	f003 0304 	and.w	r3, r3, #4
 80006aa:	613b      	str	r3, [r7, #16]
 80006ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	60fb      	str	r3, [r7, #12]
 80006b2:	4b26      	ldr	r3, [pc, #152]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	4a25      	ldr	r2, [pc, #148]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80006bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006be:	4b23      	ldr	r3, [pc, #140]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	60bb      	str	r3, [r7, #8]
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006d4:	f043 0301 	orr.w	r3, r3, #1
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b1c      	ldr	r3, [pc, #112]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	60bb      	str	r3, [r7, #8]
 80006e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	607b      	str	r3, [r7, #4]
 80006ea:	4b18      	ldr	r3, [pc, #96]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a17      	ldr	r2, [pc, #92]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006f0:	f043 0302 	orr.w	r3, r3, #2
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f6:	4b15      	ldr	r3, [pc, #84]	@ (800074c <MX_GPIO_Init+0xd0>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0302 	and.w	r3, r3, #2
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Test_LED_GPIO_Port, Test_LED_Pin, GPIO_PIN_RESET);
 8000702:	2200      	movs	r2, #0
 8000704:	2120      	movs	r1, #32
 8000706:	4812      	ldr	r0, [pc, #72]	@ (8000750 <MX_GPIO_Init+0xd4>)
 8000708:	f000 fd00 	bl	800110c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800070c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000710:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000712:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000716:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000718:	2300      	movs	r3, #0
 800071a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800071c:	f107 0314 	add.w	r3, r7, #20
 8000720:	4619      	mov	r1, r3
 8000722:	480c      	ldr	r0, [pc, #48]	@ (8000754 <MX_GPIO_Init+0xd8>)
 8000724:	f000 fb5e 	bl	8000de4 <HAL_GPIO_Init>

  /*Configure GPIO pin : Test_LED_Pin */
  GPIO_InitStruct.Pin = Test_LED_Pin;
 8000728:	2320      	movs	r3, #32
 800072a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800072c:	2301      	movs	r3, #1
 800072e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000730:	2301      	movs	r3, #1
 8000732:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000734:	2300      	movs	r3, #0
 8000736:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Test_LED_GPIO_Port, &GPIO_InitStruct);
 8000738:	f107 0314 	add.w	r3, r7, #20
 800073c:	4619      	mov	r1, r3
 800073e:	4804      	ldr	r0, [pc, #16]	@ (8000750 <MX_GPIO_Init+0xd4>)
 8000740:	f000 fb50 	bl	8000de4 <HAL_GPIO_Init>

}
 8000744:	bf00      	nop
 8000746:	3728      	adds	r7, #40	@ 0x28
 8000748:	46bd      	mov	sp, r7
 800074a:	bd80      	pop	{r7, pc}
 800074c:	40023800 	.word	0x40023800
 8000750:	40020000 	.word	0x40020000
 8000754:	40020800 	.word	0x40020800

08000758 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800075e:	f000 f9c5 	bl	8000aec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000762:	f000 f80f 	bl	8000784 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000766:	f7ff ff89 	bl	800067c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800076a:	f000 f923 	bl	80009b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  int i=0;
 800076e:	2300      	movs	r3, #0
 8000770:	607b      	str	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  i+=1;
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	3301      	adds	r3, #1
 8000776:	607b      	str	r3, [r7, #4]
	  myapp(i);
 8000778:	6878      	ldr	r0, [r7, #4]
 800077a:	f7ff ff37 	bl	80005ec <myapp>
	  i+=1;
 800077e:	bf00      	nop
 8000780:	e7f7      	b.n	8000772 <main+0x1a>
	...

08000784 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b094      	sub	sp, #80	@ 0x50
 8000788:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800078a:	f107 031c 	add.w	r3, r7, #28
 800078e:	2234      	movs	r2, #52	@ 0x34
 8000790:	2100      	movs	r1, #0
 8000792:	4618      	mov	r0, r3
 8000794:	f001 ff6e 	bl	8002674 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000798:	f107 0308 	add.w	r3, r7, #8
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
 80007a6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
 80007ac:	4b2c      	ldr	r3, [pc, #176]	@ (8000860 <SystemClock_Config+0xdc>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007b0:	4a2b      	ldr	r2, [pc, #172]	@ (8000860 <SystemClock_Config+0xdc>)
 80007b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007b8:	4b29      	ldr	r3, [pc, #164]	@ (8000860 <SystemClock_Config+0xdc>)
 80007ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007c0:	607b      	str	r3, [r7, #4]
 80007c2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007c4:	2300      	movs	r3, #0
 80007c6:	603b      	str	r3, [r7, #0]
 80007c8:	4b26      	ldr	r3, [pc, #152]	@ (8000864 <SystemClock_Config+0xe0>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a25      	ldr	r2, [pc, #148]	@ (8000864 <SystemClock_Config+0xe0>)
 80007ce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007d2:	6013      	str	r3, [r2, #0]
 80007d4:	4b23      	ldr	r3, [pc, #140]	@ (8000864 <SystemClock_Config+0xe0>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007dc:	603b      	str	r3, [r7, #0]
 80007de:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007e0:	2302      	movs	r3, #2
 80007e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007e4:	2301      	movs	r3, #1
 80007e6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007e8:	2310      	movs	r3, #16
 80007ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007ec:	2302      	movs	r3, #2
 80007ee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007f0:	2300      	movs	r3, #0
 80007f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80007f4:	2308      	movs	r3, #8
 80007f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007f8:	23b4      	movs	r3, #180	@ 0xb4
 80007fa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007fc:	2302      	movs	r3, #2
 80007fe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000800:	2302      	movs	r3, #2
 8000802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000804:	2302      	movs	r3, #2
 8000806:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4618      	mov	r0, r3
 800080e:	f001 f84b 	bl	80018a8 <HAL_RCC_OscConfig>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000818:	f000 f826 	bl	8000868 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800081c:	f000 fcaa 	bl	8001174 <HAL_PWREx_EnableOverDrive>
 8000820:	4603      	mov	r3, r0
 8000822:	2b00      	cmp	r3, #0
 8000824:	d001      	beq.n	800082a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8000826:	f000 f81f 	bl	8000868 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800082a:	230f      	movs	r3, #15
 800082c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800082e:	2302      	movs	r3, #2
 8000830:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000832:	2300      	movs	r3, #0
 8000834:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000836:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800083a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800083c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000840:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000842:	f107 0308 	add.w	r3, r7, #8
 8000846:	2105      	movs	r1, #5
 8000848:	4618      	mov	r0, r3
 800084a:	f000 fce3 	bl	8001214 <HAL_RCC_ClockConfig>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000854:	f000 f808 	bl	8000868 <Error_Handler>
  }
}
 8000858:	bf00      	nop
 800085a:	3750      	adds	r7, #80	@ 0x50
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	40023800 	.word	0x40023800
 8000864:	40007000 	.word	0x40007000

08000868 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086c:	b672      	cpsid	i
}
 800086e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <Error_Handler+0x8>

08000874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	607b      	str	r3, [r7, #4]
 800087e:	4b10      	ldr	r3, [pc, #64]	@ (80008c0 <HAL_MspInit+0x4c>)
 8000880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000882:	4a0f      	ldr	r2, [pc, #60]	@ (80008c0 <HAL_MspInit+0x4c>)
 8000884:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000888:	6453      	str	r3, [r2, #68]	@ 0x44
 800088a:	4b0d      	ldr	r3, [pc, #52]	@ (80008c0 <HAL_MspInit+0x4c>)
 800088c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800088e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	603b      	str	r3, [r7, #0]
 800089a:	4b09      	ldr	r3, [pc, #36]	@ (80008c0 <HAL_MspInit+0x4c>)
 800089c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800089e:	4a08      	ldr	r2, [pc, #32]	@ (80008c0 <HAL_MspInit+0x4c>)
 80008a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80008a6:	4b06      	ldr	r3, [pc, #24]	@ (80008c0 <HAL_MspInit+0x4c>)
 80008a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ae:	603b      	str	r3, [r7, #0]
 80008b0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008b2:	2007      	movs	r0, #7
 80008b4:	f000 fa62 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008b8:	bf00      	nop
 80008ba:	3708      	adds	r7, #8
 80008bc:	46bd      	mov	sp, r7
 80008be:	bd80      	pop	{r7, pc}
 80008c0:	40023800 	.word	0x40023800

080008c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <NMI_Handler+0x4>

080008cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <HardFault_Handler+0x4>

080008d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <MemManage_Handler+0x4>

080008dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <BusFault_Handler+0x4>

080008e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e8:	bf00      	nop
 80008ea:	e7fd      	b.n	80008e8 <UsageFault_Handler+0x4>

080008ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008f0:	bf00      	nop
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr

080008fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008fe:	bf00      	nop
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr

08000908 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000914:	4770      	bx	lr

08000916 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800091a:	f000 f939 	bl	8000b90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800091e:	bf00      	nop
 8000920:	bd80      	pop	{r7, pc}
	...

08000924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b086      	sub	sp, #24
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800092c:	4a14      	ldr	r2, [pc, #80]	@ (8000980 <_sbrk+0x5c>)
 800092e:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <_sbrk+0x60>)
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000938:	4b13      	ldr	r3, [pc, #76]	@ (8000988 <_sbrk+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	2b00      	cmp	r3, #0
 800093e:	d102      	bne.n	8000946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000940:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <_sbrk+0x64>)
 8000942:	4a12      	ldr	r2, [pc, #72]	@ (800098c <_sbrk+0x68>)
 8000944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000946:	4b10      	ldr	r3, [pc, #64]	@ (8000988 <_sbrk+0x64>)
 8000948:	681a      	ldr	r2, [r3, #0]
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4413      	add	r3, r2
 800094e:	693a      	ldr	r2, [r7, #16]
 8000950:	429a      	cmp	r2, r3
 8000952:	d207      	bcs.n	8000964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000954:	f001 fe96 	bl	8002684 <__errno>
 8000958:	4603      	mov	r3, r0
 800095a:	220c      	movs	r2, #12
 800095c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800095e:	f04f 33ff 	mov.w	r3, #4294967295
 8000962:	e009      	b.n	8000978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000964:	4b08      	ldr	r3, [pc, #32]	@ (8000988 <_sbrk+0x64>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800096a:	4b07      	ldr	r3, [pc, #28]	@ (8000988 <_sbrk+0x64>)
 800096c:	681a      	ldr	r2, [r3, #0]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	4413      	add	r3, r2
 8000972:	4a05      	ldr	r2, [pc, #20]	@ (8000988 <_sbrk+0x64>)
 8000974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000976:	68fb      	ldr	r3, [r7, #12]
}
 8000978:	4618      	mov	r0, r3
 800097a:	3718      	adds	r7, #24
 800097c:	46bd      	mov	sp, r7
 800097e:	bd80      	pop	{r7, pc}
 8000980:	20020000 	.word	0x20020000
 8000984:	00000400 	.word	0x00000400
 8000988:	20000078 	.word	0x20000078
 800098c:	20000210 	.word	0x20000210

08000990 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <SystemInit+0x20>)
 8000996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800099a:	4a05      	ldr	r2, [pc, #20]	@ (80009b0 <SystemInit+0x20>)
 800099c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80009a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a4:	bf00      	nop
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	e000ed00 	.word	0xe000ed00

080009b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009b8:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009ba:	4a12      	ldr	r2, [pc, #72]	@ (8000a04 <MX_USART2_UART_Init+0x50>)
 80009bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009be:	4b10      	ldr	r3, [pc, #64]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009d8:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009da:	220c      	movs	r2, #12
 80009dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009e4:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ea:	4805      	ldr	r0, [pc, #20]	@ (8000a00 <MX_USART2_UART_Init+0x4c>)
 80009ec:	f001 f9fa 	bl	8001de4 <HAL_UART_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80009f6:	f7ff ff37 	bl	8000868 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	2000007c 	.word	0x2000007c
 8000a04:	40004400 	.word	0x40004400

08000a08 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b08a      	sub	sp, #40	@ 0x28
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	2200      	movs	r2, #0
 8000a16:	601a      	str	r2, [r3, #0]
 8000a18:	605a      	str	r2, [r3, #4]
 8000a1a:	609a      	str	r2, [r3, #8]
 8000a1c:	60da      	str	r2, [r3, #12]
 8000a1e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	4a19      	ldr	r2, [pc, #100]	@ (8000a8c <HAL_UART_MspInit+0x84>)
 8000a26:	4293      	cmp	r3, r2
 8000a28:	d12b      	bne.n	8000a82 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
 8000a2e:	4b18      	ldr	r3, [pc, #96]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a32:	4a17      	ldr	r2, [pc, #92]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a38:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a3a:	4b15      	ldr	r3, [pc, #84]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a3e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a42:	613b      	str	r3, [r7, #16]
 8000a44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b11      	ldr	r3, [pc, #68]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a4e:	4a10      	ldr	r2, [pc, #64]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a50:	f043 0301 	orr.w	r3, r3, #1
 8000a54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a56:	4b0e      	ldr	r3, [pc, #56]	@ (8000a90 <HAL_UART_MspInit+0x88>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f003 0301 	and.w	r3, r3, #1
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|GPIO_PIN_3;
 8000a62:	230c      	movs	r3, #12
 8000a64:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a66:	2302      	movs	r3, #2
 8000a68:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a6e:	2303      	movs	r3, #3
 8000a70:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a72:	2307      	movs	r3, #7
 8000a74:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a76:	f107 0314 	add.w	r3, r7, #20
 8000a7a:	4619      	mov	r1, r3
 8000a7c:	4805      	ldr	r0, [pc, #20]	@ (8000a94 <HAL_UART_MspInit+0x8c>)
 8000a7e:	f000 f9b1 	bl	8000de4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000a82:	bf00      	nop
 8000a84:	3728      	adds	r7, #40	@ 0x28
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40004400 	.word	0x40004400
 8000a90:	40023800 	.word	0x40023800
 8000a94:	40020000 	.word	0x40020000

08000a98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000a98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ad0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000a9c:	f7ff ff78 	bl	8000990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aa0:	480c      	ldr	r0, [pc, #48]	@ (8000ad4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000aa2:	490d      	ldr	r1, [pc, #52]	@ (8000ad8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000aa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000adc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000aa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000aa8:	e002      	b.n	8000ab0 <LoopCopyDataInit>

08000aaa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000aaa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aae:	3304      	adds	r3, #4

08000ab0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ab0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ab2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ab4:	d3f9      	bcc.n	8000aaa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ab6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ae0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ab8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ae4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000aba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000abc:	e001      	b.n	8000ac2 <LoopFillZerobss>

08000abe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000abe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ac0:	3204      	adds	r2, #4

08000ac2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ac2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ac4:	d3fb      	bcc.n	8000abe <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000ac6:	f001 fde3 	bl	8002690 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aca:	f7ff fe45 	bl	8000758 <main>
  bx  lr    
 8000ace:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000ad0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ad4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ad8:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000adc:	08002ffc 	.word	0x08002ffc
  ldr r2, =_sbss
 8000ae0:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000ae4:	20000210 	.word	0x20000210

08000ae8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ae8:	e7fe      	b.n	8000ae8 <ADC_IRQHandler>
	...

08000aec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000af0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b2c <HAL_Init+0x40>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b2c <HAL_Init+0x40>)
 8000af6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000afa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000afc:	4b0b      	ldr	r3, [pc, #44]	@ (8000b2c <HAL_Init+0x40>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a0a      	ldr	r2, [pc, #40]	@ (8000b2c <HAL_Init+0x40>)
 8000b02:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b08:	4b08      	ldr	r3, [pc, #32]	@ (8000b2c <HAL_Init+0x40>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a07      	ldr	r2, [pc, #28]	@ (8000b2c <HAL_Init+0x40>)
 8000b0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b14:	2003      	movs	r0, #3
 8000b16:	f000 f931 	bl	8000d7c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b1a:	2000      	movs	r0, #0
 8000b1c:	f000 f808 	bl	8000b30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b20:	f7ff fea8 	bl	8000874 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023c00 	.word	0x40023c00

08000b30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b38:	4b12      	ldr	r3, [pc, #72]	@ (8000b84 <HAL_InitTick+0x54>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b12      	ldr	r3, [pc, #72]	@ (8000b88 <HAL_InitTick+0x58>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4619      	mov	r1, r3
 8000b42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f000 f93b 	bl	8000dca <HAL_SYSTICK_Config>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	e00e      	b.n	8000b7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2b0f      	cmp	r3, #15
 8000b62:	d80a      	bhi.n	8000b7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b64:	2200      	movs	r2, #0
 8000b66:	6879      	ldr	r1, [r7, #4]
 8000b68:	f04f 30ff 	mov.w	r0, #4294967295
 8000b6c:	f000 f911 	bl	8000d92 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b70:	4a06      	ldr	r2, [pc, #24]	@ (8000b8c <HAL_InitTick+0x5c>)
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b76:	2300      	movs	r3, #0
 8000b78:	e000      	b.n	8000b7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b7a:	2301      	movs	r3, #1
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	3708      	adds	r7, #8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	20000000 	.word	0x20000000
 8000b88:	20000008 	.word	0x20000008
 8000b8c:	20000004 	.word	0x20000004

08000b90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b94:	4b06      	ldr	r3, [pc, #24]	@ (8000bb0 <HAL_IncTick+0x20>)
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	4b06      	ldr	r3, [pc, #24]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	4413      	add	r3, r2
 8000ba0:	4a04      	ldr	r2, [pc, #16]	@ (8000bb4 <HAL_IncTick+0x24>)
 8000ba2:	6013      	str	r3, [r2, #0]
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000008 	.word	0x20000008
 8000bb4:	200000c4 	.word	0x200000c4

08000bb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  return uwTick;
 8000bbc:	4b03      	ldr	r3, [pc, #12]	@ (8000bcc <HAL_GetTick+0x14>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
}
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop
 8000bcc:	200000c4 	.word	0x200000c4

08000bd0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b084      	sub	sp, #16
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bd8:	f7ff ffee 	bl	8000bb8 <HAL_GetTick>
 8000bdc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000be2:	68fb      	ldr	r3, [r7, #12]
 8000be4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000be8:	d005      	beq.n	8000bf6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bea:	4b0a      	ldr	r3, [pc, #40]	@ (8000c14 <HAL_Delay+0x44>)
 8000bec:	781b      	ldrb	r3, [r3, #0]
 8000bee:	461a      	mov	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	4413      	add	r3, r2
 8000bf4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000bf6:	bf00      	nop
 8000bf8:	f7ff ffde 	bl	8000bb8 <HAL_GetTick>
 8000bfc:	4602      	mov	r2, r0
 8000bfe:	68bb      	ldr	r3, [r7, #8]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	68fa      	ldr	r2, [r7, #12]
 8000c04:	429a      	cmp	r2, r3
 8000c06:	d8f7      	bhi.n	8000bf8 <HAL_Delay+0x28>
  {
  }
}
 8000c08:	bf00      	nop
 8000c0a:	bf00      	nop
 8000c0c:	3710      	adds	r7, #16
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	20000008 	.word	0x20000008

08000c18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b085      	sub	sp, #20
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	f003 0307 	and.w	r3, r3, #7
 8000c26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c28:	4b0c      	ldr	r3, [pc, #48]	@ (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c2e:	68ba      	ldr	r2, [r7, #8]
 8000c30:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c34:	4013      	ands	r3, r2
 8000c36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c40:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c4a:	4a04      	ldr	r2, [pc, #16]	@ (8000c5c <__NVIC_SetPriorityGrouping+0x44>)
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	60d3      	str	r3, [r2, #12]
}
 8000c50:	bf00      	nop
 8000c52:	3714      	adds	r7, #20
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr
 8000c5c:	e000ed00 	.word	0xe000ed00

08000c60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c64:	4b04      	ldr	r3, [pc, #16]	@ (8000c78 <__NVIC_GetPriorityGrouping+0x18>)
 8000c66:	68db      	ldr	r3, [r3, #12]
 8000c68:	0a1b      	lsrs	r3, r3, #8
 8000c6a:	f003 0307 	and.w	r3, r3, #7
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	46bd      	mov	sp, r7
 8000c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c76:	4770      	bx	lr
 8000c78:	e000ed00 	.word	0xe000ed00

08000c7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	4603      	mov	r3, r0
 8000c84:	6039      	str	r1, [r7, #0]
 8000c86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	db0a      	blt.n	8000ca6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	b2da      	uxtb	r2, r3
 8000c94:	490c      	ldr	r1, [pc, #48]	@ (8000cc8 <__NVIC_SetPriority+0x4c>)
 8000c96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9a:	0112      	lsls	r2, r2, #4
 8000c9c:	b2d2      	uxtb	r2, r2
 8000c9e:	440b      	add	r3, r1
 8000ca0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ca4:	e00a      	b.n	8000cbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	b2da      	uxtb	r2, r3
 8000caa:	4908      	ldr	r1, [pc, #32]	@ (8000ccc <__NVIC_SetPriority+0x50>)
 8000cac:	79fb      	ldrb	r3, [r7, #7]
 8000cae:	f003 030f 	and.w	r3, r3, #15
 8000cb2:	3b04      	subs	r3, #4
 8000cb4:	0112      	lsls	r2, r2, #4
 8000cb6:	b2d2      	uxtb	r2, r2
 8000cb8:	440b      	add	r3, r1
 8000cba:	761a      	strb	r2, [r3, #24]
}
 8000cbc:	bf00      	nop
 8000cbe:	370c      	adds	r7, #12
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc6:	4770      	bx	lr
 8000cc8:	e000e100 	.word	0xe000e100
 8000ccc:	e000ed00 	.word	0xe000ed00

08000cd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b089      	sub	sp, #36	@ 0x24
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	60f8      	str	r0, [r7, #12]
 8000cd8:	60b9      	str	r1, [r7, #8]
 8000cda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	f003 0307 	and.w	r3, r3, #7
 8000ce2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ce4:	69fb      	ldr	r3, [r7, #28]
 8000ce6:	f1c3 0307 	rsb	r3, r3, #7
 8000cea:	2b04      	cmp	r3, #4
 8000cec:	bf28      	it	cs
 8000cee:	2304      	movcs	r3, #4
 8000cf0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	3304      	adds	r3, #4
 8000cf6:	2b06      	cmp	r3, #6
 8000cf8:	d902      	bls.n	8000d00 <NVIC_EncodePriority+0x30>
 8000cfa:	69fb      	ldr	r3, [r7, #28]
 8000cfc:	3b03      	subs	r3, #3
 8000cfe:	e000      	b.n	8000d02 <NVIC_EncodePriority+0x32>
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d04:	f04f 32ff 	mov.w	r2, #4294967295
 8000d08:	69bb      	ldr	r3, [r7, #24]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	401a      	ands	r2, r3
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d18:	f04f 31ff 	mov.w	r1, #4294967295
 8000d1c:	697b      	ldr	r3, [r7, #20]
 8000d1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d22:	43d9      	mvns	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d28:	4313      	orrs	r3, r2
         );
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3724      	adds	r7, #36	@ 0x24
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
	...

08000d38 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	3b01      	subs	r3, #1
 8000d44:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d48:	d301      	bcc.n	8000d4e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e00f      	b.n	8000d6e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d4e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d78 <SysTick_Config+0x40>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	3b01      	subs	r3, #1
 8000d54:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d56:	210f      	movs	r1, #15
 8000d58:	f04f 30ff 	mov.w	r0, #4294967295
 8000d5c:	f7ff ff8e 	bl	8000c7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d60:	4b05      	ldr	r3, [pc, #20]	@ (8000d78 <SysTick_Config+0x40>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d66:	4b04      	ldr	r3, [pc, #16]	@ (8000d78 <SysTick_Config+0x40>)
 8000d68:	2207      	movs	r2, #7
 8000d6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d6c:	2300      	movs	r3, #0
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	e000e010 	.word	0xe000e010

08000d7c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f7ff ff47 	bl	8000c18 <__NVIC_SetPriorityGrouping>
}
 8000d8a:	bf00      	nop
 8000d8c:	3708      	adds	r7, #8
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}

08000d92 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d92:	b580      	push	{r7, lr}
 8000d94:	b086      	sub	sp, #24
 8000d96:	af00      	add	r7, sp, #0
 8000d98:	4603      	mov	r3, r0
 8000d9a:	60b9      	str	r1, [r7, #8]
 8000d9c:	607a      	str	r2, [r7, #4]
 8000d9e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000da4:	f7ff ff5c 	bl	8000c60 <__NVIC_GetPriorityGrouping>
 8000da8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000daa:	687a      	ldr	r2, [r7, #4]
 8000dac:	68b9      	ldr	r1, [r7, #8]
 8000dae:	6978      	ldr	r0, [r7, #20]
 8000db0:	f7ff ff8e 	bl	8000cd0 <NVIC_EncodePriority>
 8000db4:	4602      	mov	r2, r0
 8000db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dba:	4611      	mov	r1, r2
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	f7ff ff5d 	bl	8000c7c <__NVIC_SetPriority>
}
 8000dc2:	bf00      	nop
 8000dc4:	3718      	adds	r7, #24
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}

08000dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b082      	sub	sp, #8
 8000dce:	af00      	add	r7, sp, #0
 8000dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dd2:	6878      	ldr	r0, [r7, #4]
 8000dd4:	f7ff ffb0 	bl	8000d38 <SysTick_Config>
 8000dd8:	4603      	mov	r3, r0
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
	...

08000de4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b089      	sub	sp, #36	@ 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dee:	2300      	movs	r3, #0
 8000df0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000df2:	2300      	movs	r3, #0
 8000df4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	61fb      	str	r3, [r7, #28]
 8000dfe:	e165      	b.n	80010cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e00:	2201      	movs	r2, #1
 8000e02:	69fb      	ldr	r3, [r7, #28]
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	697a      	ldr	r2, [r7, #20]
 8000e10:	4013      	ands	r3, r2
 8000e12:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e14:	693a      	ldr	r2, [r7, #16]
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	f040 8154 	bne.w	80010c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	f003 0303 	and.w	r3, r3, #3
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d005      	beq.n	8000e36 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d130      	bne.n	8000e98 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	689b      	ldr	r3, [r3, #8]
 8000e3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e3c:	69fb      	ldr	r3, [r7, #28]
 8000e3e:	005b      	lsls	r3, r3, #1
 8000e40:	2203      	movs	r2, #3
 8000e42:	fa02 f303 	lsl.w	r3, r2, r3
 8000e46:	43db      	mvns	r3, r3
 8000e48:	69ba      	ldr	r2, [r7, #24]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	68da      	ldr	r2, [r3, #12]
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	005b      	lsls	r3, r3, #1
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	69ba      	ldr	r2, [r7, #24]
 8000e5c:	4313      	orrs	r3, r2
 8000e5e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	69ba      	ldr	r2, [r7, #24]
 8000e64:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	69fb      	ldr	r3, [r7, #28]
 8000e70:	fa02 f303 	lsl.w	r3, r2, r3
 8000e74:	43db      	mvns	r3, r3
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	4013      	ands	r3, r2
 8000e7a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	685b      	ldr	r3, [r3, #4]
 8000e80:	091b      	lsrs	r3, r3, #4
 8000e82:	f003 0201 	and.w	r2, r3, #1
 8000e86:	69fb      	ldr	r3, [r7, #28]
 8000e88:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4313      	orrs	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	69ba      	ldr	r2, [r7, #24]
 8000e96:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f003 0303 	and.w	r3, r3, #3
 8000ea0:	2b03      	cmp	r3, #3
 8000ea2:	d017      	beq.n	8000ed4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	68db      	ldr	r3, [r3, #12]
 8000ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	2203      	movs	r2, #3
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	43db      	mvns	r3, r3
 8000eb6:	69ba      	ldr	r2, [r7, #24]
 8000eb8:	4013      	ands	r3, r2
 8000eba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	689a      	ldr	r2, [r3, #8]
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	005b      	lsls	r3, r3, #1
 8000ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec8:	69ba      	ldr	r2, [r7, #24]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ed4:	683b      	ldr	r3, [r7, #0]
 8000ed6:	685b      	ldr	r3, [r3, #4]
 8000ed8:	f003 0303 	and.w	r3, r3, #3
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d123      	bne.n	8000f28 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000ee0:	69fb      	ldr	r3, [r7, #28]
 8000ee2:	08da      	lsrs	r2, r3, #3
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	3208      	adds	r2, #8
 8000ee8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	f003 0307 	and.w	r3, r3, #7
 8000ef4:	009b      	lsls	r3, r3, #2
 8000ef6:	220f      	movs	r2, #15
 8000ef8:	fa02 f303 	lsl.w	r3, r2, r3
 8000efc:	43db      	mvns	r3, r3
 8000efe:	69ba      	ldr	r2, [r7, #24]
 8000f00:	4013      	ands	r3, r2
 8000f02:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f04:	683b      	ldr	r3, [r7, #0]
 8000f06:	691a      	ldr	r2, [r3, #16]
 8000f08:	69fb      	ldr	r3, [r7, #28]
 8000f0a:	f003 0307 	and.w	r3, r3, #7
 8000f0e:	009b      	lsls	r3, r3, #2
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	69ba      	ldr	r2, [r7, #24]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f1a:	69fb      	ldr	r3, [r7, #28]
 8000f1c:	08da      	lsrs	r2, r3, #3
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	3208      	adds	r2, #8
 8000f22:	69b9      	ldr	r1, [r7, #24]
 8000f24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	005b      	lsls	r3, r3, #1
 8000f32:	2203      	movs	r2, #3
 8000f34:	fa02 f303 	lsl.w	r3, r2, r3
 8000f38:	43db      	mvns	r3, r3
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	4013      	ands	r3, r2
 8000f3e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 0203 	and.w	r2, r3, #3
 8000f48:	69fb      	ldr	r3, [r7, #28]
 8000f4a:	005b      	lsls	r3, r3, #1
 8000f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f50:	69ba      	ldr	r2, [r7, #24]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	69ba      	ldr	r2, [r7, #24]
 8000f5a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	f000 80ae 	beq.w	80010c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f6a:	2300      	movs	r3, #0
 8000f6c:	60fb      	str	r3, [r7, #12]
 8000f6e:	4b5d      	ldr	r3, [pc, #372]	@ (80010e4 <HAL_GPIO_Init+0x300>)
 8000f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f72:	4a5c      	ldr	r2, [pc, #368]	@ (80010e4 <HAL_GPIO_Init+0x300>)
 8000f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f78:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f7a:	4b5a      	ldr	r3, [pc, #360]	@ (80010e4 <HAL_GPIO_Init+0x300>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f82:	60fb      	str	r3, [r7, #12]
 8000f84:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f86:	4a58      	ldr	r2, [pc, #352]	@ (80010e8 <HAL_GPIO_Init+0x304>)
 8000f88:	69fb      	ldr	r3, [r7, #28]
 8000f8a:	089b      	lsrs	r3, r3, #2
 8000f8c:	3302      	adds	r3, #2
 8000f8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	f003 0303 	and.w	r3, r3, #3
 8000f9a:	009b      	lsls	r3, r3, #2
 8000f9c:	220f      	movs	r2, #15
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	4a4f      	ldr	r2, [pc, #316]	@ (80010ec <HAL_GPIO_Init+0x308>)
 8000fae:	4293      	cmp	r3, r2
 8000fb0:	d025      	beq.n	8000ffe <HAL_GPIO_Init+0x21a>
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	4a4e      	ldr	r2, [pc, #312]	@ (80010f0 <HAL_GPIO_Init+0x30c>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d01f      	beq.n	8000ffa <HAL_GPIO_Init+0x216>
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	4a4d      	ldr	r2, [pc, #308]	@ (80010f4 <HAL_GPIO_Init+0x310>)
 8000fbe:	4293      	cmp	r3, r2
 8000fc0:	d019      	beq.n	8000ff6 <HAL_GPIO_Init+0x212>
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	4a4c      	ldr	r2, [pc, #304]	@ (80010f8 <HAL_GPIO_Init+0x314>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d013      	beq.n	8000ff2 <HAL_GPIO_Init+0x20e>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	4a4b      	ldr	r2, [pc, #300]	@ (80010fc <HAL_GPIO_Init+0x318>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d00d      	beq.n	8000fee <HAL_GPIO_Init+0x20a>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	4a4a      	ldr	r2, [pc, #296]	@ (8001100 <HAL_GPIO_Init+0x31c>)
 8000fd6:	4293      	cmp	r3, r2
 8000fd8:	d007      	beq.n	8000fea <HAL_GPIO_Init+0x206>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	4a49      	ldr	r2, [pc, #292]	@ (8001104 <HAL_GPIO_Init+0x320>)
 8000fde:	4293      	cmp	r3, r2
 8000fe0:	d101      	bne.n	8000fe6 <HAL_GPIO_Init+0x202>
 8000fe2:	2306      	movs	r3, #6
 8000fe4:	e00c      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000fe6:	2307      	movs	r3, #7
 8000fe8:	e00a      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000fea:	2305      	movs	r3, #5
 8000fec:	e008      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000fee:	2304      	movs	r3, #4
 8000ff0:	e006      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000ff2:	2303      	movs	r3, #3
 8000ff4:	e004      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000ff6:	2302      	movs	r3, #2
 8000ff8:	e002      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e000      	b.n	8001000 <HAL_GPIO_Init+0x21c>
 8000ffe:	2300      	movs	r3, #0
 8001000:	69fa      	ldr	r2, [r7, #28]
 8001002:	f002 0203 	and.w	r2, r2, #3
 8001006:	0092      	lsls	r2, r2, #2
 8001008:	4093      	lsls	r3, r2
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4313      	orrs	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001010:	4935      	ldr	r1, [pc, #212]	@ (80010e8 <HAL_GPIO_Init+0x304>)
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	089b      	lsrs	r3, r3, #2
 8001016:	3302      	adds	r3, #2
 8001018:	69ba      	ldr	r2, [r7, #24]
 800101a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800101e:	4b3a      	ldr	r3, [pc, #232]	@ (8001108 <HAL_GPIO_Init+0x324>)
 8001020:	689b      	ldr	r3, [r3, #8]
 8001022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	43db      	mvns	r3, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4013      	ands	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	685b      	ldr	r3, [r3, #4]
 8001032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001036:	2b00      	cmp	r3, #0
 8001038:	d003      	beq.n	8001042 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800103a:	69ba      	ldr	r2, [r7, #24]
 800103c:	693b      	ldr	r3, [r7, #16]
 800103e:	4313      	orrs	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001042:	4a31      	ldr	r2, [pc, #196]	@ (8001108 <HAL_GPIO_Init+0x324>)
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001048:	4b2f      	ldr	r3, [pc, #188]	@ (8001108 <HAL_GPIO_Init+0x324>)
 800104a:	68db      	ldr	r3, [r3, #12]
 800104c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	43db      	mvns	r3, r3
 8001052:	69ba      	ldr	r2, [r7, #24]
 8001054:	4013      	ands	r3, r2
 8001056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d003      	beq.n	800106c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001064:	69ba      	ldr	r2, [r7, #24]
 8001066:	693b      	ldr	r3, [r7, #16]
 8001068:	4313      	orrs	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800106c:	4a26      	ldr	r2, [pc, #152]	@ (8001108 <HAL_GPIO_Init+0x324>)
 800106e:	69bb      	ldr	r3, [r7, #24]
 8001070:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001072:	4b25      	ldr	r3, [pc, #148]	@ (8001108 <HAL_GPIO_Init+0x324>)
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001078:	693b      	ldr	r3, [r7, #16]
 800107a:	43db      	mvns	r3, r3
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	4013      	ands	r3, r2
 8001080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	685b      	ldr	r3, [r3, #4]
 8001086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800108a:	2b00      	cmp	r3, #0
 800108c:	d003      	beq.n	8001096 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800108e:	69ba      	ldr	r2, [r7, #24]
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	4313      	orrs	r3, r2
 8001094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001096:	4a1c      	ldr	r2, [pc, #112]	@ (8001108 <HAL_GPIO_Init+0x324>)
 8001098:	69bb      	ldr	r3, [r7, #24]
 800109a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800109c:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <HAL_GPIO_Init+0x324>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d003      	beq.n	80010c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80010c0:	4a11      	ldr	r2, [pc, #68]	@ (8001108 <HAL_GPIO_Init+0x324>)
 80010c2:	69bb      	ldr	r3, [r7, #24]
 80010c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	3301      	adds	r3, #1
 80010ca:	61fb      	str	r3, [r7, #28]
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	2b0f      	cmp	r3, #15
 80010d0:	f67f ae96 	bls.w	8000e00 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010d4:	bf00      	nop
 80010d6:	bf00      	nop
 80010d8:	3724      	adds	r7, #36	@ 0x24
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40013800 	.word	0x40013800
 80010ec:	40020000 	.word	0x40020000
 80010f0:	40020400 	.word	0x40020400
 80010f4:	40020800 	.word	0x40020800
 80010f8:	40020c00 	.word	0x40020c00
 80010fc:	40021000 	.word	0x40021000
 8001100:	40021400 	.word	0x40021400
 8001104:	40021800 	.word	0x40021800
 8001108:	40013c00 	.word	0x40013c00

0800110c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800110c:	b480      	push	{r7}
 800110e:	b083      	sub	sp, #12
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
 8001118:	4613      	mov	r3, r2
 800111a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800111c:	787b      	ldrb	r3, [r7, #1]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d003      	beq.n	800112a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001122:	887a      	ldrh	r2, [r7, #2]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001128:	e003      	b.n	8001132 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800112a:	887b      	ldrh	r3, [r7, #2]
 800112c:	041a      	lsls	r2, r3, #16
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	619a      	str	r2, [r3, #24]
}
 8001132:	bf00      	nop
 8001134:	370c      	adds	r7, #12
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr

0800113e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800113e:	b480      	push	{r7}
 8001140:	b085      	sub	sp, #20
 8001142:	af00      	add	r7, sp, #0
 8001144:	6078      	str	r0, [r7, #4]
 8001146:	460b      	mov	r3, r1
 8001148:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	695b      	ldr	r3, [r3, #20]
 800114e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001150:	887a      	ldrh	r2, [r7, #2]
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	4013      	ands	r3, r2
 8001156:	041a      	lsls	r2, r3, #16
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	43d9      	mvns	r1, r3
 800115c:	887b      	ldrh	r3, [r7, #2]
 800115e:	400b      	ands	r3, r1
 8001160:	431a      	orrs	r2, r3
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	619a      	str	r2, [r3, #24]
}
 8001166:	bf00      	nop
 8001168:	3714      	adds	r7, #20
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
	...

08001174 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b082      	sub	sp, #8
 8001178:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800117a:	2300      	movs	r3, #0
 800117c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	603b      	str	r3, [r7, #0]
 8001182:	4b20      	ldr	r3, [pc, #128]	@ (8001204 <HAL_PWREx_EnableOverDrive+0x90>)
 8001184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001186:	4a1f      	ldr	r2, [pc, #124]	@ (8001204 <HAL_PWREx_EnableOverDrive+0x90>)
 8001188:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800118c:	6413      	str	r3, [r2, #64]	@ 0x40
 800118e:	4b1d      	ldr	r3, [pc, #116]	@ (8001204 <HAL_PWREx_EnableOverDrive+0x90>)
 8001190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001192:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001196:	603b      	str	r3, [r7, #0]
 8001198:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800119a:	4b1b      	ldr	r3, [pc, #108]	@ (8001208 <HAL_PWREx_EnableOverDrive+0x94>)
 800119c:	2201      	movs	r2, #1
 800119e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011a0:	f7ff fd0a 	bl	8000bb8 <HAL_GetTick>
 80011a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011a6:	e009      	b.n	80011bc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80011a8:	f7ff fd06 	bl	8000bb8 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011b6:	d901      	bls.n	80011bc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80011b8:	2303      	movs	r3, #3
 80011ba:	e01f      	b.n	80011fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80011bc:	4b13      	ldr	r3, [pc, #76]	@ (800120c <HAL_PWREx_EnableOverDrive+0x98>)
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011c8:	d1ee      	bne.n	80011a8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <HAL_PWREx_EnableOverDrive+0x9c>)
 80011cc:	2201      	movs	r2, #1
 80011ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011d0:	f7ff fcf2 	bl	8000bb8 <HAL_GetTick>
 80011d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80011d6:	e009      	b.n	80011ec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80011d8:	f7ff fcee 	bl	8000bb8 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80011e6:	d901      	bls.n	80011ec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e007      	b.n	80011fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80011ec:	4b07      	ldr	r3, [pc, #28]	@ (800120c <HAL_PWREx_EnableOverDrive+0x98>)
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80011f8:	d1ee      	bne.n	80011d8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80011fa:	2300      	movs	r3, #0
}
 80011fc:	4618      	mov	r0, r3
 80011fe:	3708      	adds	r7, #8
 8001200:	46bd      	mov	sp, r7
 8001202:	bd80      	pop	{r7, pc}
 8001204:	40023800 	.word	0x40023800
 8001208:	420e0040 	.word	0x420e0040
 800120c:	40007000 	.word	0x40007000
 8001210:	420e0044 	.word	0x420e0044

08001214 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b084      	sub	sp, #16
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d101      	bne.n	8001228 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e0cc      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001228:	4b68      	ldr	r3, [pc, #416]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f003 030f 	and.w	r3, r3, #15
 8001230:	683a      	ldr	r2, [r7, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d90c      	bls.n	8001250 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001236:	4b65      	ldr	r3, [pc, #404]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001238:	683a      	ldr	r2, [r7, #0]
 800123a:	b2d2      	uxtb	r2, r2
 800123c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800123e:	4b63      	ldr	r3, [pc, #396]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f003 030f 	and.w	r3, r3, #15
 8001246:	683a      	ldr	r2, [r7, #0]
 8001248:	429a      	cmp	r2, r3
 800124a:	d001      	beq.n	8001250 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	e0b8      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0302 	and.w	r3, r3, #2
 8001258:	2b00      	cmp	r3, #0
 800125a:	d020      	beq.n	800129e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	f003 0304 	and.w	r3, r3, #4
 8001264:	2b00      	cmp	r3, #0
 8001266:	d005      	beq.n	8001274 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001268:	4b59      	ldr	r3, [pc, #356]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	4a58      	ldr	r2, [pc, #352]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800126e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001272:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0308 	and.w	r3, r3, #8
 800127c:	2b00      	cmp	r3, #0
 800127e:	d005      	beq.n	800128c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001280:	4b53      	ldr	r3, [pc, #332]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001282:	689b      	ldr	r3, [r3, #8]
 8001284:	4a52      	ldr	r2, [pc, #328]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001286:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800128a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800128c:	4b50      	ldr	r3, [pc, #320]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800128e:	689b      	ldr	r3, [r3, #8]
 8001290:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	494d      	ldr	r1, [pc, #308]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800129a:	4313      	orrs	r3, r2
 800129c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d044      	beq.n	8001334 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	2b01      	cmp	r3, #1
 80012b0:	d107      	bne.n	80012c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012b2:	4b47      	ldr	r3, [pc, #284]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d119      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e07f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b02      	cmp	r3, #2
 80012c8:	d003      	beq.n	80012d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012ce:	2b03      	cmp	r3, #3
 80012d0:	d107      	bne.n	80012e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012d2:	4b3f      	ldr	r3, [pc, #252]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d109      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012de:	2301      	movs	r3, #1
 80012e0:	e06f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012e2:	4b3b      	ldr	r3, [pc, #236]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f003 0302 	and.w	r3, r3, #2
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d101      	bne.n	80012f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ee:	2301      	movs	r3, #1
 80012f0:	e067      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012f2:	4b37      	ldr	r3, [pc, #220]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f023 0203 	bic.w	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	4934      	ldr	r1, [pc, #208]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001300:	4313      	orrs	r3, r2
 8001302:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001304:	f7ff fc58 	bl	8000bb8 <HAL_GetTick>
 8001308:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130a:	e00a      	b.n	8001322 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800130c:	f7ff fc54 	bl	8000bb8 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	f241 3288 	movw	r2, #5000	@ 0x1388
 800131a:	4293      	cmp	r3, r2
 800131c:	d901      	bls.n	8001322 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800131e:	2303      	movs	r3, #3
 8001320:	e04f      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001322:	4b2b      	ldr	r3, [pc, #172]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 020c 	and.w	r2, r3, #12
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	429a      	cmp	r2, r3
 8001332:	d1eb      	bne.n	800130c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001334:	4b25      	ldr	r3, [pc, #148]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 030f 	and.w	r3, r3, #15
 800133c:	683a      	ldr	r2, [r7, #0]
 800133e:	429a      	cmp	r2, r3
 8001340:	d20c      	bcs.n	800135c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001342:	4b22      	ldr	r3, [pc, #136]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 8001344:	683a      	ldr	r2, [r7, #0]
 8001346:	b2d2      	uxtb	r2, r2
 8001348:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800134a:	4b20      	ldr	r3, [pc, #128]	@ (80013cc <HAL_RCC_ClockConfig+0x1b8>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f003 030f 	and.w	r3, r3, #15
 8001352:	683a      	ldr	r2, [r7, #0]
 8001354:	429a      	cmp	r2, r3
 8001356:	d001      	beq.n	800135c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e032      	b.n	80013c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	f003 0304 	and.w	r3, r3, #4
 8001364:	2b00      	cmp	r3, #0
 8001366:	d008      	beq.n	800137a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001368:	4b19      	ldr	r3, [pc, #100]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 800136a:	689b      	ldr	r3, [r3, #8]
 800136c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	4916      	ldr	r1, [pc, #88]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001376:	4313      	orrs	r3, r2
 8001378:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	f003 0308 	and.w	r3, r3, #8
 8001382:	2b00      	cmp	r3, #0
 8001384:	d009      	beq.n	800139a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001386:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	691b      	ldr	r3, [r3, #16]
 8001392:	00db      	lsls	r3, r3, #3
 8001394:	490e      	ldr	r1, [pc, #56]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 8001396:	4313      	orrs	r3, r2
 8001398:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800139a:	f000 f855 	bl	8001448 <HAL_RCC_GetSysClockFreq>
 800139e:	4602      	mov	r2, r0
 80013a0:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <HAL_RCC_ClockConfig+0x1bc>)
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	091b      	lsrs	r3, r3, #4
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	490a      	ldr	r1, [pc, #40]	@ (80013d4 <HAL_RCC_ClockConfig+0x1c0>)
 80013ac:	5ccb      	ldrb	r3, [r1, r3]
 80013ae:	fa22 f303 	lsr.w	r3, r2, r3
 80013b2:	4a09      	ldr	r2, [pc, #36]	@ (80013d8 <HAL_RCC_ClockConfig+0x1c4>)
 80013b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80013b6:	4b09      	ldr	r3, [pc, #36]	@ (80013dc <HAL_RCC_ClockConfig+0x1c8>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4618      	mov	r0, r3
 80013bc:	f7ff fbb8 	bl	8000b30 <HAL_InitTick>

  return HAL_OK;
 80013c0:	2300      	movs	r3, #0
}
 80013c2:	4618      	mov	r0, r3
 80013c4:	3710      	adds	r7, #16
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	40023c00 	.word	0x40023c00
 80013d0:	40023800 	.word	0x40023800
 80013d4:	08002fa0 	.word	0x08002fa0
 80013d8:	20000000 	.word	0x20000000
 80013dc:	20000004 	.word	0x20000004

080013e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013e0:	b480      	push	{r7}
 80013e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013e4:	4b03      	ldr	r3, [pc, #12]	@ (80013f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80013e6:	681b      	ldr	r3, [r3, #0]
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000000 	.word	0x20000000

080013f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80013fc:	f7ff fff0 	bl	80013e0 <HAL_RCC_GetHCLKFreq>
 8001400:	4602      	mov	r2, r0
 8001402:	4b05      	ldr	r3, [pc, #20]	@ (8001418 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001404:	689b      	ldr	r3, [r3, #8]
 8001406:	0a9b      	lsrs	r3, r3, #10
 8001408:	f003 0307 	and.w	r3, r3, #7
 800140c:	4903      	ldr	r1, [pc, #12]	@ (800141c <HAL_RCC_GetPCLK1Freq+0x24>)
 800140e:	5ccb      	ldrb	r3, [r1, r3]
 8001410:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001414:	4618      	mov	r0, r3
 8001416:	bd80      	pop	{r7, pc}
 8001418:	40023800 	.word	0x40023800
 800141c:	08002fb0 	.word	0x08002fb0

08001420 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001424:	f7ff ffdc 	bl	80013e0 <HAL_RCC_GetHCLKFreq>
 8001428:	4602      	mov	r2, r0
 800142a:	4b05      	ldr	r3, [pc, #20]	@ (8001440 <HAL_RCC_GetPCLK2Freq+0x20>)
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	0b5b      	lsrs	r3, r3, #13
 8001430:	f003 0307 	and.w	r3, r3, #7
 8001434:	4903      	ldr	r1, [pc, #12]	@ (8001444 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001436:	5ccb      	ldrb	r3, [r1, r3]
 8001438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800143c:	4618      	mov	r0, r3
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40023800 	.word	0x40023800
 8001444:	08002fb0 	.word	0x08002fb0

08001448 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001448:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800144c:	b0ae      	sub	sp, #184	@ 0xb8
 800144e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001450:	2300      	movs	r3, #0
 8001452:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8001456:	2300      	movs	r3, #0
 8001458:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800145c:	2300      	movs	r3, #0
 800145e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8001462:	2300      	movs	r3, #0
 8001464:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800146e:	4bcb      	ldr	r3, [pc, #812]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	f003 030c 	and.w	r3, r3, #12
 8001476:	2b0c      	cmp	r3, #12
 8001478:	f200 8206 	bhi.w	8001888 <HAL_RCC_GetSysClockFreq+0x440>
 800147c:	a201      	add	r2, pc, #4	@ (adr r2, 8001484 <HAL_RCC_GetSysClockFreq+0x3c>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	080014b9 	.word	0x080014b9
 8001488:	08001889 	.word	0x08001889
 800148c:	08001889 	.word	0x08001889
 8001490:	08001889 	.word	0x08001889
 8001494:	080014c1 	.word	0x080014c1
 8001498:	08001889 	.word	0x08001889
 800149c:	08001889 	.word	0x08001889
 80014a0:	08001889 	.word	0x08001889
 80014a4:	080014c9 	.word	0x080014c9
 80014a8:	08001889 	.word	0x08001889
 80014ac:	08001889 	.word	0x08001889
 80014b0:	08001889 	.word	0x08001889
 80014b4:	080016b9 	.word	0x080016b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014b8:	4bb9      	ldr	r3, [pc, #740]	@ (80017a0 <HAL_RCC_GetSysClockFreq+0x358>)
 80014ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014be:	e1e7      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80014c0:	4bb8      	ldr	r3, [pc, #736]	@ (80017a4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80014c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80014c6:	e1e3      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80014c8:	4bb4      	ldr	r3, [pc, #720]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80014d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80014d4:	4bb1      	ldr	r3, [pc, #708]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d071      	beq.n	80015c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80014e0:	4bae      	ldr	r3, [pc, #696]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	099b      	lsrs	r3, r3, #6
 80014e6:	2200      	movs	r2, #0
 80014e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80014ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80014f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80014f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80014f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80014fc:	2300      	movs	r3, #0
 80014fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001502:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001506:	4622      	mov	r2, r4
 8001508:	462b      	mov	r3, r5
 800150a:	f04f 0000 	mov.w	r0, #0
 800150e:	f04f 0100 	mov.w	r1, #0
 8001512:	0159      	lsls	r1, r3, #5
 8001514:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001518:	0150      	lsls	r0, r2, #5
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4621      	mov	r1, r4
 8001520:	1a51      	subs	r1, r2, r1
 8001522:	6439      	str	r1, [r7, #64]	@ 0x40
 8001524:	4629      	mov	r1, r5
 8001526:	eb63 0301 	sbc.w	r3, r3, r1
 800152a:	647b      	str	r3, [r7, #68]	@ 0x44
 800152c:	f04f 0200 	mov.w	r2, #0
 8001530:	f04f 0300 	mov.w	r3, #0
 8001534:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001538:	4649      	mov	r1, r9
 800153a:	018b      	lsls	r3, r1, #6
 800153c:	4641      	mov	r1, r8
 800153e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001542:	4641      	mov	r1, r8
 8001544:	018a      	lsls	r2, r1, #6
 8001546:	4641      	mov	r1, r8
 8001548:	1a51      	subs	r1, r2, r1
 800154a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800154c:	4649      	mov	r1, r9
 800154e:	eb63 0301 	sbc.w	r3, r3, r1
 8001552:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001554:	f04f 0200 	mov.w	r2, #0
 8001558:	f04f 0300 	mov.w	r3, #0
 800155c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8001560:	4649      	mov	r1, r9
 8001562:	00cb      	lsls	r3, r1, #3
 8001564:	4641      	mov	r1, r8
 8001566:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800156a:	4641      	mov	r1, r8
 800156c:	00ca      	lsls	r2, r1, #3
 800156e:	4610      	mov	r0, r2
 8001570:	4619      	mov	r1, r3
 8001572:	4603      	mov	r3, r0
 8001574:	4622      	mov	r2, r4
 8001576:	189b      	adds	r3, r3, r2
 8001578:	633b      	str	r3, [r7, #48]	@ 0x30
 800157a:	462b      	mov	r3, r5
 800157c:	460a      	mov	r2, r1
 800157e:	eb42 0303 	adc.w	r3, r2, r3
 8001582:	637b      	str	r3, [r7, #52]	@ 0x34
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001590:	4629      	mov	r1, r5
 8001592:	024b      	lsls	r3, r1, #9
 8001594:	4621      	mov	r1, r4
 8001596:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800159a:	4621      	mov	r1, r4
 800159c:	024a      	lsls	r2, r1, #9
 800159e:	4610      	mov	r0, r2
 80015a0:	4619      	mov	r1, r3
 80015a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015a6:	2200      	movs	r2, #0
 80015a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80015ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80015b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80015b4:	f7fe fe84 	bl	80002c0 <__aeabi_uldivmod>
 80015b8:	4602      	mov	r2, r0
 80015ba:	460b      	mov	r3, r1
 80015bc:	4613      	mov	r3, r2
 80015be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80015c2:	e067      	b.n	8001694 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80015c4:	4b75      	ldr	r3, [pc, #468]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	099b      	lsrs	r3, r3, #6
 80015ca:	2200      	movs	r2, #0
 80015cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80015d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80015d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80015d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80015de:	2300      	movs	r3, #0
 80015e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80015e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80015e6:	4622      	mov	r2, r4
 80015e8:	462b      	mov	r3, r5
 80015ea:	f04f 0000 	mov.w	r0, #0
 80015ee:	f04f 0100 	mov.w	r1, #0
 80015f2:	0159      	lsls	r1, r3, #5
 80015f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015f8:	0150      	lsls	r0, r2, #5
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4621      	mov	r1, r4
 8001600:	1a51      	subs	r1, r2, r1
 8001602:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001604:	4629      	mov	r1, r5
 8001606:	eb63 0301 	sbc.w	r3, r3, r1
 800160a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800160c:	f04f 0200 	mov.w	r2, #0
 8001610:	f04f 0300 	mov.w	r3, #0
 8001614:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001618:	4649      	mov	r1, r9
 800161a:	018b      	lsls	r3, r1, #6
 800161c:	4641      	mov	r1, r8
 800161e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001622:	4641      	mov	r1, r8
 8001624:	018a      	lsls	r2, r1, #6
 8001626:	4641      	mov	r1, r8
 8001628:	ebb2 0a01 	subs.w	sl, r2, r1
 800162c:	4649      	mov	r1, r9
 800162e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800163e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001642:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001646:	4692      	mov	sl, r2
 8001648:	469b      	mov	fp, r3
 800164a:	4623      	mov	r3, r4
 800164c:	eb1a 0303 	adds.w	r3, sl, r3
 8001650:	623b      	str	r3, [r7, #32]
 8001652:	462b      	mov	r3, r5
 8001654:	eb4b 0303 	adc.w	r3, fp, r3
 8001658:	627b      	str	r3, [r7, #36]	@ 0x24
 800165a:	f04f 0200 	mov.w	r2, #0
 800165e:	f04f 0300 	mov.w	r3, #0
 8001662:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001666:	4629      	mov	r1, r5
 8001668:	028b      	lsls	r3, r1, #10
 800166a:	4621      	mov	r1, r4
 800166c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001670:	4621      	mov	r1, r4
 8001672:	028a      	lsls	r2, r1, #10
 8001674:	4610      	mov	r0, r2
 8001676:	4619      	mov	r1, r3
 8001678:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800167c:	2200      	movs	r2, #0
 800167e:	673b      	str	r3, [r7, #112]	@ 0x70
 8001680:	677a      	str	r2, [r7, #116]	@ 0x74
 8001682:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8001686:	f7fe fe1b 	bl	80002c0 <__aeabi_uldivmod>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	4613      	mov	r3, r2
 8001690:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001694:	4b41      	ldr	r3, [pc, #260]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	0c1b      	lsrs	r3, r3, #16
 800169a:	f003 0303 	and.w	r3, r3, #3
 800169e:	3301      	adds	r3, #1
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80016a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80016aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80016ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80016b6:	e0eb      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016b8:	4b38      	ldr	r3, [pc, #224]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80016c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016c4:	4b35      	ldr	r3, [pc, #212]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d06b      	beq.n	80017a8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016d0:	4b32      	ldr	r3, [pc, #200]	@ (800179c <HAL_RCC_GetSysClockFreq+0x354>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	099b      	lsrs	r3, r3, #6
 80016d6:	2200      	movs	r2, #0
 80016d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80016dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80016de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80016e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80016e4:	2300      	movs	r3, #0
 80016e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80016e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80016ec:	4622      	mov	r2, r4
 80016ee:	462b      	mov	r3, r5
 80016f0:	f04f 0000 	mov.w	r0, #0
 80016f4:	f04f 0100 	mov.w	r1, #0
 80016f8:	0159      	lsls	r1, r3, #5
 80016fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80016fe:	0150      	lsls	r0, r2, #5
 8001700:	4602      	mov	r2, r0
 8001702:	460b      	mov	r3, r1
 8001704:	4621      	mov	r1, r4
 8001706:	1a51      	subs	r1, r2, r1
 8001708:	61b9      	str	r1, [r7, #24]
 800170a:	4629      	mov	r1, r5
 800170c:	eb63 0301 	sbc.w	r3, r3, r1
 8001710:	61fb      	str	r3, [r7, #28]
 8001712:	f04f 0200 	mov.w	r2, #0
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800171e:	4659      	mov	r1, fp
 8001720:	018b      	lsls	r3, r1, #6
 8001722:	4651      	mov	r1, sl
 8001724:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001728:	4651      	mov	r1, sl
 800172a:	018a      	lsls	r2, r1, #6
 800172c:	4651      	mov	r1, sl
 800172e:	ebb2 0801 	subs.w	r8, r2, r1
 8001732:	4659      	mov	r1, fp
 8001734:	eb63 0901 	sbc.w	r9, r3, r1
 8001738:	f04f 0200 	mov.w	r2, #0
 800173c:	f04f 0300 	mov.w	r3, #0
 8001740:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001744:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001748:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800174c:	4690      	mov	r8, r2
 800174e:	4699      	mov	r9, r3
 8001750:	4623      	mov	r3, r4
 8001752:	eb18 0303 	adds.w	r3, r8, r3
 8001756:	613b      	str	r3, [r7, #16]
 8001758:	462b      	mov	r3, r5
 800175a:	eb49 0303 	adc.w	r3, r9, r3
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	f04f 0200 	mov.w	r2, #0
 8001764:	f04f 0300 	mov.w	r3, #0
 8001768:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800176c:	4629      	mov	r1, r5
 800176e:	024b      	lsls	r3, r1, #9
 8001770:	4621      	mov	r1, r4
 8001772:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001776:	4621      	mov	r1, r4
 8001778:	024a      	lsls	r2, r1, #9
 800177a:	4610      	mov	r0, r2
 800177c:	4619      	mov	r1, r3
 800177e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001782:	2200      	movs	r2, #0
 8001784:	65bb      	str	r3, [r7, #88]	@ 0x58
 8001786:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8001788:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800178c:	f7fe fd98 	bl	80002c0 <__aeabi_uldivmod>
 8001790:	4602      	mov	r2, r0
 8001792:	460b      	mov	r3, r1
 8001794:	4613      	mov	r3, r2
 8001796:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800179a:	e065      	b.n	8001868 <HAL_RCC_GetSysClockFreq+0x420>
 800179c:	40023800 	.word	0x40023800
 80017a0:	00f42400 	.word	0x00f42400
 80017a4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017a8:	4b3d      	ldr	r3, [pc, #244]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x458>)
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	099b      	lsrs	r3, r3, #6
 80017ae:	2200      	movs	r2, #0
 80017b0:	4618      	mov	r0, r3
 80017b2:	4611      	mov	r1, r2
 80017b4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80017ba:	2300      	movs	r3, #0
 80017bc:	657b      	str	r3, [r7, #84]	@ 0x54
 80017be:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 80017c2:	4642      	mov	r2, r8
 80017c4:	464b      	mov	r3, r9
 80017c6:	f04f 0000 	mov.w	r0, #0
 80017ca:	f04f 0100 	mov.w	r1, #0
 80017ce:	0159      	lsls	r1, r3, #5
 80017d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80017d4:	0150      	lsls	r0, r2, #5
 80017d6:	4602      	mov	r2, r0
 80017d8:	460b      	mov	r3, r1
 80017da:	4641      	mov	r1, r8
 80017dc:	1a51      	subs	r1, r2, r1
 80017de:	60b9      	str	r1, [r7, #8]
 80017e0:	4649      	mov	r1, r9
 80017e2:	eb63 0301 	sbc.w	r3, r3, r1
 80017e6:	60fb      	str	r3, [r7, #12]
 80017e8:	f04f 0200 	mov.w	r2, #0
 80017ec:	f04f 0300 	mov.w	r3, #0
 80017f0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80017f4:	4659      	mov	r1, fp
 80017f6:	018b      	lsls	r3, r1, #6
 80017f8:	4651      	mov	r1, sl
 80017fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017fe:	4651      	mov	r1, sl
 8001800:	018a      	lsls	r2, r1, #6
 8001802:	4651      	mov	r1, sl
 8001804:	1a54      	subs	r4, r2, r1
 8001806:	4659      	mov	r1, fp
 8001808:	eb63 0501 	sbc.w	r5, r3, r1
 800180c:	f04f 0200 	mov.w	r2, #0
 8001810:	f04f 0300 	mov.w	r3, #0
 8001814:	00eb      	lsls	r3, r5, #3
 8001816:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800181a:	00e2      	lsls	r2, r4, #3
 800181c:	4614      	mov	r4, r2
 800181e:	461d      	mov	r5, r3
 8001820:	4643      	mov	r3, r8
 8001822:	18e3      	adds	r3, r4, r3
 8001824:	603b      	str	r3, [r7, #0]
 8001826:	464b      	mov	r3, r9
 8001828:	eb45 0303 	adc.w	r3, r5, r3
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	e9d7 4500 	ldrd	r4, r5, [r7]
 800183a:	4629      	mov	r1, r5
 800183c:	028b      	lsls	r3, r1, #10
 800183e:	4621      	mov	r1, r4
 8001840:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001844:	4621      	mov	r1, r4
 8001846:	028a      	lsls	r2, r1, #10
 8001848:	4610      	mov	r0, r2
 800184a:	4619      	mov	r1, r3
 800184c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001850:	2200      	movs	r2, #0
 8001852:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001854:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8001856:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800185a:	f7fe fd31 	bl	80002c0 <__aeabi_uldivmod>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4613      	mov	r3, r2
 8001864:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001868:	4b0d      	ldr	r3, [pc, #52]	@ (80018a0 <HAL_RCC_GetSysClockFreq+0x458>)
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	0f1b      	lsrs	r3, r3, #28
 800186e:	f003 0307 	and.w	r3, r3, #7
 8001872:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8001876:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800187a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800187e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001886:	e003      	b.n	8001890 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001888:	4b06      	ldr	r3, [pc, #24]	@ (80018a4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800188a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800188e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001890:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8001894:	4618      	mov	r0, r3
 8001896:	37b8      	adds	r7, #184	@ 0xb8
 8001898:	46bd      	mov	sp, r7
 800189a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800189e:	bf00      	nop
 80018a0:	40023800 	.word	0x40023800
 80018a4:	00f42400 	.word	0x00f42400

080018a8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d101      	bne.n	80018ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e28d      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	f000 8083 	beq.w	80019ce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80018c8:	4b94      	ldr	r3, [pc, #592]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	f003 030c 	and.w	r3, r3, #12
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d019      	beq.n	8001908 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018d4:	4b91      	ldr	r3, [pc, #580]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80018d6:	689b      	ldr	r3, [r3, #8]
 80018d8:	f003 030c 	and.w	r3, r3, #12
        || \
 80018dc:	2b08      	cmp	r3, #8
 80018de:	d106      	bne.n	80018ee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018e0:	4b8e      	ldr	r3, [pc, #568]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018e8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80018ec:	d00c      	beq.n	8001908 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018ee:	4b8b      	ldr	r3, [pc, #556]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80018f6:	2b0c      	cmp	r3, #12
 80018f8:	d112      	bne.n	8001920 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80018fa:	4b88      	ldr	r3, [pc, #544]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001902:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001906:	d10b      	bne.n	8001920 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001908:	4b84      	ldr	r3, [pc, #528]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d05b      	beq.n	80019cc <HAL_RCC_OscConfig+0x124>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d157      	bne.n	80019cc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e25a      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001928:	d106      	bne.n	8001938 <HAL_RCC_OscConfig+0x90>
 800192a:	4b7c      	ldr	r3, [pc, #496]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a7b      	ldr	r2, [pc, #492]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001934:	6013      	str	r3, [r2, #0]
 8001936:	e01d      	b.n	8001974 <HAL_RCC_OscConfig+0xcc>
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001940:	d10c      	bne.n	800195c <HAL_RCC_OscConfig+0xb4>
 8001942:	4b76      	ldr	r3, [pc, #472]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	4a75      	ldr	r2, [pc, #468]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001948:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800194c:	6013      	str	r3, [r2, #0]
 800194e:	4b73      	ldr	r3, [pc, #460]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	4a72      	ldr	r2, [pc, #456]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001954:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001958:	6013      	str	r3, [r2, #0]
 800195a:	e00b      	b.n	8001974 <HAL_RCC_OscConfig+0xcc>
 800195c:	4b6f      	ldr	r3, [pc, #444]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a6e      	ldr	r2, [pc, #440]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001962:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001966:	6013      	str	r3, [r2, #0]
 8001968:	4b6c      	ldr	r3, [pc, #432]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	4a6b      	ldr	r2, [pc, #428]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 800196e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001972:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	685b      	ldr	r3, [r3, #4]
 8001978:	2b00      	cmp	r3, #0
 800197a:	d013      	beq.n	80019a4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800197c:	f7ff f91c 	bl	8000bb8 <HAL_GetTick>
 8001980:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001982:	e008      	b.n	8001996 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001984:	f7ff f918 	bl	8000bb8 <HAL_GetTick>
 8001988:	4602      	mov	r2, r0
 800198a:	693b      	ldr	r3, [r7, #16]
 800198c:	1ad3      	subs	r3, r2, r3
 800198e:	2b64      	cmp	r3, #100	@ 0x64
 8001990:	d901      	bls.n	8001996 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001992:	2303      	movs	r3, #3
 8001994:	e21f      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001996:	4b61      	ldr	r3, [pc, #388]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d0f0      	beq.n	8001984 <HAL_RCC_OscConfig+0xdc>
 80019a2:	e014      	b.n	80019ce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019a4:	f7ff f908 	bl	8000bb8 <HAL_GetTick>
 80019a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019aa:	e008      	b.n	80019be <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019ac:	f7ff f904 	bl	8000bb8 <HAL_GetTick>
 80019b0:	4602      	mov	r2, r0
 80019b2:	693b      	ldr	r3, [r7, #16]
 80019b4:	1ad3      	subs	r3, r2, r3
 80019b6:	2b64      	cmp	r3, #100	@ 0x64
 80019b8:	d901      	bls.n	80019be <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80019ba:	2303      	movs	r3, #3
 80019bc:	e20b      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019be:	4b57      	ldr	r3, [pc, #348]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d1f0      	bne.n	80019ac <HAL_RCC_OscConfig+0x104>
 80019ca:	e000      	b.n	80019ce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f003 0302 	and.w	r3, r3, #2
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d06f      	beq.n	8001aba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80019da:	4b50      	ldr	r3, [pc, #320]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f003 030c 	and.w	r3, r3, #12
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d017      	beq.n	8001a16 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80019e6:	4b4d      	ldr	r3, [pc, #308]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f003 030c 	and.w	r3, r3, #12
        || \
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d105      	bne.n	80019fe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80019f2:	4b4a      	ldr	r3, [pc, #296]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 80019f4:	685b      	ldr	r3, [r3, #4]
 80019f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d00b      	beq.n	8001a16 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80019fe:	4b47      	ldr	r3, [pc, #284]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001a06:	2b0c      	cmp	r3, #12
 8001a08:	d11c      	bne.n	8001a44 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a0a:	4b44      	ldr	r3, [pc, #272]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d116      	bne.n	8001a44 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a16:	4b41      	ldr	r3, [pc, #260]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d005      	beq.n	8001a2e <HAL_RCC_OscConfig+0x186>
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	68db      	ldr	r3, [r3, #12]
 8001a26:	2b01      	cmp	r3, #1
 8001a28:	d001      	beq.n	8001a2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e1d3      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	691b      	ldr	r3, [r3, #16]
 8001a3a:	00db      	lsls	r3, r3, #3
 8001a3c:	4937      	ldr	r1, [pc, #220]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a3e:	4313      	orrs	r3, r2
 8001a40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a42:	e03a      	b.n	8001aba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d020      	beq.n	8001a8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a4c:	4b34      	ldr	r3, [pc, #208]	@ (8001b20 <HAL_RCC_OscConfig+0x278>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a52:	f7ff f8b1 	bl	8000bb8 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a5a:	f7ff f8ad 	bl	8000bb8 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e1b4      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 0302 	and.w	r3, r3, #2
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d0f0      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a78:	4b28      	ldr	r3, [pc, #160]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	691b      	ldr	r3, [r3, #16]
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	4925      	ldr	r1, [pc, #148]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001a88:	4313      	orrs	r3, r2
 8001a8a:	600b      	str	r3, [r1, #0]
 8001a8c:	e015      	b.n	8001aba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a8e:	4b24      	ldr	r3, [pc, #144]	@ (8001b20 <HAL_RCC_OscConfig+0x278>)
 8001a90:	2200      	movs	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a94:	f7ff f890 	bl	8000bb8 <HAL_GetTick>
 8001a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a9c:	f7ff f88c 	bl	8000bb8 <HAL_GetTick>
 8001aa0:	4602      	mov	r2, r0
 8001aa2:	693b      	ldr	r3, [r7, #16]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e193      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aae:	4b1b      	ldr	r3, [pc, #108]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0302 	and.w	r3, r3, #2
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d1f0      	bne.n	8001a9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	f003 0308 	and.w	r3, r3, #8
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d036      	beq.n	8001b34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	695b      	ldr	r3, [r3, #20]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d016      	beq.n	8001afc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ace:	4b15      	ldr	r3, [pc, #84]	@ (8001b24 <HAL_RCC_OscConfig+0x27c>)
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ad4:	f7ff f870 	bl	8000bb8 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001adc:	f7ff f86c 	bl	8000bb8 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e173      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aee:	4b0b      	ldr	r3, [pc, #44]	@ (8001b1c <HAL_RCC_OscConfig+0x274>)
 8001af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d0f0      	beq.n	8001adc <HAL_RCC_OscConfig+0x234>
 8001afa:	e01b      	b.n	8001b34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001afc:	4b09      	ldr	r3, [pc, #36]	@ (8001b24 <HAL_RCC_OscConfig+0x27c>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b02:	f7ff f859 	bl	8000bb8 <HAL_GetTick>
 8001b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b08:	e00e      	b.n	8001b28 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b0a:	f7ff f855 	bl	8000bb8 <HAL_GetTick>
 8001b0e:	4602      	mov	r2, r0
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	1ad3      	subs	r3, r2, r3
 8001b14:	2b02      	cmp	r3, #2
 8001b16:	d907      	bls.n	8001b28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	e15c      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	42470000 	.word	0x42470000
 8001b24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b28:	4b8a      	ldr	r3, [pc, #552]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001b2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d1ea      	bne.n	8001b0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f003 0304 	and.w	r3, r3, #4
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f000 8097 	beq.w	8001c70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b42:	2300      	movs	r3, #0
 8001b44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b46:	4b83      	ldr	r3, [pc, #524]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d10f      	bne.n	8001b72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	4b7f      	ldr	r3, [pc, #508]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5a:	4a7e      	ldr	r2, [pc, #504]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b62:	4b7c      	ldr	r3, [pc, #496]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b72:	4b79      	ldr	r3, [pc, #484]	@ (8001d58 <HAL_RCC_OscConfig+0x4b0>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d118      	bne.n	8001bb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b7e:	4b76      	ldr	r3, [pc, #472]	@ (8001d58 <HAL_RCC_OscConfig+0x4b0>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4a75      	ldr	r2, [pc, #468]	@ (8001d58 <HAL_RCC_OscConfig+0x4b0>)
 8001b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b8a:	f7ff f815 	bl	8000bb8 <HAL_GetTick>
 8001b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b90:	e008      	b.n	8001ba4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b92:	f7ff f811 	bl	8000bb8 <HAL_GetTick>
 8001b96:	4602      	mov	r2, r0
 8001b98:	693b      	ldr	r3, [r7, #16]
 8001b9a:	1ad3      	subs	r3, r2, r3
 8001b9c:	2b02      	cmp	r3, #2
 8001b9e:	d901      	bls.n	8001ba4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	e118      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba4:	4b6c      	ldr	r3, [pc, #432]	@ (8001d58 <HAL_RCC_OscConfig+0x4b0>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d0f0      	beq.n	8001b92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	689b      	ldr	r3, [r3, #8]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d106      	bne.n	8001bc6 <HAL_RCC_OscConfig+0x31e>
 8001bb8:	4b66      	ldr	r3, [pc, #408]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bbc:	4a65      	ldr	r2, [pc, #404]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bbe:	f043 0301 	orr.w	r3, r3, #1
 8001bc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bc4:	e01c      	b.n	8001c00 <HAL_RCC_OscConfig+0x358>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	2b05      	cmp	r3, #5
 8001bcc:	d10c      	bne.n	8001be8 <HAL_RCC_OscConfig+0x340>
 8001bce:	4b61      	ldr	r3, [pc, #388]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd2:	4a60      	ldr	r2, [pc, #384]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bd4:	f043 0304 	orr.w	r3, r3, #4
 8001bd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bda:	4b5e      	ldr	r3, [pc, #376]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bde:	4a5d      	ldr	r2, [pc, #372]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6713      	str	r3, [r2, #112]	@ 0x70
 8001be6:	e00b      	b.n	8001c00 <HAL_RCC_OscConfig+0x358>
 8001be8:	4b5a      	ldr	r3, [pc, #360]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bec:	4a59      	ldr	r2, [pc, #356]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bee:	f023 0301 	bic.w	r3, r3, #1
 8001bf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8001bf4:	4b57      	ldr	r3, [pc, #348]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf8:	4a56      	ldr	r2, [pc, #344]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001bfa:	f023 0304 	bic.w	r3, r3, #4
 8001bfe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d015      	beq.n	8001c34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c08:	f7fe ffd6 	bl	8000bb8 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c0e:	e00a      	b.n	8001c26 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c10:	f7fe ffd2 	bl	8000bb8 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c1e:	4293      	cmp	r3, r2
 8001c20:	d901      	bls.n	8001c26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c22:	2303      	movs	r3, #3
 8001c24:	e0d7      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c26:	4b4b      	ldr	r3, [pc, #300]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c2a:	f003 0302 	and.w	r3, r3, #2
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d0ee      	beq.n	8001c10 <HAL_RCC_OscConfig+0x368>
 8001c32:	e014      	b.n	8001c5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c34:	f7fe ffc0 	bl	8000bb8 <HAL_GetTick>
 8001c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c3a:	e00a      	b.n	8001c52 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c3c:	f7fe ffbc 	bl	8000bb8 <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	693b      	ldr	r3, [r7, #16]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0c1      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c52:	4b40      	ldr	r3, [pc, #256]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c56:	f003 0302 	and.w	r3, r3, #2
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d1ee      	bne.n	8001c3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001c5e:	7dfb      	ldrb	r3, [r7, #23]
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d105      	bne.n	8001c70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c64:	4b3b      	ldr	r3, [pc, #236]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c68:	4a3a      	ldr	r2, [pc, #232]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001c6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001c6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 80ad 	beq.w	8001dd4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001c7a:	4b36      	ldr	r3, [pc, #216]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001c7c:	689b      	ldr	r3, [r3, #8]
 8001c7e:	f003 030c 	and.w	r3, r3, #12
 8001c82:	2b08      	cmp	r3, #8
 8001c84:	d060      	beq.n	8001d48 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	699b      	ldr	r3, [r3, #24]
 8001c8a:	2b02      	cmp	r3, #2
 8001c8c:	d145      	bne.n	8001d1a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c8e:	4b33      	ldr	r3, [pc, #204]	@ (8001d5c <HAL_RCC_OscConfig+0x4b4>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c94:	f7fe ff90 	bl	8000bb8 <HAL_GetTick>
 8001c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001c9a:	e008      	b.n	8001cae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c9c:	f7fe ff8c 	bl	8000bb8 <HAL_GetTick>
 8001ca0:	4602      	mov	r2, r0
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	1ad3      	subs	r3, r2, r3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d901      	bls.n	8001cae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001caa:	2303      	movs	r3, #3
 8001cac:	e093      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cae:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d1f0      	bne.n	8001c9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	69da      	ldr	r2, [r3, #28]
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6a1b      	ldr	r3, [r3, #32]
 8001cc2:	431a      	orrs	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cc8:	019b      	lsls	r3, r3, #6
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cd0:	085b      	lsrs	r3, r3, #1
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	041b      	lsls	r3, r3, #16
 8001cd6:	431a      	orrs	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cdc:	061b      	lsls	r3, r3, #24
 8001cde:	431a      	orrs	r2, r3
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce4:	071b      	lsls	r3, r3, #28
 8001ce6:	491b      	ldr	r1, [pc, #108]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001ce8:	4313      	orrs	r3, r2
 8001cea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001cec:	4b1b      	ldr	r3, [pc, #108]	@ (8001d5c <HAL_RCC_OscConfig+0x4b4>)
 8001cee:	2201      	movs	r2, #1
 8001cf0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cf2:	f7fe ff61 	bl	8000bb8 <HAL_GetTick>
 8001cf6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cf8:	e008      	b.n	8001d0c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cfa:	f7fe ff5d 	bl	8000bb8 <HAL_GetTick>
 8001cfe:	4602      	mov	r2, r0
 8001d00:	693b      	ldr	r3, [r7, #16]
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d901      	bls.n	8001d0c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d08:	2303      	movs	r3, #3
 8001d0a:	e064      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d0c:	4b11      	ldr	r3, [pc, #68]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f0      	beq.n	8001cfa <HAL_RCC_OscConfig+0x452>
 8001d18:	e05c      	b.n	8001dd4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d1a:	4b10      	ldr	r3, [pc, #64]	@ (8001d5c <HAL_RCC_OscConfig+0x4b4>)
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d20:	f7fe ff4a 	bl	8000bb8 <HAL_GetTick>
 8001d24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d26:	e008      	b.n	8001d3a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d28:	f7fe ff46 	bl	8000bb8 <HAL_GetTick>
 8001d2c:	4602      	mov	r2, r0
 8001d2e:	693b      	ldr	r3, [r7, #16]
 8001d30:	1ad3      	subs	r3, r2, r3
 8001d32:	2b02      	cmp	r3, #2
 8001d34:	d901      	bls.n	8001d3a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d36:	2303      	movs	r3, #3
 8001d38:	e04d      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d3a:	4b06      	ldr	r3, [pc, #24]	@ (8001d54 <HAL_RCC_OscConfig+0x4ac>)
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d1f0      	bne.n	8001d28 <HAL_RCC_OscConfig+0x480>
 8001d46:	e045      	b.n	8001dd4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d107      	bne.n	8001d60 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e040      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40007000 	.word	0x40007000
 8001d5c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001d60:	4b1f      	ldr	r3, [pc, #124]	@ (8001de0 <HAL_RCC_OscConfig+0x538>)
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	d030      	beq.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d129      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d122      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001d8a:	68fa      	ldr	r2, [r7, #12]
 8001d8c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001d90:	4013      	ands	r3, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001d96:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001d98:	4293      	cmp	r3, r2
 8001d9a:	d119      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001da6:	085b      	lsrs	r3, r3, #1
 8001da8:	3b01      	subs	r3, #1
 8001daa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d10f      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dbc:	429a      	cmp	r2, r3
 8001dbe:	d107      	bne.n	8001dd0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e000      	b.n	8001dd6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001dd4:	2300      	movs	r3, #0
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	40023800 	.word	0x40023800

08001de4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b082      	sub	sp, #8
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d101      	bne.n	8001df6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001df2:	2301      	movs	r3, #1
 8001df4:	e042      	b.n	8001e7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d106      	bne.n	8001e10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	2200      	movs	r2, #0
 8001e06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001e0a:	6878      	ldr	r0, [r7, #4]
 8001e0c:	f7fe fdfc 	bl	8000a08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2224      	movs	r2, #36	@ 0x24
 8001e14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	68da      	ldr	r2, [r3, #12]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001e26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 f973 	bl	8002114 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	691a      	ldr	r2, [r3, #16]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001e3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001e4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	68da      	ldr	r2, [r3, #12]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001e5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2200      	movs	r2, #0
 8001e62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2220      	movs	r2, #32
 8001e68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2200      	movs	r2, #0
 8001e78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b08a      	sub	sp, #40	@ 0x28
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	60b9      	str	r1, [r7, #8]
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	4613      	mov	r3, r2
 8001e92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e9e:	b2db      	uxtb	r3, r3
 8001ea0:	2b20      	cmp	r3, #32
 8001ea2:	d175      	bne.n	8001f90 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d002      	beq.n	8001eb0 <HAL_UART_Transmit+0x2c>
 8001eaa:	88fb      	ldrh	r3, [r7, #6]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d101      	bne.n	8001eb4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	e06e      	b.n	8001f92 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	2221      	movs	r2, #33	@ 0x21
 8001ebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001ec2:	f7fe fe79 	bl	8000bb8 <HAL_GetTick>
 8001ec6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	88fa      	ldrh	r2, [r7, #6]
 8001ecc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	88fa      	ldrh	r2, [r7, #6]
 8001ed2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	689b      	ldr	r3, [r3, #8]
 8001ed8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001edc:	d108      	bne.n	8001ef0 <HAL_UART_Transmit+0x6c>
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	691b      	ldr	r3, [r3, #16]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d104      	bne.n	8001ef0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	61bb      	str	r3, [r7, #24]
 8001eee:	e003      	b.n	8001ef8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001ef8:	e02e      	b.n	8001f58 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	9300      	str	r3, [sp, #0]
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	2200      	movs	r2, #0
 8001f02:	2180      	movs	r1, #128	@ 0x80
 8001f04:	68f8      	ldr	r0, [r7, #12]
 8001f06:	f000 f848 	bl	8001f9a <UART_WaitOnFlagUntilTimeout>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d005      	beq.n	8001f1c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	2220      	movs	r2, #32
 8001f14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	e03a      	b.n	8001f92 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001f1c:	69fb      	ldr	r3, [r7, #28]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d10b      	bne.n	8001f3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	881b      	ldrh	r3, [r3, #0]
 8001f26:	461a      	mov	r2, r3
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001f30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	3302      	adds	r3, #2
 8001f36:	61bb      	str	r3, [r7, #24]
 8001f38:	e007      	b.n	8001f4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	781a      	ldrb	r2, [r3, #0]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001f44:	69fb      	ldr	r3, [r7, #28]
 8001f46:	3301      	adds	r3, #1
 8001f48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	3b01      	subs	r3, #1
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d1cb      	bne.n	8001efa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	9300      	str	r3, [sp, #0]
 8001f66:	697b      	ldr	r3, [r7, #20]
 8001f68:	2200      	movs	r2, #0
 8001f6a:	2140      	movs	r1, #64	@ 0x40
 8001f6c:	68f8      	ldr	r0, [r7, #12]
 8001f6e:	f000 f814 	bl	8001f9a <UART_WaitOnFlagUntilTimeout>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e006      	b.n	8001f92 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2220      	movs	r2, #32
 8001f88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	e000      	b.n	8001f92 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001f90:	2302      	movs	r3, #2
  }
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3720      	adds	r7, #32
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}

08001f9a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f9a:	b580      	push	{r7, lr}
 8001f9c:	b086      	sub	sp, #24
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	60f8      	str	r0, [r7, #12]
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	603b      	str	r3, [r7, #0]
 8001fa6:	4613      	mov	r3, r2
 8001fa8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001faa:	e03b      	b.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fac:	6a3b      	ldr	r3, [r7, #32]
 8001fae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fb2:	d037      	beq.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fb4:	f7fe fe00 	bl	8000bb8 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	6a3a      	ldr	r2, [r7, #32]
 8001fc0:	429a      	cmp	r2, r3
 8001fc2:	d302      	bcc.n	8001fca <UART_WaitOnFlagUntilTimeout+0x30>
 8001fc4:	6a3b      	ldr	r3, [r7, #32]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e03a      	b.n	8002044 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f003 0304 	and.w	r3, r3, #4
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d023      	beq.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	2b80      	cmp	r3, #128	@ 0x80
 8001fe0:	d020      	beq.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	2b40      	cmp	r3, #64	@ 0x40
 8001fe6:	d01d      	beq.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0308 	and.w	r3, r3, #8
 8001ff2:	2b08      	cmp	r3, #8
 8001ff4:	d116      	bne.n	8002024 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	617b      	str	r3, [r7, #20]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	617b      	str	r3, [r7, #20]
 800200a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f000 f81d 	bl	800204c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	2208      	movs	r2, #8
 8002016:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002020:	2301      	movs	r3, #1
 8002022:	e00f      	b.n	8002044 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	4013      	ands	r3, r2
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	429a      	cmp	r2, r3
 8002032:	bf0c      	ite	eq
 8002034:	2301      	moveq	r3, #1
 8002036:	2300      	movne	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	461a      	mov	r2, r3
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	429a      	cmp	r2, r3
 8002040:	d0b4      	beq.n	8001fac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3718      	adds	r7, #24
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800204c:	b480      	push	{r7}
 800204e:	b095      	sub	sp, #84	@ 0x54
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	330c      	adds	r3, #12
 800205a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800205c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800205e:	e853 3f00 	ldrex	r3, [r3]
 8002062:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002066:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800206a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	330c      	adds	r3, #12
 8002072:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002074:	643a      	str	r2, [r7, #64]	@ 0x40
 8002076:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002078:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800207a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800207c:	e841 2300 	strex	r3, r2, [r1]
 8002080:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002082:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002084:	2b00      	cmp	r3, #0
 8002086:	d1e5      	bne.n	8002054 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	3314      	adds	r3, #20
 800208e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	e853 3f00 	ldrex	r3, [r3]
 8002096:	61fb      	str	r3, [r7, #28]
   return(result);
 8002098:	69fb      	ldr	r3, [r7, #28]
 800209a:	f023 0301 	bic.w	r3, r3, #1
 800209e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3314      	adds	r3, #20
 80020a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80020a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80020ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80020b0:	e841 2300 	strex	r3, r2, [r1]
 80020b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80020b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b8:	2b00      	cmp	r3, #0
 80020ba:	d1e5      	bne.n	8002088 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d119      	bne.n	80020f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	330c      	adds	r3, #12
 80020ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	e853 3f00 	ldrex	r3, [r3]
 80020d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	f023 0310 	bic.w	r3, r3, #16
 80020da:	647b      	str	r3, [r7, #68]	@ 0x44
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	330c      	adds	r3, #12
 80020e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80020e4:	61ba      	str	r2, [r7, #24]
 80020e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020e8:	6979      	ldr	r1, [r7, #20]
 80020ea:	69ba      	ldr	r2, [r7, #24]
 80020ec:	e841 2300 	strex	r3, r2, [r1]
 80020f0:	613b      	str	r3, [r7, #16]
   return(result);
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d1e5      	bne.n	80020c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2220      	movs	r2, #32
 80020fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002106:	bf00      	nop
 8002108:	3754      	adds	r7, #84	@ 0x54
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002114:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002118:	b0c0      	sub	sp, #256	@ 0x100
 800211a:	af00      	add	r7, sp, #0
 800211c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002120:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	691b      	ldr	r3, [r3, #16]
 8002128:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800212c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002130:	68d9      	ldr	r1, [r3, #12]
 8002132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	ea40 0301 	orr.w	r3, r0, r1
 800213c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800213e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002148:	691b      	ldr	r3, [r3, #16]
 800214a:	431a      	orrs	r2, r3
 800214c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002150:	695b      	ldr	r3, [r3, #20]
 8002152:	431a      	orrs	r2, r3
 8002154:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002158:	69db      	ldr	r3, [r3, #28]
 800215a:	4313      	orrs	r3, r2
 800215c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002160:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800216c:	f021 010c 	bic.w	r1, r1, #12
 8002170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002174:	681a      	ldr	r2, [r3, #0]
 8002176:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800217a:	430b      	orrs	r3, r1
 800217c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800217e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	695b      	ldr	r3, [r3, #20]
 8002186:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800218a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800218e:	6999      	ldr	r1, [r3, #24]
 8002190:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002194:	681a      	ldr	r2, [r3, #0]
 8002196:	ea40 0301 	orr.w	r3, r0, r1
 800219a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800219c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021a0:	681a      	ldr	r2, [r3, #0]
 80021a2:	4b8f      	ldr	r3, [pc, #572]	@ (80023e0 <UART_SetConfig+0x2cc>)
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d005      	beq.n	80021b4 <UART_SetConfig+0xa0>
 80021a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	4b8d      	ldr	r3, [pc, #564]	@ (80023e4 <UART_SetConfig+0x2d0>)
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d104      	bne.n	80021be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021b4:	f7ff f934 	bl	8001420 <HAL_RCC_GetPCLK2Freq>
 80021b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80021bc:	e003      	b.n	80021c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80021be:	f7ff f91b 	bl	80013f8 <HAL_RCC_GetPCLK1Freq>
 80021c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80021ca:	69db      	ldr	r3, [r3, #28]
 80021cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80021d0:	f040 810c 	bne.w	80023ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80021d8:	2200      	movs	r2, #0
 80021da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80021de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80021e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80021e6:	4622      	mov	r2, r4
 80021e8:	462b      	mov	r3, r5
 80021ea:	1891      	adds	r1, r2, r2
 80021ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80021ee:	415b      	adcs	r3, r3
 80021f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80021f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80021f6:	4621      	mov	r1, r4
 80021f8:	eb12 0801 	adds.w	r8, r2, r1
 80021fc:	4629      	mov	r1, r5
 80021fe:	eb43 0901 	adc.w	r9, r3, r1
 8002202:	f04f 0200 	mov.w	r2, #0
 8002206:	f04f 0300 	mov.w	r3, #0
 800220a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800220e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002212:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002216:	4690      	mov	r8, r2
 8002218:	4699      	mov	r9, r3
 800221a:	4623      	mov	r3, r4
 800221c:	eb18 0303 	adds.w	r3, r8, r3
 8002220:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002224:	462b      	mov	r3, r5
 8002226:	eb49 0303 	adc.w	r3, r9, r3
 800222a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800222e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800223a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800223e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002242:	460b      	mov	r3, r1
 8002244:	18db      	adds	r3, r3, r3
 8002246:	653b      	str	r3, [r7, #80]	@ 0x50
 8002248:	4613      	mov	r3, r2
 800224a:	eb42 0303 	adc.w	r3, r2, r3
 800224e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002250:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002254:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002258:	f7fe f832 	bl	80002c0 <__aeabi_uldivmod>
 800225c:	4602      	mov	r2, r0
 800225e:	460b      	mov	r3, r1
 8002260:	4b61      	ldr	r3, [pc, #388]	@ (80023e8 <UART_SetConfig+0x2d4>)
 8002262:	fba3 2302 	umull	r2, r3, r3, r2
 8002266:	095b      	lsrs	r3, r3, #5
 8002268:	011c      	lsls	r4, r3, #4
 800226a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800226e:	2200      	movs	r2, #0
 8002270:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002274:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002278:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800227c:	4642      	mov	r2, r8
 800227e:	464b      	mov	r3, r9
 8002280:	1891      	adds	r1, r2, r2
 8002282:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002284:	415b      	adcs	r3, r3
 8002286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002288:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800228c:	4641      	mov	r1, r8
 800228e:	eb12 0a01 	adds.w	sl, r2, r1
 8002292:	4649      	mov	r1, r9
 8002294:	eb43 0b01 	adc.w	fp, r3, r1
 8002298:	f04f 0200 	mov.w	r2, #0
 800229c:	f04f 0300 	mov.w	r3, #0
 80022a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80022a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80022a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022ac:	4692      	mov	sl, r2
 80022ae:	469b      	mov	fp, r3
 80022b0:	4643      	mov	r3, r8
 80022b2:	eb1a 0303 	adds.w	r3, sl, r3
 80022b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80022ba:	464b      	mov	r3, r9
 80022bc:	eb4b 0303 	adc.w	r3, fp, r3
 80022c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80022c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	2200      	movs	r2, #0
 80022cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80022d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80022d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80022d8:	460b      	mov	r3, r1
 80022da:	18db      	adds	r3, r3, r3
 80022dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80022de:	4613      	mov	r3, r2
 80022e0:	eb42 0303 	adc.w	r3, r2, r3
 80022e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80022e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80022ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80022ee:	f7fd ffe7 	bl	80002c0 <__aeabi_uldivmod>
 80022f2:	4602      	mov	r2, r0
 80022f4:	460b      	mov	r3, r1
 80022f6:	4611      	mov	r1, r2
 80022f8:	4b3b      	ldr	r3, [pc, #236]	@ (80023e8 <UART_SetConfig+0x2d4>)
 80022fa:	fba3 2301 	umull	r2, r3, r3, r1
 80022fe:	095b      	lsrs	r3, r3, #5
 8002300:	2264      	movs	r2, #100	@ 0x64
 8002302:	fb02 f303 	mul.w	r3, r2, r3
 8002306:	1acb      	subs	r3, r1, r3
 8002308:	00db      	lsls	r3, r3, #3
 800230a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800230e:	4b36      	ldr	r3, [pc, #216]	@ (80023e8 <UART_SetConfig+0x2d4>)
 8002310:	fba3 2302 	umull	r2, r3, r3, r2
 8002314:	095b      	lsrs	r3, r3, #5
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800231c:	441c      	add	r4, r3
 800231e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002322:	2200      	movs	r2, #0
 8002324:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002328:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800232c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002330:	4642      	mov	r2, r8
 8002332:	464b      	mov	r3, r9
 8002334:	1891      	adds	r1, r2, r2
 8002336:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002338:	415b      	adcs	r3, r3
 800233a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800233c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002340:	4641      	mov	r1, r8
 8002342:	1851      	adds	r1, r2, r1
 8002344:	6339      	str	r1, [r7, #48]	@ 0x30
 8002346:	4649      	mov	r1, r9
 8002348:	414b      	adcs	r3, r1
 800234a:	637b      	str	r3, [r7, #52]	@ 0x34
 800234c:	f04f 0200 	mov.w	r2, #0
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002358:	4659      	mov	r1, fp
 800235a:	00cb      	lsls	r3, r1, #3
 800235c:	4651      	mov	r1, sl
 800235e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002362:	4651      	mov	r1, sl
 8002364:	00ca      	lsls	r2, r1, #3
 8002366:	4610      	mov	r0, r2
 8002368:	4619      	mov	r1, r3
 800236a:	4603      	mov	r3, r0
 800236c:	4642      	mov	r2, r8
 800236e:	189b      	adds	r3, r3, r2
 8002370:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002374:	464b      	mov	r3, r9
 8002376:	460a      	mov	r2, r1
 8002378:	eb42 0303 	adc.w	r3, r2, r3
 800237c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800238c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002390:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002394:	460b      	mov	r3, r1
 8002396:	18db      	adds	r3, r3, r3
 8002398:	62bb      	str	r3, [r7, #40]	@ 0x28
 800239a:	4613      	mov	r3, r2
 800239c:	eb42 0303 	adc.w	r3, r2, r3
 80023a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80023a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80023a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80023aa:	f7fd ff89 	bl	80002c0 <__aeabi_uldivmod>
 80023ae:	4602      	mov	r2, r0
 80023b0:	460b      	mov	r3, r1
 80023b2:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <UART_SetConfig+0x2d4>)
 80023b4:	fba3 1302 	umull	r1, r3, r3, r2
 80023b8:	095b      	lsrs	r3, r3, #5
 80023ba:	2164      	movs	r1, #100	@ 0x64
 80023bc:	fb01 f303 	mul.w	r3, r1, r3
 80023c0:	1ad3      	subs	r3, r2, r3
 80023c2:	00db      	lsls	r3, r3, #3
 80023c4:	3332      	adds	r3, #50	@ 0x32
 80023c6:	4a08      	ldr	r2, [pc, #32]	@ (80023e8 <UART_SetConfig+0x2d4>)
 80023c8:	fba2 2303 	umull	r2, r3, r2, r3
 80023cc:	095b      	lsrs	r3, r3, #5
 80023ce:	f003 0207 	and.w	r2, r3, #7
 80023d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4422      	add	r2, r4
 80023da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80023dc:	e106      	b.n	80025ec <UART_SetConfig+0x4d8>
 80023de:	bf00      	nop
 80023e0:	40011000 	.word	0x40011000
 80023e4:	40011400 	.word	0x40011400
 80023e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80023f0:	2200      	movs	r2, #0
 80023f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80023f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80023fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80023fe:	4642      	mov	r2, r8
 8002400:	464b      	mov	r3, r9
 8002402:	1891      	adds	r1, r2, r2
 8002404:	6239      	str	r1, [r7, #32]
 8002406:	415b      	adcs	r3, r3
 8002408:	627b      	str	r3, [r7, #36]	@ 0x24
 800240a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800240e:	4641      	mov	r1, r8
 8002410:	1854      	adds	r4, r2, r1
 8002412:	4649      	mov	r1, r9
 8002414:	eb43 0501 	adc.w	r5, r3, r1
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	00eb      	lsls	r3, r5, #3
 8002422:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002426:	00e2      	lsls	r2, r4, #3
 8002428:	4614      	mov	r4, r2
 800242a:	461d      	mov	r5, r3
 800242c:	4643      	mov	r3, r8
 800242e:	18e3      	adds	r3, r4, r3
 8002430:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002434:	464b      	mov	r3, r9
 8002436:	eb45 0303 	adc.w	r3, r5, r3
 800243a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800243e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	2200      	movs	r2, #0
 8002446:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800244a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800244e:	f04f 0200 	mov.w	r2, #0
 8002452:	f04f 0300 	mov.w	r3, #0
 8002456:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800245a:	4629      	mov	r1, r5
 800245c:	008b      	lsls	r3, r1, #2
 800245e:	4621      	mov	r1, r4
 8002460:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002464:	4621      	mov	r1, r4
 8002466:	008a      	lsls	r2, r1, #2
 8002468:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800246c:	f7fd ff28 	bl	80002c0 <__aeabi_uldivmod>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	4b60      	ldr	r3, [pc, #384]	@ (80025f8 <UART_SetConfig+0x4e4>)
 8002476:	fba3 2302 	umull	r2, r3, r3, r2
 800247a:	095b      	lsrs	r3, r3, #5
 800247c:	011c      	lsls	r4, r3, #4
 800247e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002482:	2200      	movs	r2, #0
 8002484:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002488:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800248c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002490:	4642      	mov	r2, r8
 8002492:	464b      	mov	r3, r9
 8002494:	1891      	adds	r1, r2, r2
 8002496:	61b9      	str	r1, [r7, #24]
 8002498:	415b      	adcs	r3, r3
 800249a:	61fb      	str	r3, [r7, #28]
 800249c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024a0:	4641      	mov	r1, r8
 80024a2:	1851      	adds	r1, r2, r1
 80024a4:	6139      	str	r1, [r7, #16]
 80024a6:	4649      	mov	r1, r9
 80024a8:	414b      	adcs	r3, r1
 80024aa:	617b      	str	r3, [r7, #20]
 80024ac:	f04f 0200 	mov.w	r2, #0
 80024b0:	f04f 0300 	mov.w	r3, #0
 80024b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80024b8:	4659      	mov	r1, fp
 80024ba:	00cb      	lsls	r3, r1, #3
 80024bc:	4651      	mov	r1, sl
 80024be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80024c2:	4651      	mov	r1, sl
 80024c4:	00ca      	lsls	r2, r1, #3
 80024c6:	4610      	mov	r0, r2
 80024c8:	4619      	mov	r1, r3
 80024ca:	4603      	mov	r3, r0
 80024cc:	4642      	mov	r2, r8
 80024ce:	189b      	adds	r3, r3, r2
 80024d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80024d4:	464b      	mov	r3, r9
 80024d6:	460a      	mov	r2, r1
 80024d8:	eb42 0303 	adc.w	r3, r2, r3
 80024dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80024e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2200      	movs	r2, #0
 80024e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80024ec:	f04f 0200 	mov.w	r2, #0
 80024f0:	f04f 0300 	mov.w	r3, #0
 80024f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80024f8:	4649      	mov	r1, r9
 80024fa:	008b      	lsls	r3, r1, #2
 80024fc:	4641      	mov	r1, r8
 80024fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002502:	4641      	mov	r1, r8
 8002504:	008a      	lsls	r2, r1, #2
 8002506:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800250a:	f7fd fed9 	bl	80002c0 <__aeabi_uldivmod>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4611      	mov	r1, r2
 8002514:	4b38      	ldr	r3, [pc, #224]	@ (80025f8 <UART_SetConfig+0x4e4>)
 8002516:	fba3 2301 	umull	r2, r3, r3, r1
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2264      	movs	r2, #100	@ 0x64
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	1acb      	subs	r3, r1, r3
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	3332      	adds	r3, #50	@ 0x32
 8002528:	4a33      	ldr	r2, [pc, #204]	@ (80025f8 <UART_SetConfig+0x4e4>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	095b      	lsrs	r3, r3, #5
 8002530:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002534:	441c      	add	r4, r3
 8002536:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800253a:	2200      	movs	r2, #0
 800253c:	673b      	str	r3, [r7, #112]	@ 0x70
 800253e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002540:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002544:	4642      	mov	r2, r8
 8002546:	464b      	mov	r3, r9
 8002548:	1891      	adds	r1, r2, r2
 800254a:	60b9      	str	r1, [r7, #8]
 800254c:	415b      	adcs	r3, r3
 800254e:	60fb      	str	r3, [r7, #12]
 8002550:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002554:	4641      	mov	r1, r8
 8002556:	1851      	adds	r1, r2, r1
 8002558:	6039      	str	r1, [r7, #0]
 800255a:	4649      	mov	r1, r9
 800255c:	414b      	adcs	r3, r1
 800255e:	607b      	str	r3, [r7, #4]
 8002560:	f04f 0200 	mov.w	r2, #0
 8002564:	f04f 0300 	mov.w	r3, #0
 8002568:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800256c:	4659      	mov	r1, fp
 800256e:	00cb      	lsls	r3, r1, #3
 8002570:	4651      	mov	r1, sl
 8002572:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002576:	4651      	mov	r1, sl
 8002578:	00ca      	lsls	r2, r1, #3
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	4603      	mov	r3, r0
 8002580:	4642      	mov	r2, r8
 8002582:	189b      	adds	r3, r3, r2
 8002584:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002586:	464b      	mov	r3, r9
 8002588:	460a      	mov	r2, r1
 800258a:	eb42 0303 	adc.w	r3, r2, r3
 800258e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	2200      	movs	r2, #0
 8002598:	663b      	str	r3, [r7, #96]	@ 0x60
 800259a:	667a      	str	r2, [r7, #100]	@ 0x64
 800259c:	f04f 0200 	mov.w	r2, #0
 80025a0:	f04f 0300 	mov.w	r3, #0
 80025a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80025a8:	4649      	mov	r1, r9
 80025aa:	008b      	lsls	r3, r1, #2
 80025ac:	4641      	mov	r1, r8
 80025ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80025b2:	4641      	mov	r1, r8
 80025b4:	008a      	lsls	r2, r1, #2
 80025b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80025ba:	f7fd fe81 	bl	80002c0 <__aeabi_uldivmod>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4b0d      	ldr	r3, [pc, #52]	@ (80025f8 <UART_SetConfig+0x4e4>)
 80025c4:	fba3 1302 	umull	r1, r3, r3, r2
 80025c8:	095b      	lsrs	r3, r3, #5
 80025ca:	2164      	movs	r1, #100	@ 0x64
 80025cc:	fb01 f303 	mul.w	r3, r1, r3
 80025d0:	1ad3      	subs	r3, r2, r3
 80025d2:	011b      	lsls	r3, r3, #4
 80025d4:	3332      	adds	r3, #50	@ 0x32
 80025d6:	4a08      	ldr	r2, [pc, #32]	@ (80025f8 <UART_SetConfig+0x4e4>)
 80025d8:	fba2 2303 	umull	r2, r3, r2, r3
 80025dc:	095b      	lsrs	r3, r3, #5
 80025de:	f003 020f 	and.w	r2, r3, #15
 80025e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4422      	add	r2, r4
 80025ea:	609a      	str	r2, [r3, #8]
}
 80025ec:	bf00      	nop
 80025ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80025f2:	46bd      	mov	sp, r7
 80025f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80025f8:	51eb851f 	.word	0x51eb851f

080025fc <_vsniprintf_r>:
 80025fc:	b530      	push	{r4, r5, lr}
 80025fe:	4614      	mov	r4, r2
 8002600:	2c00      	cmp	r4, #0
 8002602:	b09b      	sub	sp, #108	@ 0x6c
 8002604:	4605      	mov	r5, r0
 8002606:	461a      	mov	r2, r3
 8002608:	da05      	bge.n	8002616 <_vsniprintf_r+0x1a>
 800260a:	238b      	movs	r3, #139	@ 0x8b
 800260c:	6003      	str	r3, [r0, #0]
 800260e:	f04f 30ff 	mov.w	r0, #4294967295
 8002612:	b01b      	add	sp, #108	@ 0x6c
 8002614:	bd30      	pop	{r4, r5, pc}
 8002616:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800261a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800261e:	f04f 0300 	mov.w	r3, #0
 8002622:	9319      	str	r3, [sp, #100]	@ 0x64
 8002624:	bf14      	ite	ne
 8002626:	f104 33ff 	addne.w	r3, r4, #4294967295
 800262a:	4623      	moveq	r3, r4
 800262c:	9302      	str	r3, [sp, #8]
 800262e:	9305      	str	r3, [sp, #20]
 8002630:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002634:	9100      	str	r1, [sp, #0]
 8002636:	9104      	str	r1, [sp, #16]
 8002638:	f8ad 300e 	strh.w	r3, [sp, #14]
 800263c:	4669      	mov	r1, sp
 800263e:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8002640:	f000 f9a0 	bl	8002984 <_svfiprintf_r>
 8002644:	1c43      	adds	r3, r0, #1
 8002646:	bfbc      	itt	lt
 8002648:	238b      	movlt	r3, #139	@ 0x8b
 800264a:	602b      	strlt	r3, [r5, #0]
 800264c:	2c00      	cmp	r4, #0
 800264e:	d0e0      	beq.n	8002612 <_vsniprintf_r+0x16>
 8002650:	9b00      	ldr	r3, [sp, #0]
 8002652:	2200      	movs	r2, #0
 8002654:	701a      	strb	r2, [r3, #0]
 8002656:	e7dc      	b.n	8002612 <_vsniprintf_r+0x16>

08002658 <vsniprintf>:
 8002658:	b507      	push	{r0, r1, r2, lr}
 800265a:	9300      	str	r3, [sp, #0]
 800265c:	4613      	mov	r3, r2
 800265e:	460a      	mov	r2, r1
 8002660:	4601      	mov	r1, r0
 8002662:	4803      	ldr	r0, [pc, #12]	@ (8002670 <vsniprintf+0x18>)
 8002664:	6800      	ldr	r0, [r0, #0]
 8002666:	f7ff ffc9 	bl	80025fc <_vsniprintf_r>
 800266a:	b003      	add	sp, #12
 800266c:	f85d fb04 	ldr.w	pc, [sp], #4
 8002670:	2000000c 	.word	0x2000000c

08002674 <memset>:
 8002674:	4402      	add	r2, r0
 8002676:	4603      	mov	r3, r0
 8002678:	4293      	cmp	r3, r2
 800267a:	d100      	bne.n	800267e <memset+0xa>
 800267c:	4770      	bx	lr
 800267e:	f803 1b01 	strb.w	r1, [r3], #1
 8002682:	e7f9      	b.n	8002678 <memset+0x4>

08002684 <__errno>:
 8002684:	4b01      	ldr	r3, [pc, #4]	@ (800268c <__errno+0x8>)
 8002686:	6818      	ldr	r0, [r3, #0]
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	2000000c 	.word	0x2000000c

08002690 <__libc_init_array>:
 8002690:	b570      	push	{r4, r5, r6, lr}
 8002692:	4d0d      	ldr	r5, [pc, #52]	@ (80026c8 <__libc_init_array+0x38>)
 8002694:	4c0d      	ldr	r4, [pc, #52]	@ (80026cc <__libc_init_array+0x3c>)
 8002696:	1b64      	subs	r4, r4, r5
 8002698:	10a4      	asrs	r4, r4, #2
 800269a:	2600      	movs	r6, #0
 800269c:	42a6      	cmp	r6, r4
 800269e:	d109      	bne.n	80026b4 <__libc_init_array+0x24>
 80026a0:	4d0b      	ldr	r5, [pc, #44]	@ (80026d0 <__libc_init_array+0x40>)
 80026a2:	4c0c      	ldr	r4, [pc, #48]	@ (80026d4 <__libc_init_array+0x44>)
 80026a4:	f000 fc64 	bl	8002f70 <_init>
 80026a8:	1b64      	subs	r4, r4, r5
 80026aa:	10a4      	asrs	r4, r4, #2
 80026ac:	2600      	movs	r6, #0
 80026ae:	42a6      	cmp	r6, r4
 80026b0:	d105      	bne.n	80026be <__libc_init_array+0x2e>
 80026b2:	bd70      	pop	{r4, r5, r6, pc}
 80026b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80026b8:	4798      	blx	r3
 80026ba:	3601      	adds	r6, #1
 80026bc:	e7ee      	b.n	800269c <__libc_init_array+0xc>
 80026be:	f855 3b04 	ldr.w	r3, [r5], #4
 80026c2:	4798      	blx	r3
 80026c4:	3601      	adds	r6, #1
 80026c6:	e7f2      	b.n	80026ae <__libc_init_array+0x1e>
 80026c8:	08002ff4 	.word	0x08002ff4
 80026cc:	08002ff4 	.word	0x08002ff4
 80026d0:	08002ff4 	.word	0x08002ff4
 80026d4:	08002ff8 	.word	0x08002ff8

080026d8 <__retarget_lock_acquire_recursive>:
 80026d8:	4770      	bx	lr

080026da <__retarget_lock_release_recursive>:
 80026da:	4770      	bx	lr

080026dc <_free_r>:
 80026dc:	b538      	push	{r3, r4, r5, lr}
 80026de:	4605      	mov	r5, r0
 80026e0:	2900      	cmp	r1, #0
 80026e2:	d041      	beq.n	8002768 <_free_r+0x8c>
 80026e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80026e8:	1f0c      	subs	r4, r1, #4
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	bfb8      	it	lt
 80026ee:	18e4      	addlt	r4, r4, r3
 80026f0:	f000 f8e0 	bl	80028b4 <__malloc_lock>
 80026f4:	4a1d      	ldr	r2, [pc, #116]	@ (800276c <_free_r+0x90>)
 80026f6:	6813      	ldr	r3, [r2, #0]
 80026f8:	b933      	cbnz	r3, 8002708 <_free_r+0x2c>
 80026fa:	6063      	str	r3, [r4, #4]
 80026fc:	6014      	str	r4, [r2, #0]
 80026fe:	4628      	mov	r0, r5
 8002700:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002704:	f000 b8dc 	b.w	80028c0 <__malloc_unlock>
 8002708:	42a3      	cmp	r3, r4
 800270a:	d908      	bls.n	800271e <_free_r+0x42>
 800270c:	6820      	ldr	r0, [r4, #0]
 800270e:	1821      	adds	r1, r4, r0
 8002710:	428b      	cmp	r3, r1
 8002712:	bf01      	itttt	eq
 8002714:	6819      	ldreq	r1, [r3, #0]
 8002716:	685b      	ldreq	r3, [r3, #4]
 8002718:	1809      	addeq	r1, r1, r0
 800271a:	6021      	streq	r1, [r4, #0]
 800271c:	e7ed      	b.n	80026fa <_free_r+0x1e>
 800271e:	461a      	mov	r2, r3
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	b10b      	cbz	r3, 8002728 <_free_r+0x4c>
 8002724:	42a3      	cmp	r3, r4
 8002726:	d9fa      	bls.n	800271e <_free_r+0x42>
 8002728:	6811      	ldr	r1, [r2, #0]
 800272a:	1850      	adds	r0, r2, r1
 800272c:	42a0      	cmp	r0, r4
 800272e:	d10b      	bne.n	8002748 <_free_r+0x6c>
 8002730:	6820      	ldr	r0, [r4, #0]
 8002732:	4401      	add	r1, r0
 8002734:	1850      	adds	r0, r2, r1
 8002736:	4283      	cmp	r3, r0
 8002738:	6011      	str	r1, [r2, #0]
 800273a:	d1e0      	bne.n	80026fe <_free_r+0x22>
 800273c:	6818      	ldr	r0, [r3, #0]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	6053      	str	r3, [r2, #4]
 8002742:	4408      	add	r0, r1
 8002744:	6010      	str	r0, [r2, #0]
 8002746:	e7da      	b.n	80026fe <_free_r+0x22>
 8002748:	d902      	bls.n	8002750 <_free_r+0x74>
 800274a:	230c      	movs	r3, #12
 800274c:	602b      	str	r3, [r5, #0]
 800274e:	e7d6      	b.n	80026fe <_free_r+0x22>
 8002750:	6820      	ldr	r0, [r4, #0]
 8002752:	1821      	adds	r1, r4, r0
 8002754:	428b      	cmp	r3, r1
 8002756:	bf04      	itt	eq
 8002758:	6819      	ldreq	r1, [r3, #0]
 800275a:	685b      	ldreq	r3, [r3, #4]
 800275c:	6063      	str	r3, [r4, #4]
 800275e:	bf04      	itt	eq
 8002760:	1809      	addeq	r1, r1, r0
 8002762:	6021      	streq	r1, [r4, #0]
 8002764:	6054      	str	r4, [r2, #4]
 8002766:	e7ca      	b.n	80026fe <_free_r+0x22>
 8002768:	bd38      	pop	{r3, r4, r5, pc}
 800276a:	bf00      	nop
 800276c:	2000020c 	.word	0x2000020c

08002770 <sbrk_aligned>:
 8002770:	b570      	push	{r4, r5, r6, lr}
 8002772:	4e0f      	ldr	r6, [pc, #60]	@ (80027b0 <sbrk_aligned+0x40>)
 8002774:	460c      	mov	r4, r1
 8002776:	6831      	ldr	r1, [r6, #0]
 8002778:	4605      	mov	r5, r0
 800277a:	b911      	cbnz	r1, 8002782 <sbrk_aligned+0x12>
 800277c:	f000 fba4 	bl	8002ec8 <_sbrk_r>
 8002780:	6030      	str	r0, [r6, #0]
 8002782:	4621      	mov	r1, r4
 8002784:	4628      	mov	r0, r5
 8002786:	f000 fb9f 	bl	8002ec8 <_sbrk_r>
 800278a:	1c43      	adds	r3, r0, #1
 800278c:	d103      	bne.n	8002796 <sbrk_aligned+0x26>
 800278e:	f04f 34ff 	mov.w	r4, #4294967295
 8002792:	4620      	mov	r0, r4
 8002794:	bd70      	pop	{r4, r5, r6, pc}
 8002796:	1cc4      	adds	r4, r0, #3
 8002798:	f024 0403 	bic.w	r4, r4, #3
 800279c:	42a0      	cmp	r0, r4
 800279e:	d0f8      	beq.n	8002792 <sbrk_aligned+0x22>
 80027a0:	1a21      	subs	r1, r4, r0
 80027a2:	4628      	mov	r0, r5
 80027a4:	f000 fb90 	bl	8002ec8 <_sbrk_r>
 80027a8:	3001      	adds	r0, #1
 80027aa:	d1f2      	bne.n	8002792 <sbrk_aligned+0x22>
 80027ac:	e7ef      	b.n	800278e <sbrk_aligned+0x1e>
 80027ae:	bf00      	nop
 80027b0:	20000208 	.word	0x20000208

080027b4 <_malloc_r>:
 80027b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027b8:	1ccd      	adds	r5, r1, #3
 80027ba:	f025 0503 	bic.w	r5, r5, #3
 80027be:	3508      	adds	r5, #8
 80027c0:	2d0c      	cmp	r5, #12
 80027c2:	bf38      	it	cc
 80027c4:	250c      	movcc	r5, #12
 80027c6:	2d00      	cmp	r5, #0
 80027c8:	4606      	mov	r6, r0
 80027ca:	db01      	blt.n	80027d0 <_malloc_r+0x1c>
 80027cc:	42a9      	cmp	r1, r5
 80027ce:	d904      	bls.n	80027da <_malloc_r+0x26>
 80027d0:	230c      	movs	r3, #12
 80027d2:	6033      	str	r3, [r6, #0]
 80027d4:	2000      	movs	r0, #0
 80027d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027da:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80028b0 <_malloc_r+0xfc>
 80027de:	f000 f869 	bl	80028b4 <__malloc_lock>
 80027e2:	f8d8 3000 	ldr.w	r3, [r8]
 80027e6:	461c      	mov	r4, r3
 80027e8:	bb44      	cbnz	r4, 800283c <_malloc_r+0x88>
 80027ea:	4629      	mov	r1, r5
 80027ec:	4630      	mov	r0, r6
 80027ee:	f7ff ffbf 	bl	8002770 <sbrk_aligned>
 80027f2:	1c43      	adds	r3, r0, #1
 80027f4:	4604      	mov	r4, r0
 80027f6:	d158      	bne.n	80028aa <_malloc_r+0xf6>
 80027f8:	f8d8 4000 	ldr.w	r4, [r8]
 80027fc:	4627      	mov	r7, r4
 80027fe:	2f00      	cmp	r7, #0
 8002800:	d143      	bne.n	800288a <_malloc_r+0xd6>
 8002802:	2c00      	cmp	r4, #0
 8002804:	d04b      	beq.n	800289e <_malloc_r+0xea>
 8002806:	6823      	ldr	r3, [r4, #0]
 8002808:	4639      	mov	r1, r7
 800280a:	4630      	mov	r0, r6
 800280c:	eb04 0903 	add.w	r9, r4, r3
 8002810:	f000 fb5a 	bl	8002ec8 <_sbrk_r>
 8002814:	4581      	cmp	r9, r0
 8002816:	d142      	bne.n	800289e <_malloc_r+0xea>
 8002818:	6821      	ldr	r1, [r4, #0]
 800281a:	1a6d      	subs	r5, r5, r1
 800281c:	4629      	mov	r1, r5
 800281e:	4630      	mov	r0, r6
 8002820:	f7ff ffa6 	bl	8002770 <sbrk_aligned>
 8002824:	3001      	adds	r0, #1
 8002826:	d03a      	beq.n	800289e <_malloc_r+0xea>
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	442b      	add	r3, r5
 800282c:	6023      	str	r3, [r4, #0]
 800282e:	f8d8 3000 	ldr.w	r3, [r8]
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	bb62      	cbnz	r2, 8002890 <_malloc_r+0xdc>
 8002836:	f8c8 7000 	str.w	r7, [r8]
 800283a:	e00f      	b.n	800285c <_malloc_r+0xa8>
 800283c:	6822      	ldr	r2, [r4, #0]
 800283e:	1b52      	subs	r2, r2, r5
 8002840:	d420      	bmi.n	8002884 <_malloc_r+0xd0>
 8002842:	2a0b      	cmp	r2, #11
 8002844:	d917      	bls.n	8002876 <_malloc_r+0xc2>
 8002846:	1961      	adds	r1, r4, r5
 8002848:	42a3      	cmp	r3, r4
 800284a:	6025      	str	r5, [r4, #0]
 800284c:	bf18      	it	ne
 800284e:	6059      	strne	r1, [r3, #4]
 8002850:	6863      	ldr	r3, [r4, #4]
 8002852:	bf08      	it	eq
 8002854:	f8c8 1000 	streq.w	r1, [r8]
 8002858:	5162      	str	r2, [r4, r5]
 800285a:	604b      	str	r3, [r1, #4]
 800285c:	4630      	mov	r0, r6
 800285e:	f000 f82f 	bl	80028c0 <__malloc_unlock>
 8002862:	f104 000b 	add.w	r0, r4, #11
 8002866:	1d23      	adds	r3, r4, #4
 8002868:	f020 0007 	bic.w	r0, r0, #7
 800286c:	1ac2      	subs	r2, r0, r3
 800286e:	bf1c      	itt	ne
 8002870:	1a1b      	subne	r3, r3, r0
 8002872:	50a3      	strne	r3, [r4, r2]
 8002874:	e7af      	b.n	80027d6 <_malloc_r+0x22>
 8002876:	6862      	ldr	r2, [r4, #4]
 8002878:	42a3      	cmp	r3, r4
 800287a:	bf0c      	ite	eq
 800287c:	f8c8 2000 	streq.w	r2, [r8]
 8002880:	605a      	strne	r2, [r3, #4]
 8002882:	e7eb      	b.n	800285c <_malloc_r+0xa8>
 8002884:	4623      	mov	r3, r4
 8002886:	6864      	ldr	r4, [r4, #4]
 8002888:	e7ae      	b.n	80027e8 <_malloc_r+0x34>
 800288a:	463c      	mov	r4, r7
 800288c:	687f      	ldr	r7, [r7, #4]
 800288e:	e7b6      	b.n	80027fe <_malloc_r+0x4a>
 8002890:	461a      	mov	r2, r3
 8002892:	685b      	ldr	r3, [r3, #4]
 8002894:	42a3      	cmp	r3, r4
 8002896:	d1fb      	bne.n	8002890 <_malloc_r+0xdc>
 8002898:	2300      	movs	r3, #0
 800289a:	6053      	str	r3, [r2, #4]
 800289c:	e7de      	b.n	800285c <_malloc_r+0xa8>
 800289e:	230c      	movs	r3, #12
 80028a0:	6033      	str	r3, [r6, #0]
 80028a2:	4630      	mov	r0, r6
 80028a4:	f000 f80c 	bl	80028c0 <__malloc_unlock>
 80028a8:	e794      	b.n	80027d4 <_malloc_r+0x20>
 80028aa:	6005      	str	r5, [r0, #0]
 80028ac:	e7d6      	b.n	800285c <_malloc_r+0xa8>
 80028ae:	bf00      	nop
 80028b0:	2000020c 	.word	0x2000020c

080028b4 <__malloc_lock>:
 80028b4:	4801      	ldr	r0, [pc, #4]	@ (80028bc <__malloc_lock+0x8>)
 80028b6:	f7ff bf0f 	b.w	80026d8 <__retarget_lock_acquire_recursive>
 80028ba:	bf00      	nop
 80028bc:	20000204 	.word	0x20000204

080028c0 <__malloc_unlock>:
 80028c0:	4801      	ldr	r0, [pc, #4]	@ (80028c8 <__malloc_unlock+0x8>)
 80028c2:	f7ff bf0a 	b.w	80026da <__retarget_lock_release_recursive>
 80028c6:	bf00      	nop
 80028c8:	20000204 	.word	0x20000204

080028cc <__ssputs_r>:
 80028cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80028d0:	688e      	ldr	r6, [r1, #8]
 80028d2:	461f      	mov	r7, r3
 80028d4:	42be      	cmp	r6, r7
 80028d6:	680b      	ldr	r3, [r1, #0]
 80028d8:	4682      	mov	sl, r0
 80028da:	460c      	mov	r4, r1
 80028dc:	4690      	mov	r8, r2
 80028de:	d82d      	bhi.n	800293c <__ssputs_r+0x70>
 80028e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80028e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80028e8:	d026      	beq.n	8002938 <__ssputs_r+0x6c>
 80028ea:	6965      	ldr	r5, [r4, #20]
 80028ec:	6909      	ldr	r1, [r1, #16]
 80028ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80028f2:	eba3 0901 	sub.w	r9, r3, r1
 80028f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80028fa:	1c7b      	adds	r3, r7, #1
 80028fc:	444b      	add	r3, r9
 80028fe:	106d      	asrs	r5, r5, #1
 8002900:	429d      	cmp	r5, r3
 8002902:	bf38      	it	cc
 8002904:	461d      	movcc	r5, r3
 8002906:	0553      	lsls	r3, r2, #21
 8002908:	d527      	bpl.n	800295a <__ssputs_r+0x8e>
 800290a:	4629      	mov	r1, r5
 800290c:	f7ff ff52 	bl	80027b4 <_malloc_r>
 8002910:	4606      	mov	r6, r0
 8002912:	b360      	cbz	r0, 800296e <__ssputs_r+0xa2>
 8002914:	6921      	ldr	r1, [r4, #16]
 8002916:	464a      	mov	r2, r9
 8002918:	f000 fae6 	bl	8002ee8 <memcpy>
 800291c:	89a3      	ldrh	r3, [r4, #12]
 800291e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002922:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002926:	81a3      	strh	r3, [r4, #12]
 8002928:	6126      	str	r6, [r4, #16]
 800292a:	6165      	str	r5, [r4, #20]
 800292c:	444e      	add	r6, r9
 800292e:	eba5 0509 	sub.w	r5, r5, r9
 8002932:	6026      	str	r6, [r4, #0]
 8002934:	60a5      	str	r5, [r4, #8]
 8002936:	463e      	mov	r6, r7
 8002938:	42be      	cmp	r6, r7
 800293a:	d900      	bls.n	800293e <__ssputs_r+0x72>
 800293c:	463e      	mov	r6, r7
 800293e:	6820      	ldr	r0, [r4, #0]
 8002940:	4632      	mov	r2, r6
 8002942:	4641      	mov	r1, r8
 8002944:	f000 faa6 	bl	8002e94 <memmove>
 8002948:	68a3      	ldr	r3, [r4, #8]
 800294a:	1b9b      	subs	r3, r3, r6
 800294c:	60a3      	str	r3, [r4, #8]
 800294e:	6823      	ldr	r3, [r4, #0]
 8002950:	4433      	add	r3, r6
 8002952:	6023      	str	r3, [r4, #0]
 8002954:	2000      	movs	r0, #0
 8002956:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800295a:	462a      	mov	r2, r5
 800295c:	f000 fad2 	bl	8002f04 <_realloc_r>
 8002960:	4606      	mov	r6, r0
 8002962:	2800      	cmp	r0, #0
 8002964:	d1e0      	bne.n	8002928 <__ssputs_r+0x5c>
 8002966:	6921      	ldr	r1, [r4, #16]
 8002968:	4650      	mov	r0, sl
 800296a:	f7ff feb7 	bl	80026dc <_free_r>
 800296e:	230c      	movs	r3, #12
 8002970:	f8ca 3000 	str.w	r3, [sl]
 8002974:	89a3      	ldrh	r3, [r4, #12]
 8002976:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800297a:	81a3      	strh	r3, [r4, #12]
 800297c:	f04f 30ff 	mov.w	r0, #4294967295
 8002980:	e7e9      	b.n	8002956 <__ssputs_r+0x8a>
	...

08002984 <_svfiprintf_r>:
 8002984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002988:	4698      	mov	r8, r3
 800298a:	898b      	ldrh	r3, [r1, #12]
 800298c:	061b      	lsls	r3, r3, #24
 800298e:	b09d      	sub	sp, #116	@ 0x74
 8002990:	4607      	mov	r7, r0
 8002992:	460d      	mov	r5, r1
 8002994:	4614      	mov	r4, r2
 8002996:	d510      	bpl.n	80029ba <_svfiprintf_r+0x36>
 8002998:	690b      	ldr	r3, [r1, #16]
 800299a:	b973      	cbnz	r3, 80029ba <_svfiprintf_r+0x36>
 800299c:	2140      	movs	r1, #64	@ 0x40
 800299e:	f7ff ff09 	bl	80027b4 <_malloc_r>
 80029a2:	6028      	str	r0, [r5, #0]
 80029a4:	6128      	str	r0, [r5, #16]
 80029a6:	b930      	cbnz	r0, 80029b6 <_svfiprintf_r+0x32>
 80029a8:	230c      	movs	r3, #12
 80029aa:	603b      	str	r3, [r7, #0]
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	b01d      	add	sp, #116	@ 0x74
 80029b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80029b6:	2340      	movs	r3, #64	@ 0x40
 80029b8:	616b      	str	r3, [r5, #20]
 80029ba:	2300      	movs	r3, #0
 80029bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80029be:	2320      	movs	r3, #32
 80029c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80029c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80029c8:	2330      	movs	r3, #48	@ 0x30
 80029ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8002b68 <_svfiprintf_r+0x1e4>
 80029ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80029d2:	f04f 0901 	mov.w	r9, #1
 80029d6:	4623      	mov	r3, r4
 80029d8:	469a      	mov	sl, r3
 80029da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80029de:	b10a      	cbz	r2, 80029e4 <_svfiprintf_r+0x60>
 80029e0:	2a25      	cmp	r2, #37	@ 0x25
 80029e2:	d1f9      	bne.n	80029d8 <_svfiprintf_r+0x54>
 80029e4:	ebba 0b04 	subs.w	fp, sl, r4
 80029e8:	d00b      	beq.n	8002a02 <_svfiprintf_r+0x7e>
 80029ea:	465b      	mov	r3, fp
 80029ec:	4622      	mov	r2, r4
 80029ee:	4629      	mov	r1, r5
 80029f0:	4638      	mov	r0, r7
 80029f2:	f7ff ff6b 	bl	80028cc <__ssputs_r>
 80029f6:	3001      	adds	r0, #1
 80029f8:	f000 80a7 	beq.w	8002b4a <_svfiprintf_r+0x1c6>
 80029fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80029fe:	445a      	add	r2, fp
 8002a00:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a02:	f89a 3000 	ldrb.w	r3, [sl]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 809f 	beq.w	8002b4a <_svfiprintf_r+0x1c6>
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a12:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a16:	f10a 0a01 	add.w	sl, sl, #1
 8002a1a:	9304      	str	r3, [sp, #16]
 8002a1c:	9307      	str	r3, [sp, #28]
 8002a1e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002a22:	931a      	str	r3, [sp, #104]	@ 0x68
 8002a24:	4654      	mov	r4, sl
 8002a26:	2205      	movs	r2, #5
 8002a28:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a2c:	484e      	ldr	r0, [pc, #312]	@ (8002b68 <_svfiprintf_r+0x1e4>)
 8002a2e:	f7fd fbf7 	bl	8000220 <memchr>
 8002a32:	9a04      	ldr	r2, [sp, #16]
 8002a34:	b9d8      	cbnz	r0, 8002a6e <_svfiprintf_r+0xea>
 8002a36:	06d0      	lsls	r0, r2, #27
 8002a38:	bf44      	itt	mi
 8002a3a:	2320      	movmi	r3, #32
 8002a3c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a40:	0711      	lsls	r1, r2, #28
 8002a42:	bf44      	itt	mi
 8002a44:	232b      	movmi	r3, #43	@ 0x2b
 8002a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a4e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a50:	d015      	beq.n	8002a7e <_svfiprintf_r+0xfa>
 8002a52:	9a07      	ldr	r2, [sp, #28]
 8002a54:	4654      	mov	r4, sl
 8002a56:	2000      	movs	r0, #0
 8002a58:	f04f 0c0a 	mov.w	ip, #10
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002a62:	3b30      	subs	r3, #48	@ 0x30
 8002a64:	2b09      	cmp	r3, #9
 8002a66:	d94b      	bls.n	8002b00 <_svfiprintf_r+0x17c>
 8002a68:	b1b0      	cbz	r0, 8002a98 <_svfiprintf_r+0x114>
 8002a6a:	9207      	str	r2, [sp, #28]
 8002a6c:	e014      	b.n	8002a98 <_svfiprintf_r+0x114>
 8002a6e:	eba0 0308 	sub.w	r3, r0, r8
 8002a72:	fa09 f303 	lsl.w	r3, r9, r3
 8002a76:	4313      	orrs	r3, r2
 8002a78:	9304      	str	r3, [sp, #16]
 8002a7a:	46a2      	mov	sl, r4
 8002a7c:	e7d2      	b.n	8002a24 <_svfiprintf_r+0xa0>
 8002a7e:	9b03      	ldr	r3, [sp, #12]
 8002a80:	1d19      	adds	r1, r3, #4
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	9103      	str	r1, [sp, #12]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	bfbb      	ittet	lt
 8002a8a:	425b      	neglt	r3, r3
 8002a8c:	f042 0202 	orrlt.w	r2, r2, #2
 8002a90:	9307      	strge	r3, [sp, #28]
 8002a92:	9307      	strlt	r3, [sp, #28]
 8002a94:	bfb8      	it	lt
 8002a96:	9204      	strlt	r2, [sp, #16]
 8002a98:	7823      	ldrb	r3, [r4, #0]
 8002a9a:	2b2e      	cmp	r3, #46	@ 0x2e
 8002a9c:	d10a      	bne.n	8002ab4 <_svfiprintf_r+0x130>
 8002a9e:	7863      	ldrb	r3, [r4, #1]
 8002aa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002aa2:	d132      	bne.n	8002b0a <_svfiprintf_r+0x186>
 8002aa4:	9b03      	ldr	r3, [sp, #12]
 8002aa6:	1d1a      	adds	r2, r3, #4
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	9203      	str	r2, [sp, #12]
 8002aac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ab0:	3402      	adds	r4, #2
 8002ab2:	9305      	str	r3, [sp, #20]
 8002ab4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8002b78 <_svfiprintf_r+0x1f4>
 8002ab8:	7821      	ldrb	r1, [r4, #0]
 8002aba:	2203      	movs	r2, #3
 8002abc:	4650      	mov	r0, sl
 8002abe:	f7fd fbaf 	bl	8000220 <memchr>
 8002ac2:	b138      	cbz	r0, 8002ad4 <_svfiprintf_r+0x150>
 8002ac4:	9b04      	ldr	r3, [sp, #16]
 8002ac6:	eba0 000a 	sub.w	r0, r0, sl
 8002aca:	2240      	movs	r2, #64	@ 0x40
 8002acc:	4082      	lsls	r2, r0
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	3401      	adds	r4, #1
 8002ad2:	9304      	str	r3, [sp, #16]
 8002ad4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ad8:	4824      	ldr	r0, [pc, #144]	@ (8002b6c <_svfiprintf_r+0x1e8>)
 8002ada:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002ade:	2206      	movs	r2, #6
 8002ae0:	f7fd fb9e 	bl	8000220 <memchr>
 8002ae4:	2800      	cmp	r0, #0
 8002ae6:	d036      	beq.n	8002b56 <_svfiprintf_r+0x1d2>
 8002ae8:	4b21      	ldr	r3, [pc, #132]	@ (8002b70 <_svfiprintf_r+0x1ec>)
 8002aea:	bb1b      	cbnz	r3, 8002b34 <_svfiprintf_r+0x1b0>
 8002aec:	9b03      	ldr	r3, [sp, #12]
 8002aee:	3307      	adds	r3, #7
 8002af0:	f023 0307 	bic.w	r3, r3, #7
 8002af4:	3308      	adds	r3, #8
 8002af6:	9303      	str	r3, [sp, #12]
 8002af8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002afa:	4433      	add	r3, r6
 8002afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8002afe:	e76a      	b.n	80029d6 <_svfiprintf_r+0x52>
 8002b00:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b04:	460c      	mov	r4, r1
 8002b06:	2001      	movs	r0, #1
 8002b08:	e7a8      	b.n	8002a5c <_svfiprintf_r+0xd8>
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	3401      	adds	r4, #1
 8002b0e:	9305      	str	r3, [sp, #20]
 8002b10:	4619      	mov	r1, r3
 8002b12:	f04f 0c0a 	mov.w	ip, #10
 8002b16:	4620      	mov	r0, r4
 8002b18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b1c:	3a30      	subs	r2, #48	@ 0x30
 8002b1e:	2a09      	cmp	r2, #9
 8002b20:	d903      	bls.n	8002b2a <_svfiprintf_r+0x1a6>
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0c6      	beq.n	8002ab4 <_svfiprintf_r+0x130>
 8002b26:	9105      	str	r1, [sp, #20]
 8002b28:	e7c4      	b.n	8002ab4 <_svfiprintf_r+0x130>
 8002b2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b2e:	4604      	mov	r4, r0
 8002b30:	2301      	movs	r3, #1
 8002b32:	e7f0      	b.n	8002b16 <_svfiprintf_r+0x192>
 8002b34:	ab03      	add	r3, sp, #12
 8002b36:	9300      	str	r3, [sp, #0]
 8002b38:	462a      	mov	r2, r5
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b74 <_svfiprintf_r+0x1f0>)
 8002b3c:	a904      	add	r1, sp, #16
 8002b3e:	4638      	mov	r0, r7
 8002b40:	f3af 8000 	nop.w
 8002b44:	1c42      	adds	r2, r0, #1
 8002b46:	4606      	mov	r6, r0
 8002b48:	d1d6      	bne.n	8002af8 <_svfiprintf_r+0x174>
 8002b4a:	89ab      	ldrh	r3, [r5, #12]
 8002b4c:	065b      	lsls	r3, r3, #25
 8002b4e:	f53f af2d 	bmi.w	80029ac <_svfiprintf_r+0x28>
 8002b52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002b54:	e72c      	b.n	80029b0 <_svfiprintf_r+0x2c>
 8002b56:	ab03      	add	r3, sp, #12
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	462a      	mov	r2, r5
 8002b5c:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <_svfiprintf_r+0x1f0>)
 8002b5e:	a904      	add	r1, sp, #16
 8002b60:	4638      	mov	r0, r7
 8002b62:	f000 f879 	bl	8002c58 <_printf_i>
 8002b66:	e7ed      	b.n	8002b44 <_svfiprintf_r+0x1c0>
 8002b68:	08002fb8 	.word	0x08002fb8
 8002b6c:	08002fc2 	.word	0x08002fc2
 8002b70:	00000000 	.word	0x00000000
 8002b74:	080028cd 	.word	0x080028cd
 8002b78:	08002fbe 	.word	0x08002fbe

08002b7c <_printf_common>:
 8002b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b80:	4616      	mov	r6, r2
 8002b82:	4698      	mov	r8, r3
 8002b84:	688a      	ldr	r2, [r1, #8]
 8002b86:	690b      	ldr	r3, [r1, #16]
 8002b88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	bfb8      	it	lt
 8002b90:	4613      	movlt	r3, r2
 8002b92:	6033      	str	r3, [r6, #0]
 8002b94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002b98:	4607      	mov	r7, r0
 8002b9a:	460c      	mov	r4, r1
 8002b9c:	b10a      	cbz	r2, 8002ba2 <_printf_common+0x26>
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	6033      	str	r3, [r6, #0]
 8002ba2:	6823      	ldr	r3, [r4, #0]
 8002ba4:	0699      	lsls	r1, r3, #26
 8002ba6:	bf42      	ittt	mi
 8002ba8:	6833      	ldrmi	r3, [r6, #0]
 8002baa:	3302      	addmi	r3, #2
 8002bac:	6033      	strmi	r3, [r6, #0]
 8002bae:	6825      	ldr	r5, [r4, #0]
 8002bb0:	f015 0506 	ands.w	r5, r5, #6
 8002bb4:	d106      	bne.n	8002bc4 <_printf_common+0x48>
 8002bb6:	f104 0a19 	add.w	sl, r4, #25
 8002bba:	68e3      	ldr	r3, [r4, #12]
 8002bbc:	6832      	ldr	r2, [r6, #0]
 8002bbe:	1a9b      	subs	r3, r3, r2
 8002bc0:	42ab      	cmp	r3, r5
 8002bc2:	dc26      	bgt.n	8002c12 <_printf_common+0x96>
 8002bc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002bc8:	6822      	ldr	r2, [r4, #0]
 8002bca:	3b00      	subs	r3, #0
 8002bcc:	bf18      	it	ne
 8002bce:	2301      	movne	r3, #1
 8002bd0:	0692      	lsls	r2, r2, #26
 8002bd2:	d42b      	bmi.n	8002c2c <_printf_common+0xb0>
 8002bd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002bd8:	4641      	mov	r1, r8
 8002bda:	4638      	mov	r0, r7
 8002bdc:	47c8      	blx	r9
 8002bde:	3001      	adds	r0, #1
 8002be0:	d01e      	beq.n	8002c20 <_printf_common+0xa4>
 8002be2:	6823      	ldr	r3, [r4, #0]
 8002be4:	6922      	ldr	r2, [r4, #16]
 8002be6:	f003 0306 	and.w	r3, r3, #6
 8002bea:	2b04      	cmp	r3, #4
 8002bec:	bf02      	ittt	eq
 8002bee:	68e5      	ldreq	r5, [r4, #12]
 8002bf0:	6833      	ldreq	r3, [r6, #0]
 8002bf2:	1aed      	subeq	r5, r5, r3
 8002bf4:	68a3      	ldr	r3, [r4, #8]
 8002bf6:	bf0c      	ite	eq
 8002bf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002bfc:	2500      	movne	r5, #0
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	bfc4      	itt	gt
 8002c02:	1a9b      	subgt	r3, r3, r2
 8002c04:	18ed      	addgt	r5, r5, r3
 8002c06:	2600      	movs	r6, #0
 8002c08:	341a      	adds	r4, #26
 8002c0a:	42b5      	cmp	r5, r6
 8002c0c:	d11a      	bne.n	8002c44 <_printf_common+0xc8>
 8002c0e:	2000      	movs	r0, #0
 8002c10:	e008      	b.n	8002c24 <_printf_common+0xa8>
 8002c12:	2301      	movs	r3, #1
 8002c14:	4652      	mov	r2, sl
 8002c16:	4641      	mov	r1, r8
 8002c18:	4638      	mov	r0, r7
 8002c1a:	47c8      	blx	r9
 8002c1c:	3001      	adds	r0, #1
 8002c1e:	d103      	bne.n	8002c28 <_printf_common+0xac>
 8002c20:	f04f 30ff 	mov.w	r0, #4294967295
 8002c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c28:	3501      	adds	r5, #1
 8002c2a:	e7c6      	b.n	8002bba <_printf_common+0x3e>
 8002c2c:	18e1      	adds	r1, r4, r3
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	2030      	movs	r0, #48	@ 0x30
 8002c32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c36:	4422      	add	r2, r4
 8002c38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c40:	3302      	adds	r3, #2
 8002c42:	e7c7      	b.n	8002bd4 <_printf_common+0x58>
 8002c44:	2301      	movs	r3, #1
 8002c46:	4622      	mov	r2, r4
 8002c48:	4641      	mov	r1, r8
 8002c4a:	4638      	mov	r0, r7
 8002c4c:	47c8      	blx	r9
 8002c4e:	3001      	adds	r0, #1
 8002c50:	d0e6      	beq.n	8002c20 <_printf_common+0xa4>
 8002c52:	3601      	adds	r6, #1
 8002c54:	e7d9      	b.n	8002c0a <_printf_common+0x8e>
	...

08002c58 <_printf_i>:
 8002c58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002c5c:	7e0f      	ldrb	r7, [r1, #24]
 8002c5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002c60:	2f78      	cmp	r7, #120	@ 0x78
 8002c62:	4691      	mov	r9, r2
 8002c64:	4680      	mov	r8, r0
 8002c66:	460c      	mov	r4, r1
 8002c68:	469a      	mov	sl, r3
 8002c6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002c6e:	d807      	bhi.n	8002c80 <_printf_i+0x28>
 8002c70:	2f62      	cmp	r7, #98	@ 0x62
 8002c72:	d80a      	bhi.n	8002c8a <_printf_i+0x32>
 8002c74:	2f00      	cmp	r7, #0
 8002c76:	f000 80d1 	beq.w	8002e1c <_printf_i+0x1c4>
 8002c7a:	2f58      	cmp	r7, #88	@ 0x58
 8002c7c:	f000 80b8 	beq.w	8002df0 <_printf_i+0x198>
 8002c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002c84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002c88:	e03a      	b.n	8002d00 <_printf_i+0xa8>
 8002c8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002c8e:	2b15      	cmp	r3, #21
 8002c90:	d8f6      	bhi.n	8002c80 <_printf_i+0x28>
 8002c92:	a101      	add	r1, pc, #4	@ (adr r1, 8002c98 <_printf_i+0x40>)
 8002c94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c98:	08002cf1 	.word	0x08002cf1
 8002c9c:	08002d05 	.word	0x08002d05
 8002ca0:	08002c81 	.word	0x08002c81
 8002ca4:	08002c81 	.word	0x08002c81
 8002ca8:	08002c81 	.word	0x08002c81
 8002cac:	08002c81 	.word	0x08002c81
 8002cb0:	08002d05 	.word	0x08002d05
 8002cb4:	08002c81 	.word	0x08002c81
 8002cb8:	08002c81 	.word	0x08002c81
 8002cbc:	08002c81 	.word	0x08002c81
 8002cc0:	08002c81 	.word	0x08002c81
 8002cc4:	08002e03 	.word	0x08002e03
 8002cc8:	08002d2f 	.word	0x08002d2f
 8002ccc:	08002dbd 	.word	0x08002dbd
 8002cd0:	08002c81 	.word	0x08002c81
 8002cd4:	08002c81 	.word	0x08002c81
 8002cd8:	08002e25 	.word	0x08002e25
 8002cdc:	08002c81 	.word	0x08002c81
 8002ce0:	08002d2f 	.word	0x08002d2f
 8002ce4:	08002c81 	.word	0x08002c81
 8002ce8:	08002c81 	.word	0x08002c81
 8002cec:	08002dc5 	.word	0x08002dc5
 8002cf0:	6833      	ldr	r3, [r6, #0]
 8002cf2:	1d1a      	adds	r2, r3, #4
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6032      	str	r2, [r6, #0]
 8002cf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002cfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d00:	2301      	movs	r3, #1
 8002d02:	e09c      	b.n	8002e3e <_printf_i+0x1e6>
 8002d04:	6833      	ldr	r3, [r6, #0]
 8002d06:	6820      	ldr	r0, [r4, #0]
 8002d08:	1d19      	adds	r1, r3, #4
 8002d0a:	6031      	str	r1, [r6, #0]
 8002d0c:	0606      	lsls	r6, r0, #24
 8002d0e:	d501      	bpl.n	8002d14 <_printf_i+0xbc>
 8002d10:	681d      	ldr	r5, [r3, #0]
 8002d12:	e003      	b.n	8002d1c <_printf_i+0xc4>
 8002d14:	0645      	lsls	r5, r0, #25
 8002d16:	d5fb      	bpl.n	8002d10 <_printf_i+0xb8>
 8002d18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002d1c:	2d00      	cmp	r5, #0
 8002d1e:	da03      	bge.n	8002d28 <_printf_i+0xd0>
 8002d20:	232d      	movs	r3, #45	@ 0x2d
 8002d22:	426d      	negs	r5, r5
 8002d24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d28:	4858      	ldr	r0, [pc, #352]	@ (8002e8c <_printf_i+0x234>)
 8002d2a:	230a      	movs	r3, #10
 8002d2c:	e011      	b.n	8002d52 <_printf_i+0xfa>
 8002d2e:	6821      	ldr	r1, [r4, #0]
 8002d30:	6833      	ldr	r3, [r6, #0]
 8002d32:	0608      	lsls	r0, r1, #24
 8002d34:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d38:	d402      	bmi.n	8002d40 <_printf_i+0xe8>
 8002d3a:	0649      	lsls	r1, r1, #25
 8002d3c:	bf48      	it	mi
 8002d3e:	b2ad      	uxthmi	r5, r5
 8002d40:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d42:	4852      	ldr	r0, [pc, #328]	@ (8002e8c <_printf_i+0x234>)
 8002d44:	6033      	str	r3, [r6, #0]
 8002d46:	bf14      	ite	ne
 8002d48:	230a      	movne	r3, #10
 8002d4a:	2308      	moveq	r3, #8
 8002d4c:	2100      	movs	r1, #0
 8002d4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002d52:	6866      	ldr	r6, [r4, #4]
 8002d54:	60a6      	str	r6, [r4, #8]
 8002d56:	2e00      	cmp	r6, #0
 8002d58:	db05      	blt.n	8002d66 <_printf_i+0x10e>
 8002d5a:	6821      	ldr	r1, [r4, #0]
 8002d5c:	432e      	orrs	r6, r5
 8002d5e:	f021 0104 	bic.w	r1, r1, #4
 8002d62:	6021      	str	r1, [r4, #0]
 8002d64:	d04b      	beq.n	8002dfe <_printf_i+0x1a6>
 8002d66:	4616      	mov	r6, r2
 8002d68:	fbb5 f1f3 	udiv	r1, r5, r3
 8002d6c:	fb03 5711 	mls	r7, r3, r1, r5
 8002d70:	5dc7      	ldrb	r7, [r0, r7]
 8002d72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002d76:	462f      	mov	r7, r5
 8002d78:	42bb      	cmp	r3, r7
 8002d7a:	460d      	mov	r5, r1
 8002d7c:	d9f4      	bls.n	8002d68 <_printf_i+0x110>
 8002d7e:	2b08      	cmp	r3, #8
 8002d80:	d10b      	bne.n	8002d9a <_printf_i+0x142>
 8002d82:	6823      	ldr	r3, [r4, #0]
 8002d84:	07df      	lsls	r7, r3, #31
 8002d86:	d508      	bpl.n	8002d9a <_printf_i+0x142>
 8002d88:	6923      	ldr	r3, [r4, #16]
 8002d8a:	6861      	ldr	r1, [r4, #4]
 8002d8c:	4299      	cmp	r1, r3
 8002d8e:	bfde      	ittt	le
 8002d90:	2330      	movle	r3, #48	@ 0x30
 8002d92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002d96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002d9a:	1b92      	subs	r2, r2, r6
 8002d9c:	6122      	str	r2, [r4, #16]
 8002d9e:	f8cd a000 	str.w	sl, [sp]
 8002da2:	464b      	mov	r3, r9
 8002da4:	aa03      	add	r2, sp, #12
 8002da6:	4621      	mov	r1, r4
 8002da8:	4640      	mov	r0, r8
 8002daa:	f7ff fee7 	bl	8002b7c <_printf_common>
 8002dae:	3001      	adds	r0, #1
 8002db0:	d14a      	bne.n	8002e48 <_printf_i+0x1f0>
 8002db2:	f04f 30ff 	mov.w	r0, #4294967295
 8002db6:	b004      	add	sp, #16
 8002db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002dbc:	6823      	ldr	r3, [r4, #0]
 8002dbe:	f043 0320 	orr.w	r3, r3, #32
 8002dc2:	6023      	str	r3, [r4, #0]
 8002dc4:	4832      	ldr	r0, [pc, #200]	@ (8002e90 <_printf_i+0x238>)
 8002dc6:	2778      	movs	r7, #120	@ 0x78
 8002dc8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002dcc:	6823      	ldr	r3, [r4, #0]
 8002dce:	6831      	ldr	r1, [r6, #0]
 8002dd0:	061f      	lsls	r7, r3, #24
 8002dd2:	f851 5b04 	ldr.w	r5, [r1], #4
 8002dd6:	d402      	bmi.n	8002dde <_printf_i+0x186>
 8002dd8:	065f      	lsls	r7, r3, #25
 8002dda:	bf48      	it	mi
 8002ddc:	b2ad      	uxthmi	r5, r5
 8002dde:	6031      	str	r1, [r6, #0]
 8002de0:	07d9      	lsls	r1, r3, #31
 8002de2:	bf44      	itt	mi
 8002de4:	f043 0320 	orrmi.w	r3, r3, #32
 8002de8:	6023      	strmi	r3, [r4, #0]
 8002dea:	b11d      	cbz	r5, 8002df4 <_printf_i+0x19c>
 8002dec:	2310      	movs	r3, #16
 8002dee:	e7ad      	b.n	8002d4c <_printf_i+0xf4>
 8002df0:	4826      	ldr	r0, [pc, #152]	@ (8002e8c <_printf_i+0x234>)
 8002df2:	e7e9      	b.n	8002dc8 <_printf_i+0x170>
 8002df4:	6823      	ldr	r3, [r4, #0]
 8002df6:	f023 0320 	bic.w	r3, r3, #32
 8002dfa:	6023      	str	r3, [r4, #0]
 8002dfc:	e7f6      	b.n	8002dec <_printf_i+0x194>
 8002dfe:	4616      	mov	r6, r2
 8002e00:	e7bd      	b.n	8002d7e <_printf_i+0x126>
 8002e02:	6833      	ldr	r3, [r6, #0]
 8002e04:	6825      	ldr	r5, [r4, #0]
 8002e06:	6961      	ldr	r1, [r4, #20]
 8002e08:	1d18      	adds	r0, r3, #4
 8002e0a:	6030      	str	r0, [r6, #0]
 8002e0c:	062e      	lsls	r6, r5, #24
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	d501      	bpl.n	8002e16 <_printf_i+0x1be>
 8002e12:	6019      	str	r1, [r3, #0]
 8002e14:	e002      	b.n	8002e1c <_printf_i+0x1c4>
 8002e16:	0668      	lsls	r0, r5, #25
 8002e18:	d5fb      	bpl.n	8002e12 <_printf_i+0x1ba>
 8002e1a:	8019      	strh	r1, [r3, #0]
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	6123      	str	r3, [r4, #16]
 8002e20:	4616      	mov	r6, r2
 8002e22:	e7bc      	b.n	8002d9e <_printf_i+0x146>
 8002e24:	6833      	ldr	r3, [r6, #0]
 8002e26:	1d1a      	adds	r2, r3, #4
 8002e28:	6032      	str	r2, [r6, #0]
 8002e2a:	681e      	ldr	r6, [r3, #0]
 8002e2c:	6862      	ldr	r2, [r4, #4]
 8002e2e:	2100      	movs	r1, #0
 8002e30:	4630      	mov	r0, r6
 8002e32:	f7fd f9f5 	bl	8000220 <memchr>
 8002e36:	b108      	cbz	r0, 8002e3c <_printf_i+0x1e4>
 8002e38:	1b80      	subs	r0, r0, r6
 8002e3a:	6060      	str	r0, [r4, #4]
 8002e3c:	6863      	ldr	r3, [r4, #4]
 8002e3e:	6123      	str	r3, [r4, #16]
 8002e40:	2300      	movs	r3, #0
 8002e42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e46:	e7aa      	b.n	8002d9e <_printf_i+0x146>
 8002e48:	6923      	ldr	r3, [r4, #16]
 8002e4a:	4632      	mov	r2, r6
 8002e4c:	4649      	mov	r1, r9
 8002e4e:	4640      	mov	r0, r8
 8002e50:	47d0      	blx	sl
 8002e52:	3001      	adds	r0, #1
 8002e54:	d0ad      	beq.n	8002db2 <_printf_i+0x15a>
 8002e56:	6823      	ldr	r3, [r4, #0]
 8002e58:	079b      	lsls	r3, r3, #30
 8002e5a:	d413      	bmi.n	8002e84 <_printf_i+0x22c>
 8002e5c:	68e0      	ldr	r0, [r4, #12]
 8002e5e:	9b03      	ldr	r3, [sp, #12]
 8002e60:	4298      	cmp	r0, r3
 8002e62:	bfb8      	it	lt
 8002e64:	4618      	movlt	r0, r3
 8002e66:	e7a6      	b.n	8002db6 <_printf_i+0x15e>
 8002e68:	2301      	movs	r3, #1
 8002e6a:	4632      	mov	r2, r6
 8002e6c:	4649      	mov	r1, r9
 8002e6e:	4640      	mov	r0, r8
 8002e70:	47d0      	blx	sl
 8002e72:	3001      	adds	r0, #1
 8002e74:	d09d      	beq.n	8002db2 <_printf_i+0x15a>
 8002e76:	3501      	adds	r5, #1
 8002e78:	68e3      	ldr	r3, [r4, #12]
 8002e7a:	9903      	ldr	r1, [sp, #12]
 8002e7c:	1a5b      	subs	r3, r3, r1
 8002e7e:	42ab      	cmp	r3, r5
 8002e80:	dcf2      	bgt.n	8002e68 <_printf_i+0x210>
 8002e82:	e7eb      	b.n	8002e5c <_printf_i+0x204>
 8002e84:	2500      	movs	r5, #0
 8002e86:	f104 0619 	add.w	r6, r4, #25
 8002e8a:	e7f5      	b.n	8002e78 <_printf_i+0x220>
 8002e8c:	08002fc9 	.word	0x08002fc9
 8002e90:	08002fda 	.word	0x08002fda

08002e94 <memmove>:
 8002e94:	4288      	cmp	r0, r1
 8002e96:	b510      	push	{r4, lr}
 8002e98:	eb01 0402 	add.w	r4, r1, r2
 8002e9c:	d902      	bls.n	8002ea4 <memmove+0x10>
 8002e9e:	4284      	cmp	r4, r0
 8002ea0:	4623      	mov	r3, r4
 8002ea2:	d807      	bhi.n	8002eb4 <memmove+0x20>
 8002ea4:	1e43      	subs	r3, r0, #1
 8002ea6:	42a1      	cmp	r1, r4
 8002ea8:	d008      	beq.n	8002ebc <memmove+0x28>
 8002eaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002eae:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002eb2:	e7f8      	b.n	8002ea6 <memmove+0x12>
 8002eb4:	4402      	add	r2, r0
 8002eb6:	4601      	mov	r1, r0
 8002eb8:	428a      	cmp	r2, r1
 8002eba:	d100      	bne.n	8002ebe <memmove+0x2a>
 8002ebc:	bd10      	pop	{r4, pc}
 8002ebe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002ec2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002ec6:	e7f7      	b.n	8002eb8 <memmove+0x24>

08002ec8 <_sbrk_r>:
 8002ec8:	b538      	push	{r3, r4, r5, lr}
 8002eca:	4d06      	ldr	r5, [pc, #24]	@ (8002ee4 <_sbrk_r+0x1c>)
 8002ecc:	2300      	movs	r3, #0
 8002ece:	4604      	mov	r4, r0
 8002ed0:	4608      	mov	r0, r1
 8002ed2:	602b      	str	r3, [r5, #0]
 8002ed4:	f7fd fd26 	bl	8000924 <_sbrk>
 8002ed8:	1c43      	adds	r3, r0, #1
 8002eda:	d102      	bne.n	8002ee2 <_sbrk_r+0x1a>
 8002edc:	682b      	ldr	r3, [r5, #0]
 8002ede:	b103      	cbz	r3, 8002ee2 <_sbrk_r+0x1a>
 8002ee0:	6023      	str	r3, [r4, #0]
 8002ee2:	bd38      	pop	{r3, r4, r5, pc}
 8002ee4:	20000200 	.word	0x20000200

08002ee8 <memcpy>:
 8002ee8:	440a      	add	r2, r1
 8002eea:	4291      	cmp	r1, r2
 8002eec:	f100 33ff 	add.w	r3, r0, #4294967295
 8002ef0:	d100      	bne.n	8002ef4 <memcpy+0xc>
 8002ef2:	4770      	bx	lr
 8002ef4:	b510      	push	{r4, lr}
 8002ef6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002efa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002efe:	4291      	cmp	r1, r2
 8002f00:	d1f9      	bne.n	8002ef6 <memcpy+0xe>
 8002f02:	bd10      	pop	{r4, pc}

08002f04 <_realloc_r>:
 8002f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f08:	4607      	mov	r7, r0
 8002f0a:	4614      	mov	r4, r2
 8002f0c:	460d      	mov	r5, r1
 8002f0e:	b921      	cbnz	r1, 8002f1a <_realloc_r+0x16>
 8002f10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f14:	4611      	mov	r1, r2
 8002f16:	f7ff bc4d 	b.w	80027b4 <_malloc_r>
 8002f1a:	b92a      	cbnz	r2, 8002f28 <_realloc_r+0x24>
 8002f1c:	f7ff fbde 	bl	80026dc <_free_r>
 8002f20:	4625      	mov	r5, r4
 8002f22:	4628      	mov	r0, r5
 8002f24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f28:	f000 f81a 	bl	8002f60 <_malloc_usable_size_r>
 8002f2c:	4284      	cmp	r4, r0
 8002f2e:	4606      	mov	r6, r0
 8002f30:	d802      	bhi.n	8002f38 <_realloc_r+0x34>
 8002f32:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002f36:	d8f4      	bhi.n	8002f22 <_realloc_r+0x1e>
 8002f38:	4621      	mov	r1, r4
 8002f3a:	4638      	mov	r0, r7
 8002f3c:	f7ff fc3a 	bl	80027b4 <_malloc_r>
 8002f40:	4680      	mov	r8, r0
 8002f42:	b908      	cbnz	r0, 8002f48 <_realloc_r+0x44>
 8002f44:	4645      	mov	r5, r8
 8002f46:	e7ec      	b.n	8002f22 <_realloc_r+0x1e>
 8002f48:	42b4      	cmp	r4, r6
 8002f4a:	4622      	mov	r2, r4
 8002f4c:	4629      	mov	r1, r5
 8002f4e:	bf28      	it	cs
 8002f50:	4632      	movcs	r2, r6
 8002f52:	f7ff ffc9 	bl	8002ee8 <memcpy>
 8002f56:	4629      	mov	r1, r5
 8002f58:	4638      	mov	r0, r7
 8002f5a:	f7ff fbbf 	bl	80026dc <_free_r>
 8002f5e:	e7f1      	b.n	8002f44 <_realloc_r+0x40>

08002f60 <_malloc_usable_size_r>:
 8002f60:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002f64:	1f18      	subs	r0, r3, #4
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	bfbc      	itt	lt
 8002f6a:	580b      	ldrlt	r3, [r1, r0]
 8002f6c:	18c0      	addlt	r0, r0, r3
 8002f6e:	4770      	bx	lr

08002f70 <_init>:
 8002f70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f72:	bf00      	nop
 8002f74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f76:	bc08      	pop	{r3}
 8002f78:	469e      	mov	lr, r3
 8002f7a:	4770      	bx	lr

08002f7c <_fini>:
 8002f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f7e:	bf00      	nop
 8002f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002f82:	bc08      	pop	{r3}
 8002f84:	469e      	mov	lr, r3
 8002f86:	4770      	bx	lr
