Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Jan  3 18:29:42 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_stopwatch_synth_timing_summary_routed.rpt -pb uart_stopwatch_synth_timing_summary_routed.pb -rpx uart_stopwatch_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_stopwatch_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  47          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.315        0.000                      0                  945        0.060        0.000                      0                  945        3.750        0.000                       0                   269  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.315        0.000                      0                  945        0.060        0.000                      0                  945        3.750        0.000                       0                   269  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d0_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.204ns  (logic 1.104ns (17.795%)  route 5.100ns (82.205%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.750    11.290    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X57Y8          FDCE                                         r  transmit_ascii/s_d0_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.452    14.793    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X57Y8          FDCE                                         r  transmit_ascii/s_d0_reg_reg[1]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y8          FDCE (Setup_fdce_C_CE)      -0.413    14.605    transmit_ascii/s_d0_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d0_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.154ns  (logic 1.104ns (17.938%)  route 5.050ns (82.062%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.701    11.241    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X56Y7          FDCE                                         r  transmit_ascii/s_d0_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.452    14.793    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y7          FDCE                                         r  transmit_ascii/s_d0_reg_reg[3]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y7          FDCE (Setup_fdce_C_CE)      -0.377    14.641    transmit_ascii/s_d0_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.241    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d0_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.104ns (17.959%)  route 5.043ns (82.041%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.693    11.233    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d0_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d0_reg_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y10         FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d2_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.104ns (17.959%)  route 5.043ns (82.041%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.693    11.233    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d2_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d2_reg_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y10         FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d3_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.147ns  (logic 1.104ns (17.959%)  route 5.043ns (82.041%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.693    11.233    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d3_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y10         FDCE                                         r  transmit_ascii/s_d3_reg_reg[3]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y10         FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.233    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d0_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.104ns (18.249%)  route 4.946ns (81.751%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.596    11.136    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d0_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d0_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y8          FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d1_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.104ns (18.249%)  route 4.946ns (81.751%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.596    11.136    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d1_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d1_reg_reg[1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y8          FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d1_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d2_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.104ns (18.249%)  route 4.946ns (81.751%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.596    11.136    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d2_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d2_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y8          FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d3_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.050ns  (logic 1.104ns (18.249%)  route 4.946ns (81.751%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.596    11.136    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d3_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.451    14.792    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y8          FDCE                                         r  transmit_ascii/s_d3_reg_reg[2]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y8          FDCE (Setup_fdce_C_CE)      -0.377    14.640    transmit_ascii/s_d3_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.640    
                         arrival time                         -11.136    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmit_ascii/s_d2_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.015ns  (logic 1.104ns (18.355%)  route 4.911ns (81.645%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMD64E=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.565     5.086    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y9          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y9          FDCE (Prop_fdce_C_Q)         0.456     5.542 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=47, routed)          1.292     6.835    uart/fifo_rx/s_array_reg_reg_192_255_3_5/ADDRA0
    SLICE_X46Y9          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     6.959 f  uart/fifo_rx/s_array_reg_reg_192_255_3_5/RAMA/O
                         net (fo=1, routed)           0.993     7.952    uart/fifo_rx/s_array_reg_reg_192_255_3_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I0_O)        0.124     8.076 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_6/O
                         net (fo=1, routed)           0.662     8.738    uart/fifo_rx/o_rd_data[3]
    SLICE_X43Y10         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3/O
                         net (fo=3, routed)           0.333     9.195    uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_3_n_0
    SLICE_X44Y9          LUT6 (Prop_lut6_I0_O)        0.124     9.319 r  uart/fifo_rx/FSM_sequential_s_state_reg[0]_i_2/O
                         net (fo=3, routed)           1.069    10.388    transmit_ascii/FSM_sequential_s_state_reg_reg[0]_0
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.152    10.540 r  transmit_ascii/s_d3_reg[3]_i_1/O
                         net (fo=16, routed)          0.561    11.101    transmit_ascii/s_d3_reg[3]_i_1_n_0
    SLICE_X56Y8          FDCE                                         r  transmit_ascii/s_d2_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.452    14.793    transmit_ascii/CLK100MHZ_IBUF_BUFG
    SLICE_X56Y8          FDCE                                         r  transmit_ascii/s_d2_reg_reg[0]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X56Y8          FDCE (Setup_fdce_C_CE)      -0.377    14.641    transmit_ascii/s_d2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.101    
  -------------------------------------------------------------------
                         slack                                  3.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.562     1.445    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=71, routed)          0.242     1.828    uart/fifo_rx/s_array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/fifo_rx/s_array_reg_reg_64_127_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.768    uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.562     1.445    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=71, routed)          0.242     1.828    uart/fifo_rx/s_array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/fifo_rx/s_array_reg_reg_64_127_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMB/CLK
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.768    uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.562     1.445    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=71, routed)          0.242     1.828    uart/fifo_rx/s_array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/fifo_rx/s_array_reg_reg_64_127_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMC/CLK
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.768    uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.860%)  route 0.242ns (63.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.562     1.445    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X43Y7          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=71, routed)          0.242     1.828    uart/fifo_rx/s_array_reg_reg_64_127_0_2/ADDRD0
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/fifo_rx/s_array_reg_reg_64_127_0_2/WCLK
    SLICE_X42Y7          RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMD/CLK
                         clock pessimism             -0.501     1.458    
    SLICE_X42Y7          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.768    uart/fifo_rx/s_array_reg_reg_64_127_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=51, routed)          0.254     1.844    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD0
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=51, routed)          0.254     1.844    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD0
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=51, routed)          0.254     1.844    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD0
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.713%)  route 0.254ns (64.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.141     1.590 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=51, routed)          0.254     1.844    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD0
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.772    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.271%)  route 0.225ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=50, routed)          0.225     1.802    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD1
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.717    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.271%)  route 0.225ns (63.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.566     1.449    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y4          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y4          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  uart/fifo_tx/s_wr_ptr_reg_reg[1]/Q
                         net (fo=50, routed)          0.225     1.802    uart/fifo_tx/s_array_reg_reg_0_63_3_5/ADDRD1
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.837     1.964    uart/fifo_tx/s_array_reg_reg_0_63_3_5/WCLK
    SLICE_X52Y4          RAMD64E                                      r  uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.502     1.462    
    SLICE_X52Y4          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.255     1.717    uart/fifo_tx/s_array_reg_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    recieve_ascii/s_clr_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    recieve_ascii/s_go_reg_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X48Y9    recieve_ascii/s_up_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y6    segment/r_CNT_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y8    segment/r_CNT_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y8    segment/r_CNT_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y9    segment/r_CNT_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y9    segment/r_CNT_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X55Y9    segment/r_CNT_reg[14]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    uart/fifo_rx/s_array_reg_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    uart/fifo_rx/s_array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y8    uart/fifo_rx/s_array_reg_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    uart/fifo_rx/s_array_reg_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X42Y9    uart/fifo_rx/s_array_reg_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.919ns  (logic 6.120ns (41.024%)  route 8.798ns (58.976%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.874     5.914    uart/rx_unit/CO[0]
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.332     6.246 r  uart/rx_unit/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.151    11.397    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.919 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.919    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.514ns  (logic 6.230ns (42.926%)  route 8.284ns (57.074%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.823     5.863    uart/rx_unit/CO[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332     6.195 f  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.174     6.368    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     6.492 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.514    11.007    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.514 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.514    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.172ns  (logic 5.096ns (35.955%)  route 9.076ns (64.045%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=12, routed)          5.008     6.464    uart/rx_unit/RsRx_IBUF
    SLICE_X40Y10         LUT6 (Prop_lut6_I5_O)        0.124     6.588 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.068    10.657    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    14.172 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    14.172    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.943ns  (logic 4.991ns (62.832%)  route 2.952ns (37.168%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          2.952     4.414    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.943 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.943    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.156ns  (logic 4.959ns (69.306%)  route 2.196ns (30.694%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           2.196     3.647    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     7.156 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.156    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.155ns  (logic 4.965ns (69.384%)  route 2.191ns (30.616%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          2.191     3.655    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501     7.155 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.155    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.147ns  (logic 4.958ns (69.365%)  route 2.189ns (30.635%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           2.189     3.638    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     7.147 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.147    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.112ns  (logic 4.956ns (69.689%)  route 2.156ns (30.311%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=9, routed)           2.156     3.605    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506     7.112 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.112    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.108ns  (logic 4.960ns (69.770%)  route 2.149ns (30.230%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           2.149     3.608    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501     7.108 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.108    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.105ns  (logic 4.958ns (69.774%)  route 2.148ns (30.226%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.148     3.600    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.105 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.105    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.887ns  (logic 1.425ns (75.536%)  route 0.462ns (24.464%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=9, routed)           0.462     0.679    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.887 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.887    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.440     0.674    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.427ns (75.517%)  route 0.463ns (24.483%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          0.463     0.684    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.889 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.889    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.572%)  route 0.462ns (24.428%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           0.462     0.689    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.427ns (74.768%)  route 0.481ns (25.232%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.481     0.698    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.908 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.908    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.434ns (74.814%)  route 0.483ns (25.186%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=12, routed)          0.483     0.715    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.917 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.917    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.429ns (74.408%)  route 0.491ns (25.592%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=3, routed)           0.491     0.710    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.920 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.920    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.460ns (64.052%)  route 0.819ns (35.948%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=20, routed)          0.819     1.049    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.279 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.279    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.172ns  (logic 1.480ns (35.483%)  route 2.692ns (64.517%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=9, routed)           1.007     1.234    uart/rx_unit/FSM_sequential_s_state_reg_reg[0]_0[5]
    SLICE_X38Y8          LUT6 (Prop_lut6_I3_O)        0.045     1.279 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.685     2.964    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.208     4.172 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.172    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.284ns  (logic 1.744ns (40.721%)  route 2.539ns (59.279%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=3, routed)           0.814     1.048    uart/rx_unit/FSM_sequential_s_state_reg_reg[0]_0[3]
    SLICE_X37Y8          LUT4 (Prop_lut4_I2_O)        0.045     1.093 r  uart/rx_unit/i__carry_i_1__0/O
                         net (fo=1, routed)           0.000     1.093    uart/rx_unit/i__carry_i_1__0_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.228 r  uart/rx_unit/s_state_next0_inferred__0/i__carry/CO[1]
                         net (fo=5, routed)           0.259     1.487    uart/rx_unit/s_state_next0_inferred__0/i__carry_n_2
    SLICE_X40Y10         LUT6 (Prop_lut6_I2_O)        0.114     1.601 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.466     3.068    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.284 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.284    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.292ns  (logic 5.103ns (41.517%)  route 7.189ns (58.483%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.566     5.087    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  uart/baud_gen/s_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  uart/baud_gen/s_count_reg_reg[0]/Q
                         net (fo=5, routed)           1.163     6.707    uart/baud_gen/s_count_reg_reg[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.831 r  uart/baud_gen/o_baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     6.831    uart/baud_gen/o_baud_tick_carry_i_4_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.344    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.501 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.874     8.375    uart/rx_unit/CO[0]
    SLICE_X40Y9          LUT6 (Prop_lut6_I5_O)        0.332     8.707 r  uart/rx_unit/LED_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           5.151    13.858    LED_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    17.380 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    17.380    LED[15]
    L1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.888ns  (logic 5.213ns (43.855%)  route 6.674ns (56.145%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.566     5.087    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  uart/baud_gen/s_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  uart/baud_gen/s_count_reg_reg[0]/Q
                         net (fo=5, routed)           1.163     6.707    uart/baud_gen/s_count_reg_reg[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.831 r  uart/baud_gen/o_baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     6.831    uart/baud_gen/o_baud_tick_carry_i_4_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.344    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.501 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.823     8.324    uart/rx_unit/CO[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332     8.656 f  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.174     8.829    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X38Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.953 r  uart/rx_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.514    13.468    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    16.975 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    16.975    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/baud_gen/s_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.486ns  (logic 5.097ns (44.378%)  route 6.389ns (55.622%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.566     5.087    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y1          FDCE                                         r  uart/baud_gen/s_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y1          FDCE (Prop_fdce_C_Q)         0.456     5.543 r  uart/baud_gen/s_count_reg_reg[0]/Q
                         net (fo=5, routed)           1.163     6.707    uart/baud_gen/s_count_reg_reg[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I0_O)        0.124     6.831 r  uart/baud_gen/o_baud_tick_carry_i_4/O
                         net (fo=1, routed)           0.000     6.831    uart/baud_gen/o_baud_tick_carry_i_4_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     7.344    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.501 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          1.157     8.658    uart/rx_unit/CO[0]
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.332     8.990 r  uart/rx_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.068    13.058    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.515    16.574 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.574    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx_unit/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 4.036ns (43.483%)  route 5.245ns (56.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.566     5.087    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X42Y4          FDPE                                         r  uart/tx_unit/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y4          FDPE (Prop_fdpe_C_Q)         0.518     5.605 r  uart/tx_unit/s_tx_reg_reg/Q
                         net (fo=1, routed)           5.245    10.851    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    14.369 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    14.369    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.234ns  (logic 4.844ns (52.460%)  route 4.390ns (47.540%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.568     5.089    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  stopwatch/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y11         FDRE (Prop_fdre_C_Q)         0.456     5.545 r  stopwatch/d2_reg_reg[2]/Q
                         net (fo=15, routed)          1.515     7.060    stopwatch/s_d2[2]
    SLICE_X57Y10         LUT5 (Prop_lut5_I3_O)        0.154     7.214 r  stopwatch/seg_OBUF[4]_inst_i_4/O
                         net (fo=1, routed)           0.726     7.940    stopwatch/seg_OBUF[4]_inst_i_4_n_0
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.327     8.267 r  stopwatch/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.267    stopwatch/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X55Y12         MUXF7 (Prop_muxf7_I0_O)      0.212     8.479 r  stopwatch/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.149    10.628    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.695    14.323 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.323    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.677ns (52.847%)  route 4.173ns (47.153%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.569     5.090    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  stopwatch/d0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  stopwatch/d0_reg_reg[3]/Q
                         net (fo=13, routed)          1.178     6.786    stopwatch/s_d0[3]
    SLICE_X56Y12         LUT4 (Prop_lut4_I0_O)        0.124     6.910 r  stopwatch/seg_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.670     7.580    stopwatch/seg_OBUF[1]_inst_i_4_n_0
    SLICE_X56Y12         LUT6 (Prop_lut6_I5_O)        0.124     7.704 r  stopwatch/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.704    stopwatch/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X56Y12         MUXF7 (Prop_muxf7_I0_O)      0.209     7.913 r  stopwatch/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.325    10.238    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.702    13.941 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.941    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d0_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.731ns  (logic 4.684ns (53.643%)  route 4.047ns (46.357%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.567     5.088    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  stopwatch/d0_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  stopwatch/d0_reg_reg[2]/Q
                         net (fo=14, routed)          0.890     6.496    stopwatch/s_d0[2]
    SLICE_X55Y11         LUT4 (Prop_lut4_I0_O)        0.124     6.620 r  stopwatch/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.832     7.452    stopwatch/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X56Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.576 r  stopwatch/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.576    stopwatch/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X56Y10         MUXF7 (Prop_muxf7_I0_O)      0.209     7.785 r  stopwatch/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.325    10.111    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.709    13.819 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.819    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.639ns  (logic 4.857ns (56.226%)  route 3.781ns (43.774%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.569     5.090    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y10         FDRE                                         r  stopwatch/d1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  stopwatch/d1_reg_reg[1]/Q
                         net (fo=16, routed)          1.180     6.726    stopwatch/s_d1[1]
    SLICE_X56Y9          LUT5 (Prop_lut5_I3_O)        0.146     6.872 r  stopwatch/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.405     7.277    stopwatch/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X57Y10         LUT6 (Prop_lut6_I5_O)        0.328     7.605 r  stopwatch/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.605    stopwatch/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I1_O)      0.217     7.822 r  stopwatch/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.197    10.019    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    13.729 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.729    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d2_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.549ns  (logic 4.408ns (51.561%)  route 4.141ns (48.439%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.567     5.088    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  stopwatch/d2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.478     5.566 r  stopwatch/d2_reg_reg[3]/Q
                         net (fo=13, routed)          1.123     6.690    stopwatch/s_d2[3]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.295     6.985 r  stopwatch/seg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.655    stopwatch/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I1_O)        0.124     7.779 r  stopwatch/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.347    10.126    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.637 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.637    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.348ns  (logic 4.313ns (51.663%)  route 4.035ns (48.337%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.569     5.090    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.456     5.546 r  segment/r_CNT_reg[16]/Q
                         net (fo=20, routed)          1.565     7.112    segment/pwm_4b/S[0]
    SLICE_X58Y12         LUT3 (Prop_lut3_I2_O)        0.152     7.264 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.733    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.438 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.438    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.450ns (66.113%)  route 0.743ns (33.887%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.592     1.475    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.128     1.603 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.208     1.811    segment/pwm_4b/pwm
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.098     1.909 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.535     2.444    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.668 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.668    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d3_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.437ns (64.359%)  route 0.796ns (35.641%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.562     1.445    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y13         FDRE                                         r  stopwatch/d3_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  stopwatch/d3_reg_reg[1]/Q
                         net (fo=14, routed)          0.252     1.838    stopwatch/s_d3[1]
    SLICE_X57Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.883 r  stopwatch/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.933    stopwatch/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X57Y12         LUT6 (Prop_lut6_I4_O)        0.045     1.978 r  stopwatch/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.493     2.472    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.677 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.677    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.510ns (67.641%)  route 0.722ns (32.359%))
  Logic Levels:           2  (MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.447    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  segment/r_CNT_reg[16]/Q
                         net (fo=20, routed)          0.151     1.739    stopwatch/p_1_in[0]
    SLICE_X55Y12         MUXF7 (Prop_muxf7_S_O)       0.085     1.824 r  stopwatch/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.572     2.395    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.284     3.679 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.679    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.426ns (62.958%)  route 0.839ns (37.042%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.592     1.475    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.128     1.603 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.218     1.821    segment/pwm_4b/pwm
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.098     1.919 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.622     2.540    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.741 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.741    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.504ns (65.464%)  route 0.794ns (34.536%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.592     1.475    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.128     1.603 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.208     1.811    segment/pwm_4b/pwm
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.098     1.909 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.585     2.495    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.773 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.773    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.466ns (62.082%)  route 0.895ns (37.918%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.447    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  stopwatch/d0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  stopwatch/d0_reg_reg[3]/Q
                         net (fo=13, routed)          0.183     1.794    stopwatch/s_d0[3]
    SLICE_X56Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  stopwatch/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.893    stopwatch/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X56Y11         LUT6 (Prop_lut6_I3_O)        0.045     1.938 r  stopwatch/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.596    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.808 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.808    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.385ns (58.621%)  route 0.977ns (41.378%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.447    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X55Y10         FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y10         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  segment/r_CNT_reg[16]/Q
                         net (fo=20, routed)          0.601     2.189    segment/p_1_in[0]
    SLICE_X58Y11         LUT1 (Prop_lut1_I0_O)        0.045     2.234 r  segment/dp_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.377     2.611    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.809 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.370ns  (logic 1.486ns (62.723%)  route 0.883ns (37.277%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.447    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y11         FDRE                                         r  stopwatch/d1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  stopwatch/d1_reg_reg[2]/Q
                         net (fo=16, routed)          0.303     1.914    stopwatch/s_d1[2]
    SLICE_X57Y11         LUT6 (Prop_lut6_I4_O)        0.045     1.959 r  stopwatch/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.011    stopwatch/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X57Y11         LUT4 (Prop_lut4_I1_O)        0.045     2.056 r  stopwatch/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.529     2.584    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.817 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.817    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.493ns (62.877%)  route 0.882ns (37.123%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.592     1.475    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y11         FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDCE (Prop_fdce_C_Q)         0.128     1.603 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.218     1.821    segment/pwm_4b/pwm
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.099     1.920 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.664     2.584    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.850 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.850    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 stopwatch/d0_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.422ns  (logic 1.570ns (64.812%)  route 0.852ns (35.188%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.564     1.447    stopwatch/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y10         FDRE                                         r  stopwatch/d0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  stopwatch/d0_reg_reg[3]/Q
                         net (fo=13, routed)          0.239     1.851    stopwatch/s_d0[3]
    SLICE_X57Y10         LUT6 (Prop_lut6_I4_O)        0.045     1.896 r  stopwatch/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     1.896    stopwatch/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X57Y10         MUXF7 (Prop_muxf7_I0_O)      0.062     1.958 r  stopwatch/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.613     2.571    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.299     3.869 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.869    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           284 Endpoints
Min Delay           284 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/s_parity_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.350ns  (logic 3.077ns (36.850%)  route 5.273ns (63.150%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=2 LUT6=2)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 f  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 r  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           1.027     7.289    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I0_O)        0.152     7.441 r  uart/tx_unit/s_parity_reg_i_2__0/O
                         net (fo=1, routed)           0.583     8.024    uart/tx_unit/s_parity_reg_i_2__0_n_0
    SLICE_X45Y4          LUT6 (Prop_lut6_I4_O)        0.326     8.350 r  uart/tx_unit/s_parity_reg_i_1__0/O
                         net (fo=1, routed)           0.000     8.350    uart/tx_unit/s_parity_reg_i_1__0_n_0
    SLICE_X45Y4          FDCE                                         r  uart/tx_unit/s_parity_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.448     4.789    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X45Y4          FDCE                                         r  uart/tx_unit/s_parity_reg_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/rx_unit/s_n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.110ns  (logic 3.077ns (37.941%)  route 5.033ns (62.059%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.823     5.863    uart/rx_unit/CO[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332     6.195 f  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.993     7.187    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.152     7.339 r  uart/rx_unit/s_n_reg[2]_i_2/O
                         net (fo=3, routed)           0.444     7.784    uart/rx_unit/s_n_next
    SLICE_X40Y10         LUT4 (Prop_lut4_I2_O)        0.326     8.110 r  uart/rx_unit/s_n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.110    uart/rx_unit/s_n_reg[0]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.445     4.786    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/rx_unit/s_n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.104ns  (logic 3.071ns (37.895%)  route 5.033ns (62.105%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.823     5.863    uart/rx_unit/CO[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332     6.195 f  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.993     7.187    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.152     7.339 r  uart/rx_unit/s_n_reg[2]_i_2/O
                         net (fo=3, routed)           0.444     7.784    uart/rx_unit/s_n_next
    SLICE_X40Y10         LUT5 (Prop_lut5_I3_O)        0.320     8.104 r  uart/rx_unit/s_n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.104    uart/rx_unit/s_n_reg[1]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.445     4.786    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/rx_unit/s_n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.010ns  (logic 3.077ns (38.414%)  route 4.933ns (61.586%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.823     5.863    uart/rx_unit/CO[0]
    SLICE_X38Y8          LUT6 (Prop_lut6_I2_O)        0.332     6.195 f  uart/rx_unit/LED_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.993     7.187    uart/rx_unit/LED_OBUF[13]_inst_i_2_n_0
    SLICE_X39Y9          LUT4 (Prop_lut4_I2_O)        0.152     7.339 r  uart/rx_unit/s_n_reg[2]_i_2/O
                         net (fo=3, routed)           0.344     7.684    uart/rx_unit/s_n_next
    SLICE_X40Y10         LUT6 (Prop_lut6_I4_O)        0.326     8.010 r  uart/rx_unit/s_n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.010    uart/rx_unit/s_n_reg[2]_i_1_n_0
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.445     4.786    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y10         FDCE                                         r  uart/rx_unit/s_n_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.001ns  (logic 2.847ns (35.583%)  route 5.154ns (64.417%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 f  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           1.029     7.291    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.415 r  uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.462     7.877    uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.001 r  uart/tx_unit/FSM_sequential_s_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     8.001    uart/tx_unit/FSM_sequential_s_state_reg[0]_i_1__0_n_0
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.448     4.789    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.998ns  (logic 2.847ns (35.596%)  route 5.151ns (64.404%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 f  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           1.029     7.291    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.415 r  uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.459     7.874    uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.998 r  uart/tx_unit/FSM_sequential_s_state_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.998    uart/tx_unit/FSM_sequential_s_state_reg[1]_i_1__0_n_0
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.448     4.789    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/FSM_sequential_s_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.997ns  (logic 2.847ns (35.597%)  route 5.151ns (64.403%))
  Logic Levels:           7  (CARRY4=2 IBUF=1 LUT5=1 LUT6=3)
  Clock Path Skew:        4.789ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 f  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           1.029     7.291    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.415 r  uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0/O
                         net (fo=3, routed)           0.458     7.873    uart/tx_unit/FSM_sequential_s_state_reg[2]_i_2__0_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     7.997 r  uart/tx_unit/FSM_sequential_s_state_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.997    uart/tx_unit/FSM_sequential_s_state_reg[2]_i_1__0_n_0
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.448     4.789    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y4          FDCE                                         r  uart/tx_unit/FSM_sequential_s_state_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/s_b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 2.723ns (34.600%)  route 5.147ns (65.400%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 f  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           0.594     6.856    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.980 r  uart/tx_unit/s_b_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.890     7.870    uart/tx_unit/s_b_next_0
    SLICE_X50Y3          FDCE                                         r  uart/tx_unit/s_b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.452     4.793    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y3          FDCE                                         r  uart/tx_unit/s_b_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/tx_unit/s_b_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.870ns  (logic 2.723ns (34.600%)  route 5.147ns (65.400%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.890     5.930    uart/tx_unit/CO[0]
    SLICE_X43Y5          LUT6 (Prop_lut6_I5_O)        0.332     6.262 f  uart/tx_unit/s_b_reg[5]_i_3/O
                         net (fo=4, routed)           0.594     6.856    uart/tx_unit/s_b_reg[5]_i_3_n_0
    SLICE_X43Y4          LUT5 (Prop_lut5_I4_O)        0.124     6.980 r  uart/tx_unit/s_b_reg[5]_i_1__0/O
                         net (fo=6, routed)           0.890     7.870    uart/tx_unit/s_b_next_0
    SLICE_X50Y3          FDCE                                         r  uart/tx_unit/s_b_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.452     4.793    uart/tx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X50Y3          FDCE                                         r  uart/tx_unit/s_b_reg_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            uart/fifo_rx/s_array_reg_reg_128_191_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.849ns  (logic 2.723ns (34.692%)  route 5.126ns (65.308%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT5=2)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=20, routed)          2.773     4.226    uart/baud_gen/s_count_reg2_carry_0[0]
    SLICE_X34Y3          LUT5 (Prop_lut5_I1_O)        0.124     4.350 r  uart/baud_gen/o_baud_tick_carry_i_3/O
                         net (fo=1, routed)           0.000     4.350    uart/baud_gen/o_baud_tick_carry_i_3_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.883 r  uart/baud_gen/o_baud_tick_carry/CO[3]
                         net (fo=1, routed)           0.000     4.883    uart/baud_gen/o_baud_tick_carry_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.040 r  uart/baud_gen/o_baud_tick_carry__0/CO[1]
                         net (fo=13, routed)          0.805     5.845    uart/rx_unit/CO[0]
    SLICE_X40Y10         LUT5 (Prop_lut5_I0_O)        0.332     6.177 r  uart/rx_unit/s_wr_ptr_reg[7]_i_1/O
                         net (fo=15, routed)          0.727     6.904    uart/fifo_rx/s_rx_done_tick
    SLICE_X43Y8          LUT3 (Prop_lut3_I2_O)        0.124     7.028 r  uart/fifo_rx/s_array_reg_reg_128_191_0_2_i_1__0/O
                         net (fo=12, routed)          0.821     7.849    uart/fifo_rx/s_array_reg_reg_128_191_6_7/WE
    SLICE_X42Y11         RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_128_191_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         1.444     4.785    uart/fifo_rx/s_array_reg_reg_128_191_6_7/WCLK
    SLICE_X42Y11         RAMD64E                                      r  uart/fifo_rx/s_array_reg_reg_128_191_6_7/RAMA/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_s_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.796%)  route 0.905ns (81.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         0.905     1.115    uart/rx_unit/AR[0]
    SLICE_X37Y9          FDCE                                         f  uart/rx_unit/s_s_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  uart/rx_unit/s_s_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_s_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.210ns (18.796%)  route 0.905ns (81.204%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         0.905     1.115    uart/rx_unit/AR[0]
    SLICE_X37Y9          FDCE                                         f  uart/rx_unit/s_s_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y9          FDCE                                         r  uart/rx_unit/s_s_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_s_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.210ns (18.723%)  route 0.910ns (81.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         0.910     1.119    uart/rx_unit/AR[0]
    SLICE_X36Y9          FDCE                                         f  uart/rx_unit/s_s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  uart/rx_unit/s_s_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_s_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.119ns  (logic 0.210ns (18.723%)  route 0.910ns (81.277%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         0.910     1.119    uart/rx_unit/AR[0]
    SLICE_X36Y9          FDCE                                         f  uart/rx_unit/s_s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y9          FDCE                                         r  uart/rx_unit/s_s_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_parity_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.210ns (18.077%)  route 0.950ns (81.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         0.950     1.159    uart/rx_unit/AR[0]
    SLICE_X38Y8          FDCE                                         f  uart/rx_unit/s_parity_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y8          FDCE                                         r  uart/rx_unit/s_parity_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_s_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.212ns  (logic 0.210ns (17.281%)  route 1.003ns (82.719%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         1.003     1.212    uart/rx_unit/AR[0]
    SLICE_X38Y9          FDCE                                         f  uart/rx_unit/s_s_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.831     1.958    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X38Y9          FDCE                                         r  uart/rx_unit/s_s_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.764%)  route 1.040ns (83.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         1.040     1.250    uart/rx_unit/AR[0]
    SLICE_X41Y9          FDCE                                         f  uart/rx_unit/s_b_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  uart/rx_unit/s_b_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.764%)  route 1.040ns (83.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         1.040     1.250    uart/rx_unit/AR[0]
    SLICE_X41Y9          FDCE                                         f  uart/rx_unit/s_b_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  uart/rx_unit/s_b_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.764%)  route 1.040ns (83.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         1.040     1.250    uart/rx_unit/AR[0]
    SLICE_X41Y9          FDCE                                         f  uart/rx_unit/s_b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  uart/rx_unit/s_b_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx_unit/s_b_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.210ns (16.764%)  route 1.040ns (83.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=140, routed)         1.040     1.250    uart/rx_unit/AR[0]
    SLICE_X41Y9          FDCE                                         f  uart/rx_unit/s_b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=268, routed)         0.832     1.959    uart/rx_unit/CLK100MHZ_IBUF_BUFG
    SLICE_X41Y9          FDCE                                         r  uart/rx_unit/s_b_reg_reg[3]/C





