
Line_follower_obstacle_avoiding_robot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010814  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000106c  080109e8  080109e8  000119e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011a54  08011a54  000131ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011a54  08011a54  00012a54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011a5c  08011a5c  000131ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011a5c  08011a5c  00012a5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011a60  08011a60  00012a60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08011a64  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009be0  200001ec  08011c50  000131ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20009dcc  08011c50  00013dcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000131ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   000240c7  00000000  00000000  0001321c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000060bb  00000000  00000000  000372e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c78  00000000  00000000  0003d3a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015a8  00000000  00000000  0003f018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f341  00000000  00000000  000405c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000344f6  00000000  00000000  0006f901  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ede77  00000000  00000000  000a3df7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00191c6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008704  00000000  00000000  00191cb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  0019a3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080109cc 	.word	0x080109cc

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	080109cc 	.word	0x080109cc

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <xTraceStreamPortInitialize>:
RecorderData* RecorderDataPtr TRC_CFG_RECORDER_DATA_ATTRIBUTE; /*cstat !MISRAC2004-8.7 !MISRAC2004-8.10 !MISRAC2012-Rule-8.4 !MISRAC2012-Rule-8.7 !MISRAC2012-Rule-8.9_b Suppress global object check*/

TraceStreamPortData_t* pxStreamPortData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStreamPortInitialize(TraceStreamPortBuffer_t* pxBuffer)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	TraceRingBuffer_t* pxRingBuffer;

	TRC_ASSERT_EQUAL_SIZE(TraceStreamPortBuffer_t, TraceStreamPortData_t);
	
	if (pxBuffer == (void*)0)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d101      	bne.n	8001072 <xTraceStreamPortInitialize+0x12>
	{
		return TRC_FAIL;
 800106e:	2301      	movs	r3, #1
 8001070:	e0a9      	b.n	80011c6 <xTraceStreamPortInitialize+0x166>
	}

	pxStreamPortData = (TraceStreamPortData_t*)pxBuffer; /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/
 8001072:	4a57      	ldr	r2, [pc, #348]	@ (80011d0 <xTraceStreamPortInitialize+0x170>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6013      	str	r3, [r2, #0]
	pxRingBuffer = &pxStreamPortData->xRingBuffer;
 8001078:	4b55      	ldr	r3, [pc, #340]	@ (80011d0 <xTraceStreamPortInitialize+0x170>)
 800107a:	681b      	ldr	r3, [r3, #0]
 800107c:	3304      	adds	r3, #4
 800107e:	60fb      	str	r3, [r7, #12]
	RecorderDataPtr = pxRingBuffer;
 8001080:	4a54      	ldr	r2, [pc, #336]	@ (80011d4 <xTraceStreamPortInitialize+0x174>)
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	6013      	str	r3, [r2, #0]

	pxRingBuffer->xEventBuffer.uxSize = sizeof(pxRingBuffer->xEventBuffer.uiBuffer);
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	f44f 5220 	mov.w	r2, #10240	@ 0x2800
 800108c:	f8c3 2ad8 	str.w	r2, [r3, #2776]	@ 0xad8
	
#if (TRC_CFG_STREAM_PORT_RINGBUFFER_MODE == TRC_STREAM_PORT_RINGBUFFER_MODE_OVERWRITE_WHEN_FULL)
	if (xTraceMultiCoreEventBufferInitialize(&pxStreamPortData->xMultiCoreEventBuffer, TRC_EVENT_BUFFER_OPTION_OVERWRITE, pxRingBuffer->xEventBuffer.uiBuffer, sizeof(pxRingBuffer->xEventBuffer.uiBuffer)) == TRC_FAIL)
 8001090:	4b4f      	ldr	r3, [pc, #316]	@ (80011d0 <xTraceStreamPortInitialize+0x170>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4618      	mov	r0, r3
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	f603 22dc 	addw	r2, r3, #2780	@ 0xadc
 800109c:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80010a0:	2101      	movs	r1, #1
 80010a2:	f001 fe33 	bl	8002d0c <xTraceMultiCoreEventBufferInitialize>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d101      	bne.n	80010b0 <xTraceStreamPortInitialize+0x50>
	{
		return TRC_FAIL;
 80010ac:	2301      	movs	r3, #1
 80010ae:	e08a      	b.n	80011c6 <xTraceStreamPortInitialize+0x166>
	{
		return TRC_FAIL;
	}
#endif

	if (xTraceHeaderInitialize(&pxRingBuffer->xHeaderBuffer) == TRC_FAIL)
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	3310      	adds	r3, #16
 80010b4:	4618      	mov	r0, r3
 80010b6:	f002 fa65 	bl	8003584 <xTraceHeaderInitialize>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b01      	cmp	r3, #1
 80010be:	d101      	bne.n	80010c4 <xTraceStreamPortInitialize+0x64>
	{
		return TRC_FAIL;
 80010c0:	2301      	movs	r3, #1
 80010c2:	e080      	b.n	80011c6 <xTraceStreamPortInitialize+0x166>
	}
	
	if (xTraceEntryTableInitialize(&pxRingBuffer->xEntryTable) == TRC_FAIL)
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	334c      	adds	r3, #76	@ 0x4c
 80010c8:	4618      	mov	r0, r3
 80010ca:	f000 f971 	bl	80013b0 <xTraceEntryTableInitialize>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b01      	cmp	r3, #1
 80010d2:	d101      	bne.n	80010d8 <xTraceStreamPortInitialize+0x78>
	{
		return TRC_FAIL;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e076      	b.n	80011c6 <xTraceStreamPortInitialize+0x166>
	}
	
	if (xTraceTimestampInitialize(&pxRingBuffer->xTimestampInfo) == TRC_FAIL)
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	3330      	adds	r3, #48	@ 0x30
 80010dc:	4618      	mov	r0, r3
 80010de:	f002 fd21 	bl	8003b24 <xTraceTimestampInitialize>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b01      	cmp	r3, #1
 80010e6:	d101      	bne.n	80010ec <xTraceStreamPortInitialize+0x8c>
	{
		return TRC_FAIL;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e06c      	b.n	80011c6 <xTraceStreamPortInitialize+0x166>
	}

	pxRingBuffer->END_MARKERS[0] = 0x0AU;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010f2:	220a      	movs	r2, #10
 80010f4:	f883 22dc 	strb.w	r2, [r3, #732]	@ 0x2dc
	pxRingBuffer->END_MARKERS[1] = 0x0BU;
 80010f8:	68fb      	ldr	r3, [r7, #12]
 80010fa:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80010fe:	220b      	movs	r2, #11
 8001100:	f883 22dd 	strb.w	r2, [r3, #733]	@ 0x2dd
	pxRingBuffer->END_MARKERS[2] = 0x0CU;
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800110a:	220c      	movs	r2, #12
 800110c:	f883 22de 	strb.w	r2, [r3, #734]	@ 0x2de
	pxRingBuffer->END_MARKERS[3] = 0x0DU;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001116:	220d      	movs	r2, #13
 8001118:	f883 22df 	strb.w	r2, [r3, #735]	@ 0x2df
	
	pxRingBuffer->END_MARKERS[4] = 0x71U;
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001122:	2271      	movs	r2, #113	@ 0x71
 8001124:	f883 22e0 	strb.w	r2, [r3, #736]	@ 0x2e0
	pxRingBuffer->END_MARKERS[5] = 0x72U;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800112e:	2272      	movs	r2, #114	@ 0x72
 8001130:	f883 22e1 	strb.w	r2, [r3, #737]	@ 0x2e1
	pxRingBuffer->END_MARKERS[6] = 0x73U;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800113a:	2273      	movs	r2, #115	@ 0x73
 800113c:	f883 22e2 	strb.w	r2, [r3, #738]	@ 0x2e2
	pxRingBuffer->END_MARKERS[7] = 0x74U;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001146:	2274      	movs	r2, #116	@ 0x74
 8001148:	f883 22e3 	strb.w	r2, [r3, #739]	@ 0x2e3
	
	pxRingBuffer->END_MARKERS[8] = 0xF1U;
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001152:	22f1      	movs	r2, #241	@ 0xf1
 8001154:	f883 22e4 	strb.w	r2, [r3, #740]	@ 0x2e4
	pxRingBuffer->END_MARKERS[9] = 0xF2U;
 8001158:	68fb      	ldr	r3, [r7, #12]
 800115a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800115e:	22f2      	movs	r2, #242	@ 0xf2
 8001160:	f883 22e5 	strb.w	r2, [r3, #741]	@ 0x2e5
	pxRingBuffer->END_MARKERS[10] = 0xF3U;
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800116a:	22f3      	movs	r2, #243	@ 0xf3
 800116c:	f883 22e6 	strb.w	r2, [r3, #742]	@ 0x2e6
	pxRingBuffer->END_MARKERS[11] = 0xF4U;
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001176:	22f4      	movs	r2, #244	@ 0xf4
 8001178:	f883 22e7 	strb.w	r2, [r3, #743]	@ 0x2e7

	pxRingBuffer->START_MARKERS[0] = 0x05U;
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	2205      	movs	r2, #5
 8001180:	711a      	strb	r2, [r3, #4]
	pxRingBuffer->START_MARKERS[1] = 0x06U;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	2206      	movs	r2, #6
 8001186:	715a      	strb	r2, [r3, #5]
	pxRingBuffer->START_MARKERS[2] = 0x07U;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	2207      	movs	r2, #7
 800118c:	719a      	strb	r2, [r3, #6]
	pxRingBuffer->START_MARKERS[3] = 0x08U;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	2208      	movs	r2, #8
 8001192:	71da      	strb	r2, [r3, #7]
	
	pxRingBuffer->START_MARKERS[4] = 0x75U;
 8001194:	68fb      	ldr	r3, [r7, #12]
 8001196:	2275      	movs	r2, #117	@ 0x75
 8001198:	721a      	strb	r2, [r3, #8]
	pxRingBuffer->START_MARKERS[5] = 0x76U;
 800119a:	68fb      	ldr	r3, [r7, #12]
 800119c:	2276      	movs	r2, #118	@ 0x76
 800119e:	725a      	strb	r2, [r3, #9]
	pxRingBuffer->START_MARKERS[6] = 0x77U;
 80011a0:	68fb      	ldr	r3, [r7, #12]
 80011a2:	2277      	movs	r2, #119	@ 0x77
 80011a4:	729a      	strb	r2, [r3, #10]
	pxRingBuffer->START_MARKERS[7] = 0x78U;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	2278      	movs	r2, #120	@ 0x78
 80011aa:	72da      	strb	r2, [r3, #11]
	
	pxRingBuffer->START_MARKERS[8] = 0xF5U;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	22f5      	movs	r2, #245	@ 0xf5
 80011b0:	731a      	strb	r2, [r3, #12]
	pxRingBuffer->START_MARKERS[9] = 0xF6U;
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	22f6      	movs	r2, #246	@ 0xf6
 80011b6:	735a      	strb	r2, [r3, #13]
	pxRingBuffer->START_MARKERS[10] = 0xF7U;
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	22f7      	movs	r2, #247	@ 0xf7
 80011bc:	739a      	strb	r2, [r3, #14]
	pxRingBuffer->START_MARKERS[11] = 0xF8U;
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	22f8      	movs	r2, #248	@ 0xf8
 80011c2:	73da      	strb	r2, [r3, #15]
	
	return TRC_SUCCESS;
 80011c4:	2300      	movs	r3, #0
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	2000020c 	.word	0x2000020c
 80011d4:	20000208 	.word	0x20000208

080011d8 <xTraceStreamPortOnTraceBegin>:

traceResult xTraceStreamPortOnTraceBegin(void)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	af00      	add	r7, sp, #0
	return xTraceMultiCoreEventBufferClear(&pxStreamPortData->xMultiCoreEventBuffer);
 80011dc:	4b03      	ldr	r3, [pc, #12]	@ (80011ec <xTraceStreamPortOnTraceBegin+0x14>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4618      	mov	r0, r3
 80011e2:	f001 fdcb 	bl	8002d7c <xTraceMultiCoreEventBufferClear>
 80011e6:	4603      	mov	r3, r0
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	2000020c 	.word	0x2000020c

080011f0 <xTraceCounterInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceCounterData_t *pxCounterData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceCounterInitialize(TraceCounterData_t *pxBuffer)
{
 80011f0:	b480      	push	{r7}
 80011f2:	b083      	sub	sp, #12
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	pxCounterData = pxBuffer;
 80011f8:	4a09      	ldr	r2, [pc, #36]	@ (8001220 <xTraceCounterInitialize+0x30>)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6013      	str	r3, [r2, #0]
	
	pxCounterData->xCallbackFunction = 0;
 80011fe:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <xTraceCounterInitialize+0x30>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	2200      	movs	r2, #0
 8001204:	601a      	str	r2, [r3, #0]
	
	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_COUNTER);
 8001206:	4b07      	ldr	r3, [pc, #28]	@ (8001224 <xTraceCounterInitialize+0x34>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800120e:	4a05      	ldr	r2, [pc, #20]	@ (8001224 <xTraceCounterInitialize+0x34>)
 8001210:	6013      	str	r3, [r2, #0]
	
	return TRC_SUCCESS;
 8001212:	2300      	movs	r3, #0
}
 8001214:	4618      	mov	r0, r3
 8001216:	370c      	adds	r7, #12
 8001218:	46bd      	mov	sp, r7
 800121a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121e:	4770      	bx	lr
 8001220:	20000210 	.word	0x20000210
 8001224:	20003ce0 	.word	0x20003ce0

08001228 <xTraceDiagnosticsInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

static TraceDiagnosticsData_t *pxDiagnostics TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceDiagnosticsInitialize(TraceDiagnosticsData_t *pxBuffer)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
	uint32_t i;
	
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxDiagnostics = pxBuffer;
 8001230:	4a0f      	ldr	r2, [pc, #60]	@ (8001270 <xTraceDiagnosticsInitialize+0x48>)
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6013      	str	r3, [r2, #0]

	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 8001236:	2300      	movs	r3, #0
 8001238:	60fb      	str	r3, [r7, #12]
 800123a:	e008      	b.n	800124e <xTraceDiagnosticsInitialize+0x26>
	{
		pxDiagnostics->metrics[i] = 0;
 800123c:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <xTraceDiagnosticsInitialize+0x48>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	68fa      	ldr	r2, [r7, #12]
 8001242:	2100      	movs	r1, #0
 8001244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0u; i < (TRC_DIAGNOSTICS_COUNT); i++)
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	3301      	adds	r3, #1
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	2b04      	cmp	r3, #4
 8001252:	d9f3      	bls.n	800123c <xTraceDiagnosticsInitialize+0x14>
	}

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS);
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <xTraceDiagnosticsInitialize+0x4c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f043 0308 	orr.w	r3, r3, #8
 800125c:	4a05      	ldr	r2, [pc, #20]	@ (8001274 <xTraceDiagnosticsInitialize+0x4c>)
 800125e:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 8001260:	2300      	movs	r3, #0
}
 8001262:	4618      	mov	r0, r3
 8001264:	3714      	adds	r7, #20
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	20000214 	.word	0x20000214
 8001274:	20003ce0 	.word	0x20003ce0

08001278 <xTraceDiagnosticsAdd>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsAdd(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 8001278:	b480      	push	{r7}
 800127a:	b083      	sub	sp, #12
 800127c:	af00      	add	r7, sp, #0
 800127e:	4603      	mov	r3, r0
 8001280:	6039      	str	r1, [r7, #0]
 8001282:	71fb      	strb	r3, [r7, #7]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] += xValue;
 8001284:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <xTraceDiagnosticsAdd+0x34>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	79fa      	ldrb	r2, [r7, #7]
 800128a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800128e:	4b07      	ldr	r3, [pc, #28]	@ (80012ac <xTraceDiagnosticsAdd+0x34>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	79fa      	ldrb	r2, [r7, #7]
 8001294:	6839      	ldr	r1, [r7, #0]
 8001296:	4401      	add	r1, r0
 8001298:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	return TRC_SUCCESS;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	20000214 	.word	0x20000214

080012b0 <xTraceDiagnosticsIncrease>:

traceResult xTraceDiagnosticsIncrease(TraceDiagnosticsType_t xType)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	4603      	mov	r3, r0
 80012b8:	71fb      	strb	r3, [r7, #7]
	return xTraceDiagnosticsAdd(xType, 1);
 80012ba:	79fb      	ldrb	r3, [r7, #7]
 80012bc:	2101      	movs	r1, #1
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff ffda 	bl	8001278 <xTraceDiagnosticsAdd>
 80012c4:	4603      	mov	r3, r0
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <xTraceDiagnosticsSetIfHigher>:
{
	return xTraceDiagnosticsAdd(xType, -1);
}

traceResult xTraceDiagnosticsSetIfHigher(TraceDiagnosticsType_t xType, TraceBaseType_t xValue)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b083      	sub	sp, #12
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	6039      	str	r1, [r7, #0]
 80012da:	71fb      	strb	r3, [r7, #7]
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS));

	/* This should never fail */
	TRC_ASSERT((TraceUnsignedBaseType_t)xType < TRC_DIAGNOSTICS_COUNT);

	if (xValue > pxDiagnostics->metrics[xType])
 80012dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001308 <xTraceDiagnosticsSetIfHigher+0x38>)
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	79fa      	ldrb	r2, [r7, #7]
 80012e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	dd05      	ble.n	80012f8 <xTraceDiagnosticsSetIfHigher+0x28>
	{
		pxDiagnostics->metrics[(TraceUnsignedBaseType_t)xType] = xValue;
 80012ec:	4b06      	ldr	r3, [pc, #24]	@ (8001308 <xTraceDiagnosticsSetIfHigher+0x38>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	79fa      	ldrb	r2, [r7, #7]
 80012f2:	6839      	ldr	r1, [r7, #0]
 80012f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}

	return TRC_SUCCESS;
 80012f8:	2300      	movs	r3, #0
}
 80012fa:	4618      	mov	r0, r3
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	20000214 	.word	0x20000214

0800130c <xTraceDiagnosticsCheckStatus>:

	return TRC_SUCCESS;
}

traceResult xTraceDiagnosticsCheckStatus(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	/* It is probably good if we always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_DIAGNOSTICS) == 0U)
 8001310:	4b1d      	ldr	r3, [pc, #116]	@ (8001388 <xTraceDiagnosticsCheckStatus+0x7c>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 0308 	and.w	r3, r3, #8
 8001318:	2b00      	cmp	r3, #0
 800131a:	d101      	bne.n	8001320 <xTraceDiagnosticsCheckStatus+0x14>
	{
		return TRC_FAIL;
 800131c:	2301      	movs	r3, #1
 800131e:	e030      	b.n	8001382 <xTraceDiagnosticsCheckStatus+0x76>
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] > 0)
 8001320:	4b1a      	ldr	r3, [pc, #104]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	2b00      	cmp	r3, #0
 8001328:	dd06      	ble.n	8001338 <xTraceDiagnosticsCheckStatus+0x2c>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_TABLE_SLOTS);
 800132a:	2008      	movs	r0, #8
 800132c:	f000 f9c6 	bl	80016bc <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM] = 0;
 8001330:	4b16      	ldr	r3, [pc, #88]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2200      	movs	r2, #0
 8001336:	605a      	str	r2, [r3, #4]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] > (TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH))
 8001338:	4b14      	ldr	r3, [pc, #80]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b1c      	cmp	r3, #28
 8001340:	dd06      	ble.n	8001350 <xTraceDiagnosticsCheckStatus+0x44>
	{
		(void)xTraceWarning(TRC_WARNING_ENTRY_SYMBOL_MAX_LENGTH);
 8001342:	2009      	movs	r0, #9
 8001344:	f000 f9ba 	bl	80016bc <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH] = 0;
 8001348:	4b10      	ldr	r3, [pc, #64]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] > 0)
 8001350:	4b0e      	ldr	r3, [pc, #56]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	689b      	ldr	r3, [r3, #8]
 8001356:	2b00      	cmp	r3, #0
 8001358:	dd06      	ble.n	8001368 <xTraceDiagnosticsCheckStatus+0x5c>
	{
		(void)xTraceWarning(TRC_WARNING_EVENT_SIZE_TRUNCATED);
 800135a:	200a      	movs	r0, #10
 800135c:	f000 f9ae 	bl	80016bc <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_BLOB_MAX_BYTES_TRUNCATED] = 0;
 8001360:	4b0a      	ldr	r3, [pc, #40]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	609a      	str	r2, [r3, #8]
	}

	if (pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] > 0)
 8001368:	4b08      	ldr	r3, [pc, #32]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	2b00      	cmp	r3, #0
 8001370:	dd06      	ble.n	8001380 <xTraceDiagnosticsCheckStatus+0x74>
	{
		(void)xTraceWarning(TRC_WARNING_STACKMON_NO_SLOTS);
 8001372:	200e      	movs	r0, #14
 8001374:	f000 f9a2 	bl	80016bc <xTraceWarning>
		pxDiagnostics->metrics[TRC_DIAGNOSTICS_STACK_MONITOR_NO_SLOTS] = 0;
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <xTraceDiagnosticsCheckStatus+0x80>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2200      	movs	r2, #0
 800137e:	60da      	str	r2, [r3, #12]
	}

	return TRC_SUCCESS;
 8001380:	2300      	movs	r3, #0
}
 8001382:	4618      	mov	r0, r3
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20003ce0 	.word	0x20003ce0
 800138c:	20000214 	.word	0x20000214

08001390 <xTraceEntryIndexTableInitialize>:
/* Variables */
static TraceEntryTable_t *pxEntryTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;
static TraceEntryIndexTable_t *pxIndexTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEntryIndexTableInitialize(TraceEntryIndexTable_t* const pxBuffer)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b082      	sub	sp, #8
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxIndexTable = pxBuffer;
 8001398:	4a04      	ldr	r2, [pc, #16]	@ (80013ac <xTraceEntryIndexTableInitialize+0x1c>)
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	6013      	str	r3, [r2, #0]
	
	return prvEntryIndexInitialize();
 800139e:	f000 f917 	bl	80015d0 <prvEntryIndexInitialize>
 80013a2:	4603      	mov	r3, r0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3708      	adds	r7, #8
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000021c 	.word	0x2000021c

080013b0 <xTraceEntryTableInitialize>:

traceResult xTraceEntryTableInitialize(TraceEntryTable_t* const pxBuffer)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b085      	sub	sp, #20
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	TRC_ASSERT(pxBuffer != (void*)0);

	/* This should never fail */
	TRC_ASSERT((TRC_ENTRY_TABLE_SLOTS) != 0);

	pxEntryTable = pxBuffer;
 80013b8:	4a28      	ldr	r2, [pc, #160]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6013      	str	r3, [r2, #0]

	pxEntryTable->uxSlots = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOTS);
 80013be:	4b27      	ldr	r3, [pc, #156]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2238      	movs	r2, #56	@ 0x38
 80013c4:	601a      	str	r2, [r3, #0]
	pxEntryTable->uxEntrySymbolLength = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE);
 80013c6:	4b25      	ldr	r3, [pc, #148]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	221c      	movs	r2, #28
 80013cc:	605a      	str	r2, [r3, #4]
	pxEntryTable->uxEntryStateCount = (TraceUnsignedBaseType_t)(TRC_ENTRY_TABLE_STATE_COUNT);
 80013ce:	4b23      	ldr	r3, [pc, #140]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2203      	movs	r2, #3
 80013d4:	609a      	str	r2, [r3, #8]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	e02f      	b.n	800143c <xTraceEntryTableInitialize+0x8c>
	{
		pxEntryTable->axEntries[i].pvAddress = 0;
 80013dc:	4b1f      	ldr	r3, [pc, #124]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013de:	6819      	ldr	r1, [r3, #0]
 80013e0:	68fa      	ldr	r2, [r7, #12]
 80013e2:	4613      	mov	r3, r2
 80013e4:	005b      	lsls	r3, r3, #1
 80013e6:	4413      	add	r3, r2
 80013e8:	011b      	lsls	r3, r3, #4
 80013ea:	440b      	add	r3, r1
 80013ec:	330c      	adds	r3, #12
 80013ee:	2200      	movs	r2, #0
 80013f0:	601a      	str	r2, [r3, #0]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	e010      	b.n	800141a <xTraceEntryTableInitialize+0x6a>
		{
			pxEntryTable->axEntries[i].xStates[j] = (TraceUnsignedBaseType_t)0;
 80013f8:	4b18      	ldr	r3, [pc, #96]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 80013fa:	6819      	ldr	r1, [r3, #0]
 80013fc:	68fa      	ldr	r2, [r7, #12]
 80013fe:	4613      	mov	r3, r2
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	4413      	add	r3, r2
 8001404:	009b      	lsls	r3, r3, #2
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	4413      	add	r3, r2
 800140a:	3302      	adds	r3, #2
 800140c:	009b      	lsls	r3, r3, #2
 800140e:	440b      	add	r3, r1
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
		for (j = 0u; j < TRC_ENTRY_TABLE_STATE_COUNT; j++)
 8001414:	68bb      	ldr	r3, [r7, #8]
 8001416:	3301      	adds	r3, #1
 8001418:	60bb      	str	r3, [r7, #8]
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	2b02      	cmp	r3, #2
 800141e:	d9eb      	bls.n	80013f8 <xTraceEntryTableInitialize+0x48>
		}
		pxEntryTable->axEntries[i].szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8001420:	4b0e      	ldr	r3, [pc, #56]	@ (800145c <xTraceEntryTableInitialize+0xac>)
 8001422:	6819      	ldr	r1, [r3, #0]
 8001424:	68fa      	ldr	r2, [r7, #12]
 8001426:	4613      	mov	r3, r2
 8001428:	005b      	lsls	r3, r3, #1
 800142a:	4413      	add	r3, r2
 800142c:	011b      	lsls	r3, r3, #4
 800142e:	440b      	add	r3, r1
 8001430:	3320      	adds	r3, #32
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	3301      	adds	r3, #1
 800143a:	60fb      	str	r3, [r7, #12]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	2b37      	cmp	r3, #55	@ 0x37
 8001440:	d9cc      	bls.n	80013dc <xTraceEntryTableInitialize+0x2c>
	}

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY);
 8001442:	4b07      	ldr	r3, [pc, #28]	@ (8001460 <xTraceEntryTableInitialize+0xb0>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	f043 0310 	orr.w	r3, r3, #16
 800144a:	4a05      	ldr	r2, [pc, #20]	@ (8001460 <xTraceEntryTableInitialize+0xb0>)
 800144c:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	3714      	adds	r7, #20
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr
 800145c:	20000218 	.word	0x20000218
 8001460:	20003ce0 	.word	0x20003ce0

08001464 <xTraceEntryCreate>:

traceResult xTraceEntryCreate(TraceEntryHandle_t *pxEntryHandle)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b08a      	sub	sp, #40	@ 0x28
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	TraceEntry_t *pxEntry;

	TRACE_ALLOC_CRITICAL_SECTION();

	/* We always check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY) == 0U)
 800146c:	4b2b      	ldr	r3, [pc, #172]	@ (800151c <xTraceEntryCreate+0xb8>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f003 0310 	and.w	r3, r3, #16
 8001474:	2b00      	cmp	r3, #0
 8001476:	d101      	bne.n	800147c <xTraceEntryCreate+0x18>
	{
		return TRC_FAIL;
 8001478:	2301      	movs	r3, #1
 800147a:	e04b      	b.n	8001514 <xTraceEntryCreate+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800147c:	f3ef 8310 	mrs	r3, PRIMASK
 8001480:	617b      	str	r3, [r7, #20]
  return(result);
 8001482:	697b      	ldr	r3, [r7, #20]
	}

	/* This should never fail */
	TRC_ASSERT(pxEntryHandle != (void*)0);

	TRACE_ENTER_CRITICAL_SECTION();
 8001484:	623b      	str	r3, [r7, #32]
 8001486:	2301      	movs	r3, #1
 8001488:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800148a:	69bb      	ldr	r3, [r7, #24]
 800148c:	f383 8810 	msr	PRIMASK, r3
}
 8001490:	bf00      	nop

	if (prvEntryIndexTake(&xIndex) != TRC_SUCCESS)
 8001492:	f107 030b 	add.w	r3, r7, #11
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f8bc 	bl	8001614 <prvEntryIndexTake>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d00a      	beq.n	80014b8 <xTraceEntryCreate+0x54>
	{
		(void)xTraceDiagnosticsIncrease(TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM);
 80014a2:	2001      	movs	r0, #1
 80014a4:	f7ff ff04 	bl	80012b0 <xTraceDiagnosticsIncrease>
 80014a8:	6a3b      	ldr	r3, [r7, #32]
 80014aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	f383 8810 	msr	PRIMASK, r3
}
 80014b2:	bf00      	nop

		TRACE_EXIT_CRITICAL_SECTION();

		return TRC_FAIL;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e02d      	b.n	8001514 <xTraceEntryCreate+0xb0>
	}

	pxEntry = &pxEntryTable->axEntries[xIndex];
 80014b8:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <xTraceEntryCreate+0xbc>)
 80014ba:	681a      	ldr	r2, [r3, #0]
 80014bc:	7afb      	ldrb	r3, [r7, #11]
 80014be:	4619      	mov	r1, r3
 80014c0:	460b      	mov	r3, r1
 80014c2:	005b      	lsls	r3, r3, #1
 80014c4:	440b      	add	r3, r1
 80014c6:	011b      	lsls	r3, r3, #4
 80014c8:	3308      	adds	r3, #8
 80014ca:	4413      	add	r3, r2
 80014cc:	3304      	adds	r3, #4
 80014ce:	61fb      	str	r3, [r7, #28]
	
	pxEntry->pvAddress = (void*)pxEntry; /* We set a temporary address */
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	69fa      	ldr	r2, [r7, #28]
 80014d4:	601a      	str	r2, [r3, #0]

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 80014d6:	2300      	movs	r3, #0
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80014da:	e008      	b.n	80014ee <xTraceEntryCreate+0x8a>
	{
		pxEntry->xStates[i] = (TraceUnsignedBaseType_t)0;
 80014dc:	69fa      	ldr	r2, [r7, #28]
 80014de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	4413      	add	r3, r2
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT); i++)
 80014e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014ea:	3301      	adds	r3, #1
 80014ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	2b02      	cmp	r3, #2
 80014f2:	d9f3      	bls.n	80014dc <xTraceEntryCreate+0x78>
	}

	pxEntry->uiOptions = 0u;
 80014f4:	69fb      	ldr	r3, [r7, #28]
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
	pxEntry->szSymbol[0] = (char)0; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 80014fa:	69fb      	ldr	r3, [r7, #28]
 80014fc:	2200      	movs	r2, #0
 80014fe:	751a      	strb	r2, [r3, #20]

	*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69fa      	ldr	r2, [r7, #28]
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	f383 8810 	msr	PRIMASK, r3
}
 8001510:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return TRC_SUCCESS;
 8001512:	2300      	movs	r3, #0
}
 8001514:	4618      	mov	r0, r3
 8001516:	3728      	adds	r7, #40	@ 0x28
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	20003ce0 	.word	0x20003ce0
 8001520:	20000218 	.word	0x20000218

08001524 <xTraceEntryFind>:

	return TRC_SUCCESS;
}

traceResult xTraceEntryFind(const void* const pvAddress, TraceEntryHandle_t* pxEntryHandle)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(pxEntryHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(pvAddress != (void*)0);

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
 8001532:	e017      	b.n	8001564 <xTraceEntryFind+0x40>
	{
		pxEntry = &pxEntryTable->axEntries[i];
 8001534:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <xTraceEntryFind+0x54>)
 8001536:	6819      	ldr	r1, [r3, #0]
 8001538:	68fa      	ldr	r2, [r7, #12]
 800153a:	4613      	mov	r3, r2
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	4413      	add	r3, r2
 8001540:	011b      	lsls	r3, r3, #4
 8001542:	3308      	adds	r3, #8
 8001544:	440b      	add	r3, r1
 8001546:	3304      	adds	r3, #4
 8001548:	60bb      	str	r3, [r7, #8]
		if (pxEntry->pvAddress == pvAddress)
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	687a      	ldr	r2, [r7, #4]
 8001550:	429a      	cmp	r2, r3
 8001552:	d104      	bne.n	800155e <xTraceEntryFind+0x3a>
		{
			*pxEntryHandle = (TraceEntryHandle_t)pxEntry;
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	68ba      	ldr	r2, [r7, #8]
 8001558:	601a      	str	r2, [r3, #0]

			return TRC_SUCCESS;
 800155a:	2300      	movs	r3, #0
 800155c:	e006      	b.n	800156c <xTraceEntryFind+0x48>
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	3301      	adds	r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b37      	cmp	r3, #55	@ 0x37
 8001568:	d9e4      	bls.n	8001534 <xTraceEntryFind+0x10>
		}
	}

	return TRC_FAIL;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3714      	adds	r7, #20
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr
 8001578:	20000218 	.word	0x20000218

0800157c <xTraceEntrySetSymbol>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceEntrySetSymbol(const TraceEntryHandle_t xEntryHandle, const char* szSymbol, uint32_t uiLength)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	60b9      	str	r1, [r7, #8]
 8001586:	607a      	str	r2, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ENTRY));

	if (szSymbol == (void*)0)
 8001588:	68bb      	ldr	r3, [r7, #8]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d103      	bne.n	8001596 <xTraceEntrySetSymbol+0x1a>
	{
		szSymbol = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 800158e:	4b0f      	ldr	r3, [pc, #60]	@ (80015cc <xTraceEntrySetSymbol+0x50>)
 8001590:	60bb      	str	r3, [r7, #8]
		uiLength = 0u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8001592:	2300      	movs	r3, #0
 8001594:	607b      	str	r3, [r7, #4]
	}

	/* Remember the longest symbol name */
	(void)xTraceDiagnosticsSetIfHigher(TRC_DIAGNOSTICS_ENTRY_SYMBOL_LONGEST_LENGTH, (int32_t)uiLength);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	4619      	mov	r1, r3
 800159a:	2000      	movs	r0, #0
 800159c:	f7ff fe98 	bl	80012d0 <xTraceDiagnosticsSetIfHigher>

	if (uiLength >= (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH))
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2b1b      	cmp	r3, #27
 80015a4:	d902      	bls.n	80015ac <xTraceEntrySetSymbol+0x30>
	{
		/* No room for null termination. Set to max. */
		uiLength = (uint32_t)(TRC_ENTRY_TABLE_SYMBOL_LENGTH); /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 80015a6:	231c      	movs	r3, #28
 80015a8:	607b      	str	r3, [r7, #4]
 80015aa:	e002      	b.n	80015b2 <xTraceEntrySetSymbol+0x36>
	}
	else
	{
		/* Include null termination by increasing the size by 1 */
		uiLength = uiLength + 1u; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	3301      	adds	r3, #1
 80015b0:	607b      	str	r3, [r7, #4]
	/* Does not need to be locked. */
	/* This should never fail */
	TRC_ASSERT(VALIDATE_ENTRY_HANDLE(xEntryHandle)); /*cstat !MISRAC2004-17.3 !MISRAC2012-Rule-18.3 Suppress pointer comparison check*/

	/* This will also copy the null termination, if possible */
	memcpy(((TraceEntry_t*)xEntryHandle)->szSymbol, szSymbol, uiLength);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	3314      	adds	r3, #20
 80015b6:	687a      	ldr	r2, [r7, #4]
 80015b8:	68b9      	ldr	r1, [r7, #8]
 80015ba:	4618      	mov	r0, r3
 80015bc:	f00b ff3f 	bl	800d43e <memcpy>

	return TRC_SUCCESS;
 80015c0:	2300      	movs	r3, #0
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	080109e8 	.word	0x080109e8

080015d0 <prvEntryIndexInitialize>:
#endif /* ((TRC_CFG_USE_TRACE_ASSERT) == 1) */

/* PRIVATE FUNCTIONS */

static traceResult prvEntryIndexInitialize(void)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
	uint32_t i;

	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80015d6:	2300      	movs	r3, #0
 80015d8:	607b      	str	r3, [r7, #4]
 80015da:	e00a      	b.n	80015f2 <prvEntryIndexInitialize+0x22>
	{
		pxIndexTable->axFreeIndexes[i] = (TraceEntryIndex_t)i;
 80015dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001610 <prvEntryIndexInitialize+0x40>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	b2d9      	uxtb	r1, r3
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	4413      	add	r3, r2
 80015e8:	460a      	mov	r2, r1
 80015ea:	701a      	strb	r2, [r3, #0]
	for (i = 0u; i < (uint32_t)(TRC_ENTRY_TABLE_SLOTS); i++)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	3301      	adds	r3, #1
 80015f0:	607b      	str	r3, [r7, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b37      	cmp	r3, #55	@ 0x37
 80015f6:	d9f1      	bls.n	80015dc <prvEntryIndexInitialize+0xc>
	}

	pxIndexTable->uiFreeIndexCount = TRC_ENTRY_TABLE_SLOTS;
 80015f8:	4b05      	ldr	r3, [pc, #20]	@ (8001610 <prvEntryIndexInitialize+0x40>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2238      	movs	r2, #56	@ 0x38
 80015fe:	639a      	str	r2, [r3, #56]	@ 0x38

	return TRC_SUCCESS;
 8001600:	2300      	movs	r3, #0
}
 8001602:	4618      	mov	r0, r3
 8001604:	370c      	adds	r7, #12
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
 800160e:	bf00      	nop
 8001610:	2000021c 	.word	0x2000021c

08001614 <prvEntryIndexTake>:

static traceResult prvEntryIndexTake(TraceEntryIndex_t *pxIndex)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
	/* Critical Section must be active! */
	TraceEntryIndex_t xIndex;

	if (pxIndexTable->uiFreeIndexCount == 0u)
 800161c:	4b14      	ldr	r3, [pc, #80]	@ (8001670 <prvEntryIndexTake+0x5c>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001622:	2b00      	cmp	r3, #0
 8001624:	d101      	bne.n	800162a <prvEntryIndexTake+0x16>
	{
		return TRC_FAIL;
 8001626:	2301      	movs	r3, #1
 8001628:	e01c      	b.n	8001664 <prvEntryIndexTake+0x50>
	}

	/* Always take the first item */
	xIndex = pxIndexTable->axFreeIndexes[0];
 800162a:	4b11      	ldr	r3, [pc, #68]	@ (8001670 <prvEntryIndexTake+0x5c>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	73fb      	strb	r3, [r7, #15]
	pxIndexTable->uiFreeIndexCount--;
 8001632:	4b0f      	ldr	r3, [pc, #60]	@ (8001670 <prvEntryIndexTake+0x5c>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001638:	3a01      	subs	r2, #1
 800163a:	639a      	str	r2, [r3, #56]	@ 0x38

	/* Move the last item to the first slot, to avoid holes */
	pxIndexTable->axFreeIndexes[0] = pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount];
 800163c:	4b0c      	ldr	r3, [pc, #48]	@ (8001670 <prvEntryIndexTake+0x5c>)
 800163e:	6819      	ldr	r1, [r3, #0]
 8001640:	4b0b      	ldr	r3, [pc, #44]	@ (8001670 <prvEntryIndexTake+0x5c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001646:	4b0a      	ldr	r3, [pc, #40]	@ (8001670 <prvEntryIndexTake+0x5c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	5c8a      	ldrb	r2, [r1, r2]
 800164c:	701a      	strb	r2, [r3, #0]

#if (TRC_ENTRY_TABLE_SLOTS > 256)
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT16_MAX;
#else
	pxIndexTable->axFreeIndexes[pxIndexTable->uiFreeIndexCount] = UINT8_MAX;
 800164e:	4b08      	ldr	r3, [pc, #32]	@ (8001670 <prvEntryIndexTake+0x5c>)
 8001650:	681a      	ldr	r2, [r3, #0]
 8001652:	4b07      	ldr	r3, [pc, #28]	@ (8001670 <prvEntryIndexTake+0x5c>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001658:	21ff      	movs	r1, #255	@ 0xff
 800165a:	54d1      	strb	r1, [r2, r3]
#endif

	*pxIndex = xIndex;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	7bfa      	ldrb	r2, [r7, #15]
 8001660:	701a      	strb	r2, [r3, #0]
	return TRC_SUCCESS;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3714      	adds	r7, #20
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	2000021c 	.word	0x2000021c

08001674 <xTraceErrorInitialize>:
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc);

static TraceErrorData_t* pxErrorInfo TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceErrorInitialize(TraceErrorData_t* pxBuffer)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxErrorInfo = pxBuffer;
 800167c:	4a0d      	ldr	r2, [pc, #52]	@ (80016b4 <xTraceErrorInitialize+0x40>)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	6013      	str	r3, [r2, #0]

	pxErrorInfo->uiErrorAndWarningFlags = 0u;
 8001682:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <xTraceErrorInitialize+0x40>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	2200      	movs	r2, #0
 8001688:	601a      	str	r2, [r3, #0]
	pxErrorInfo->uiErrorCode = 0u;
 800168a:	4b0a      	ldr	r3, [pc, #40]	@ (80016b4 <xTraceErrorInitialize+0x40>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2200      	movs	r2, #0
 8001690:	605a      	str	r2, [r3, #4]
	pxErrorInfo->xWarningChannel = 0;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <xTraceErrorInitialize+0x40>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2200      	movs	r2, #0
 8001698:	609a      	str	r2, [r3, #8]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ERROR);
 800169a:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <xTraceErrorInitialize+0x44>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f043 0320 	orr.w	r3, r3, #32
 80016a2:	4a05      	ldr	r2, [pc, #20]	@ (80016b8 <xTraceErrorInitialize+0x44>)
 80016a4:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 80016a6:	2300      	movs	r3, #0
}
 80016a8:	4618      	mov	r0, r3
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b2:	4770      	bx	lr
 80016b4:	20000220 	.word	0x20000220
 80016b8:	20003ce0 	.word	0x20003ce0

080016bc <xTraceWarning>:

traceResult xTraceWarning(uint32_t uiErrorCode)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 80016c4:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <xTraceWarning+0x54>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0320 	and.w	r3, r3, #32
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d101      	bne.n	80016d4 <xTraceWarning+0x18>
	{
		/* If not initialized */
		return TRC_FAIL;
 80016d0:	2301      	movs	r3, #1
 80016d2:	e019      	b.n	8001708 <xTraceWarning+0x4c>
	}
	
	if (GET_ERROR_WARNING_FLAG(uiErrorCode) == 0u)
 80016d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001714 <xTraceWarning+0x58>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681a      	ldr	r2, [r3, #0]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	3b01      	subs	r3, #1
 80016de:	fa22 f303 	lsr.w	r3, r2, r3
 80016e2:	f003 0301 	and.w	r3, r3, #1
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10d      	bne.n	8001706 <xTraceWarning+0x4a>
	{
		/* Will never reach this point more than once per warning type, since we verify if uiErrorAndWarningFlags[uiErrorCode] has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 80016ea:	4b0a      	ldr	r3, [pc, #40]	@ (8001714 <xTraceWarning+0x58>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	6819      	ldr	r1, [r3, #0]
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	3b01      	subs	r3, #1
 80016f4:	2201      	movs	r2, #1
 80016f6:	409a      	lsls	r2, r3
 80016f8:	4b06      	ldr	r3, [pc, #24]	@ (8001714 <xTraceWarning+0x58>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	430a      	orrs	r2, r1
 80016fe:	601a      	str	r2, [r3, #0]

		(void)prvTraceErrorPrint(uiErrorCode);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f000 f847 	bl	8001794 <prvTraceErrorPrint>
	}

	return TRC_SUCCESS;
 8001706:	2300      	movs	r3, #0
}
 8001708:	4618      	mov	r0, r3
 800170a:	3708      	adds	r7, #8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	20003ce0 	.word	0x20003ce0
 8001714:	20000220 	.word	0x20000220

08001718 <xTraceError>:

traceResult xTraceError(uint32_t uiErrorCode)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
	/* Probably good to verify this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_ERROR) == 0U)
 8001720:	4b19      	ldr	r3, [pc, #100]	@ (8001788 <xTraceError+0x70>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	f003 0320 	and.w	r3, r3, #32
 8001728:	2b00      	cmp	r3, #0
 800172a:	d101      	bne.n	8001730 <xTraceError+0x18>
	{
		return TRC_FAIL;
 800172c:	2301      	movs	r3, #1
 800172e:	e027      	b.n	8001780 <xTraceError+0x68>
	}

	if (pxErrorInfo->uiErrorCode == TRC_ERROR_NONE)
 8001730:	4b16      	ldr	r3, [pc, #88]	@ (800178c <xTraceError+0x74>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d121      	bne.n	800177e <xTraceError+0x66>
	{
		/* Will never reach this point more than once, since we verify if uiErrorCode has already been set */
		SET_ERROR_WARNING_FLAG(uiErrorCode);
 800173a:	4b14      	ldr	r3, [pc, #80]	@ (800178c <xTraceError+0x74>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	6819      	ldr	r1, [r3, #0]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	3b01      	subs	r3, #1
 8001744:	2201      	movs	r2, #1
 8001746:	409a      	lsls	r2, r3
 8001748:	4b10      	ldr	r3, [pc, #64]	@ (800178c <xTraceError+0x74>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	430a      	orrs	r2, r1
 800174e:	601a      	str	r2, [r3, #0]
		pxErrorInfo->uiErrorCode = uiErrorCode;
 8001750:	4b0e      	ldr	r3, [pc, #56]	@ (800178c <xTraceError+0x74>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	605a      	str	r2, [r3, #4]

		if (prvTraceErrorPrint(uiErrorCode) == TRC_FAIL)
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f000 f81b 	bl	8001794 <prvTraceErrorPrint>
 800175e:	4603      	mov	r3, r0
 8001760:	2b01      	cmp	r3, #1
 8001762:	d103      	bne.n	800176c <xTraceError+0x54>
		{
			(void)xTraceDisable();
 8001764:	f001 ffe8 	bl	8003738 <xTraceDisable>
			
			return TRC_FAIL;
 8001768:	2301      	movs	r3, #1
 800176a:	e009      	b.n	8001780 <xTraceError+0x68>
		}
		
		(void)xTracePrint(pxErrorInfo->xWarningChannel, "Recorder stopped in xTraceError(...)!");
 800176c:	4b07      	ldr	r3, [pc, #28]	@ (800178c <xTraceError+0x74>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	4907      	ldr	r1, [pc, #28]	@ (8001790 <xTraceError+0x78>)
 8001774:	4618      	mov	r0, r3
 8001776:	f001 fc75 	bl	8003064 <xTracePrint>
		(void)xTraceDisable();
 800177a:	f001 ffdd 	bl	8003738 <xTraceDisable>
	}

	return TRC_SUCCESS;
 800177e:	2300      	movs	r3, #0
}
 8001780:	4618      	mov	r0, r3
 8001782:	3708      	adds	r7, #8
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20003ce0 	.word	0x20003ce0
 800178c:	20000220 	.word	0x20000220
 8001790:	080109ec 	.word	0x080109ec

08001794 <prvTraceErrorPrint>:

	return TRC_SUCCESS;
}

static traceResult prvTraceErrorPrint(uint32_t uiErrorCode)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b086      	sub	sp, #24
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	TraceStringHandle_t xFileName;
	
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	if (pxErrorInfo->xWarningChannel == 0)
 800179c:	4b1d      	ldr	r3, [pc, #116]	@ (8001814 <prvTraceErrorPrint+0x80>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d10b      	bne.n	80017be <prvTraceErrorPrint+0x2a>
		* The abbreviation #WFR is used instead of the longer full name,
		* to avoid truncation by small slots in the symbol table.
		* This is translated in Tracealyzer and shown as the full name,
		* "Warnings from Recorder".
		 */
		if (xTraceStringRegister("#WFR", &pxErrorInfo->xWarningChannel) == TRC_FAIL)
 80017a6:	4b1b      	ldr	r3, [pc, #108]	@ (8001814 <prvTraceErrorPrint+0x80>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	3308      	adds	r3, #8
 80017ac:	4619      	mov	r1, r3
 80017ae:	481a      	ldr	r0, [pc, #104]	@ (8001818 <prvTraceErrorPrint+0x84>)
 80017b0:	f002 f908 	bl	80039c4 <xTraceStringRegister>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d101      	bne.n	80017be <prvTraceErrorPrint+0x2a>
		{
			return TRC_FAIL;
 80017ba:	2301      	movs	r3, #1
 80017bc:	e025      	b.n	800180a <prvTraceErrorPrint+0x76>
		}
	}

	(void)prvTraceErrorGetDescription(uiErrorCode, &szDesc);
 80017be:	f107 0314 	add.w	r3, r7, #20
 80017c2:	4619      	mov	r1, r3
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 f82b 	bl	8001820 <prvTraceErrorGetDescription>

	switch (uiErrorCode)
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d011      	beq.n	80017f4 <prvTraceErrorPrint+0x60>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d010      	beq.n	80017f8 <prvTraceErrorPrint+0x64>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	3b02      	subs	r3, #2
 80017da:	2b0c      	cmp	r3, #12
 80017dc:	d80c      	bhi.n	80017f8 <prvTraceErrorPrint+0x64>
	case TRC_ERROR_EVENT_CODE_TOO_LARGE:
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
	case TRC_ERROR_DWT_NOT_SUPPORTED:
	case TRC_ERROR_DWT_CYCCNT_NOT_SUPPORTED:
	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		(void)xTracePrint(pxErrorInfo->xWarningChannel, szDesc);
 80017de:	4b0d      	ldr	r3, [pc, #52]	@ (8001814 <prvTraceErrorPrint+0x80>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	689b      	ldr	r3, [r3, #8]
 80017e4:	697a      	ldr	r2, [r7, #20]
 80017e6:	4611      	mov	r1, r2
 80017e8:	4618      	mov	r0, r3
 80017ea:	f001 fc3b 	bl	8003064 <xTracePrint>
		break;
 80017ee:	bf00      	nop
		(void)xTracePrintF(pxErrorInfo->xWarningChannel, "Unknown error code: 0x%08X", uiErrorCode);
		
		return TRC_FAIL;
	}

	return TRC_SUCCESS;
 80017f0:	2300      	movs	r3, #0
 80017f2:	e00a      	b.n	800180a <prvTraceErrorPrint+0x76>
			return TRC_FAIL;
 80017f4:	2301      	movs	r3, #1
 80017f6:	e008      	b.n	800180a <prvTraceErrorPrint+0x76>
		(void)xTracePrintF(pxErrorInfo->xWarningChannel, "Unknown error code: 0x%08X", uiErrorCode);
 80017f8:	4b06      	ldr	r3, [pc, #24]	@ (8001814 <prvTraceErrorPrint+0x80>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	687a      	ldr	r2, [r7, #4]
 8001800:	4906      	ldr	r1, [pc, #24]	@ (800181c <prvTraceErrorPrint+0x88>)
 8001802:	4618      	mov	r0, r3
 8001804:	f001 fc64 	bl	80030d0 <xTracePrintF>
		return TRC_FAIL;
 8001808:	2301      	movs	r3, #1
}
 800180a:	4618      	mov	r0, r3
 800180c:	3718      	adds	r7, #24
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000220 	.word	0x20000220
 8001818:	08010a14 	.word	0x08010a14
 800181c:	08010a1c 	.word	0x08010a1c

08001820 <prvTraceErrorGetDescription>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
static traceResult prvTraceErrorGetDescription(uint32_t uiErrorCode, const char** pszDesc)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	6039      	str	r1, [r7, #0]
	/* Note: the error messages are short, in order to fit in a User Event.
	Instead, the users can read more in the below comments.*/

	switch (uiErrorCode)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2b0e      	cmp	r3, #14
 800182e:	d85b      	bhi.n	80018e8 <prvTraceErrorGetDescription+0xc8>
 8001830:	a201      	add	r2, pc, #4	@ (adr r2, 8001838 <prvTraceErrorGetDescription+0x18>)
 8001832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001836:	bf00      	nop
 8001838:	08001875 	.word	0x08001875
 800183c:	080018e1 	.word	0x080018e1
 8001840:	080018b9 	.word	0x080018b9
 8001844:	080018c1 	.word	0x080018c1
 8001848:	080018c9 	.word	0x080018c9
 800184c:	080018d1 	.word	0x080018d1
 8001850:	080018d9 	.word	0x080018d9
 8001854:	080018b1 	.word	0x080018b1
 8001858:	08001879 	.word	0x08001879
 800185c:	08001881 	.word	0x08001881
 8001860:	08001889 	.word	0x08001889
 8001864:	08001891 	.word	0x08001891
 8001868:	08001899 	.word	0x08001899
 800186c:	080018a1 	.word	0x080018a1
 8001870:	080018a9 	.word	0x080018a9
	{
	case TRC_ERROR_NONE:
		return TRC_FAIL;
 8001874:	2301      	movs	r3, #1
 8001876:	e03c      	b.n	80018f2 <prvTraceErrorGetDescription+0xd2>
	case TRC_WARNING_ENTRY_TABLE_SLOTS:
		/* There were not enough symbol table slots for storing symbol names.
		The number of missing slots is counted by pxDiagnostics->metrics[TRC_DIAGNOSTICS_ENTRY_SLOTS_NO_ROOM]. Inspect this
		variable and increase TRC_CFG_ENTRY_SLOTS by at least that value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SLOTS";
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	4a21      	ldr	r2, [pc, #132]	@ (8001900 <prvTraceErrorGetDescription+0xe0>)
 800187c:	601a      	str	r2, [r3, #0]
		break;
 800187e:	e037      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>
		/* A symbol name exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH in length.
		Make sure the symbol names are at most TRC_CFG_SYMBOL_MAX_LENGTH,
		or inspect uiLongestSymbolName in trcEntryTable and increase
		TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH to at least this value. */

		*pszDesc = "Exceeded TRC_CFG_ENTRY_SYMBOL_MAX_LENGTH";
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	4a20      	ldr	r2, [pc, #128]	@ (8001904 <prvTraceErrorGetDescription+0xe4>)
 8001884:	601a      	str	r2, [r3, #0]
		break;
 8001886:	e033      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>
		- xTraceStringRegister

		A trace event may store a maximum of 56 bytes payload, including
		data arguments and string characters. */

		*pszDesc = "Event size exceeded";
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	4a1f      	ldr	r2, [pc, #124]	@ (8001908 <prvTraceErrorGetDescription+0xe8>)
 800188c:	601a      	str	r2, [r3, #0]
		break;
 800188e:	e02f      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_WARNING_STREAM_PORT_READ:
		/* TRC_STREAM_PORT_READ_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_READ_DATA returned error";
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	4a1e      	ldr	r2, [pc, #120]	@ (800190c <prvTraceErrorGetDescription+0xec>)
 8001894:	601a      	str	r2, [r3, #0]
		break;
 8001896:	e02b      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_WARNING_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	4a1d      	ldr	r2, [pc, #116]	@ (8001910 <prvTraceErrorGetDescription+0xf0>)
 800189c:	601a      	str	r2, [r3, #0]
		break;
 800189e:	e027      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_WARNING_STREAM_PORT_INITIAL_BLOCKING:
		/* Blocking occurred during xTraceEnable. This happens if the trace buffer is
		smaller than the initial transmission (trace header, object table, and symbol table). */

		*pszDesc = "Blocking in xTraceEnable";
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	4a1c      	ldr	r2, [pc, #112]	@ (8001914 <prvTraceErrorGetDescription+0xf4>)
 80018a4:	601a      	str	r2, [r3, #0]
		break;
 80018a6:	e023      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_WARNING_STACKMON_NO_SLOTS:
		/* Some tasks did not fit in the stack monitor. Increase the slot count. */

		*pszDesc = "No slots left in Stack Monitor";
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	4a1b      	ldr	r2, [pc, #108]	@ (8001918 <prvTraceErrorGetDescription+0xf8>)
 80018ac:	601a      	str	r2, [r3, #0]
		break;
 80018ae:	e01f      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_ERROR_STREAM_PORT_WRITE:
		/* TRC_STREAM_PORT_WRITE_DATA is expected to return 0 when completed successfully.
		This means there is an error in the communication with host/Tracealyzer. */

		*pszDesc = "TRC_STREAM_PORT_WRITE_DATA returned error";
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	4a17      	ldr	r2, [pc, #92]	@ (8001910 <prvTraceErrorGetDescription+0xf0>)
 80018b4:	601a      	str	r2, [r3, #0]
		break;
 80018b6:	e01b      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_ERROR_EVENT_CODE_TOO_LARGE:
		/* The highest allowed event code is 4095, anything higher is an unexpected error.
		Please contact support@percepio.com for assistance.*/

		*pszDesc = "Invalid event code";
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	4a18      	ldr	r2, [pc, #96]	@ (800191c <prvTraceErrorGetDescription+0xfc>)
 80018bc:	601a      	str	r2, [r3, #0]
		break;
 80018be:	e017      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>
	case TRC_ERROR_ISR_NESTING_OVERFLOW:
		/* Nesting of ISR trace calls exceeded the limit (TRC_CFG_MAX_ISR_NESTING).
		If this is unlikely, make sure that you call vTraceStoreISRExit in the end
		of all ISR handlers. Or increase TRC_CFG_MAX_ISR_NESTING. */

		*pszDesc = "Exceeded ISR nesting";
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	4a17      	ldr	r2, [pc, #92]	@ (8001920 <prvTraceErrorGetDescription+0x100>)
 80018c4:	601a      	str	r2, [r3, #0]
		break;
 80018c6:	e013      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT not supported";
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	4a16      	ldr	r2, [pc, #88]	@ (8001924 <prvTraceErrorGetDescription+0x104>)
 80018cc:	601a      	str	r2, [r3, #0]
		break;
 80018ce:	e00f      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>
		/* On ARM Cortex-M only - failed to initialize DWT Cycle Counter since not supported by this chip.
		DWT timestamping is selected automatically for ART Cortex-M3, M4 and higher, based on the __CORTEX_M
		macro normally set by ARM's CMSIS library, since typically available. You can however select
		SysTick timestamping instead by defining adding "#define TRC_CFG_ARM_CM_USE_SYSTICK".*/

		*pszDesc = "DWT_CYCCNT not supported";
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	4a15      	ldr	r2, [pc, #84]	@ (8001928 <prvTraceErrorGetDescription+0x108>)
 80018d4:	601a      	str	r2, [r3, #0]
		break;
 80018d6:	e00b      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_ERROR_TZCTRLTASK_NOT_CREATED:
		/* xTraceEnable failed creating the trace control task (TzCtrl) - incorrect parameters (priority?)
		or insufficient heap size? */
		*pszDesc = "Could not create TzCtrl";
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	4a14      	ldr	r2, [pc, #80]	@ (800192c <prvTraceErrorGetDescription+0x10c>)
 80018dc:	601a      	str	r2, [r3, #0]
		break;
 80018de:	e007      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	case TRC_ERROR_ASSERT:
		/* A TRC_ASSERT has triggered */
		*pszDesc = "ASSERT: %s (%d)";
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	4a13      	ldr	r2, [pc, #76]	@ (8001930 <prvTraceErrorGetDescription+0x110>)
 80018e4:	601a      	str	r2, [r3, #0]
		break;
 80018e6:	e003      	b.n	80018f0 <prvTraceErrorGetDescription+0xd0>

	default:
		/* An unknown error occurred */
		*pszDesc = "Unknown error code: 0x%08X";
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	4a12      	ldr	r2, [pc, #72]	@ (8001934 <prvTraceErrorGetDescription+0x114>)
 80018ec:	601a      	str	r2, [r3, #0]
		break;
 80018ee:	bf00      	nop
	}

	return TRC_SUCCESS;
 80018f0:	2300      	movs	r3, #0
}
 80018f2:	4618      	mov	r0, r3
 80018f4:	370c      	adds	r7, #12
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	08010a38 	.word	0x08010a38
 8001904:	08010a58 	.word	0x08010a58
 8001908:	08010a84 	.word	0x08010a84
 800190c:	08010a98 	.word	0x08010a98
 8001910:	08010ac4 	.word	0x08010ac4
 8001914:	08010af0 	.word	0x08010af0
 8001918:	08010b0c 	.word	0x08010b0c
 800191c:	08010b2c 	.word	0x08010b2c
 8001920:	08010b40 	.word	0x08010b40
 8001924:	08010b58 	.word	0x08010b58
 8001928:	08010b6c 	.word	0x08010b6c
 800192c:	08010b88 	.word	0x08010b88
 8001930:	08010ba0 	.word	0x08010ba0
 8001934:	08010a1c 	.word	0x08010a1c

08001938 <xTraceEventInitialize>:
	memcpy(&((uint8_t*)pxEventData)[sizeof(TraceEvent6_t)], __pvData, __uxSize);

TraceEventDataTable_t *pxTraceEventDataTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceEventInitialize(TraceEventDataTable_t* pxBuffer)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceEventDataTable = pxBuffer;
 8001940:	4a0f      	ldr	r2, [pc, #60]	@ (8001980 <xTraceEventInitialize+0x48>)
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6013      	str	r3, [r2, #0]

	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8001946:	2300      	movs	r3, #0
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	e008      	b.n	800195e <xTraceEventInitialize+0x26>
	{
		pxTraceEventDataTable->coreEventData[i].eventCounter = 0u;
 800194c:	4b0c      	ldr	r3, [pc, #48]	@ (8001980 <xTraceEventInitialize+0x48>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	68fa      	ldr	r2, [r7, #12]
 8001952:	2100      	movs	r1, #0
 8001954:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	3301      	adds	r3, #1
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f3      	beq.n	800194c <xTraceEventInitialize+0x14>
	}

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EVENT);
 8001964:	4b07      	ldr	r3, [pc, #28]	@ (8001984 <xTraceEventInitialize+0x4c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800196c:	4a05      	ldr	r2, [pc, #20]	@ (8001984 <xTraceEventInitialize+0x4c>)
 800196e:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 8001970:	2300      	movs	r3, #0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3714      	adds	r7, #20
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	20000224 	.word	0x20000224
 8001984:	20003ce0 	.word	0x20003ce0

08001988 <xTraceEventCreate1>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreate1(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b08a      	sub	sp, #40	@ 0x28
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 8001992:	2300      	movs	r3, #0
 8001994:	613b      	str	r3, [r7, #16]
	int32_t iBytesCommitted = 0;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t));
 800199a:	4b35      	ldr	r3, [pc, #212]	@ (8001a70 <xTraceEventCreate1+0xe8>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f003 0301 	and.w	r3, r3, #1
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d004      	beq.n	80019b0 <xTraceEventCreate1+0x28>
 80019a6:	4b33      	ldr	r3, [pc, #204]	@ (8001a74 <xTraceEventCreate1+0xec>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	685b      	ldr	r3, [r3, #4]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d101      	bne.n	80019b4 <xTraceEventCreate1+0x2c>
 80019b0:	2301      	movs	r3, #1
 80019b2:	e058      	b.n	8001a66 <xTraceEventCreate1+0xde>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80019b4:	f3ef 8310 	mrs	r3, PRIMASK
 80019b8:	61fb      	str	r3, [r7, #28]
  return(result);
 80019ba:	69fb      	ldr	r3, [r7, #28]
 80019bc:	627b      	str	r3, [r7, #36]	@ 0x24
 80019be:	2301      	movs	r3, #1
 80019c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019c2:	6a3b      	ldr	r3, [r7, #32]
 80019c4:	f383 8810 	msr	PRIMASK, r3
}
 80019c8:	bf00      	nop
 80019ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001a78 <xTraceEventCreate1+0xf0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	3201      	adds	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
 80019d4:	4b29      	ldr	r3, [pc, #164]	@ (8001a7c <xTraceEventCreate1+0xf4>)
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f107 0210 	add.w	r2, r7, #16
 80019de:	210c      	movs	r1, #12
 80019e0:	4618      	mov	r0, r3
 80019e2:	f000 febd 	bl	8002760 <xTraceEventBufferAlloc>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d107      	bne.n	80019fc <xTraceEventCreate1+0x74>
 80019ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019ee:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80019f0:	69bb      	ldr	r3, [r7, #24]
 80019f2:	f383 8810 	msr	PRIMASK, r3
}
 80019f6:	bf00      	nop
 80019f8:	2301      	movs	r3, #1
 80019fa:	e034      	b.n	8001a66 <xTraceEventCreate1+0xde>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	b29a      	uxth	r2, r3
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001a06:	b292      	uxth	r2, r2
 8001a08:	801a      	strh	r2, [r3, #0]
 8001a0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a78 <xTraceEventCreate1+0xf0>)
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	693b      	ldr	r3, [r7, #16]
 8001a12:	b292      	uxth	r2, r2
 8001a14:	805a      	strh	r2, [r3, #2]
 8001a16:	4a1a      	ldr	r2, [pc, #104]	@ (8001a80 <xTraceEventCreate1+0xf8>)
 8001a18:	693b      	ldr	r3, [r7, #16]
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	605a      	str	r2, [r3, #4]
 8001a1e:	693b      	ldr	r3, [r7, #16]
 8001a20:	685a      	ldr	r2, [r3, #4]
 8001a22:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <xTraceEventCreate1+0xfc>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d204      	bcs.n	8001a36 <xTraceEventCreate1+0xae>
 8001a2c:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <xTraceEventCreate1+0xfc>)
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	3201      	adds	r2, #1
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <xTraceEventCreate1+0xfc>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	6852      	ldr	r2, [r2, #4]
 8001a3e:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1(uxParam1);
 8001a40:	693b      	ldr	r3, [r7, #16]
 8001a42:	683a      	ldr	r2, [r7, #0]
 8001a44:	609a      	str	r2, [r3, #8]

	TRACE_EVENT_END(sizeof(TraceEvent1_t));
 8001a46:	4b0d      	ldr	r3, [pc, #52]	@ (8001a7c <xTraceEventCreate1+0xf4>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	6818      	ldr	r0, [r3, #0]
 8001a4c:	6939      	ldr	r1, [r7, #16]
 8001a4e:	f107 030c 	add.w	r3, r7, #12
 8001a52:	220c      	movs	r2, #12
 8001a54:	f000 ff9c 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001a58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a5a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	f383 8810 	msr	PRIMASK, r3
}
 8001a62:	bf00      	nop

	return TRC_SUCCESS;
 8001a64:	2300      	movs	r3, #0
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3728      	adds	r7, #40	@ 0x28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	20003ce0 	.word	0x20003ce0
 8001a74:	20003cd8 	.word	0x20003cd8
 8001a78:	20000224 	.word	0x20000224
 8001a7c:	2000020c 	.word	0x2000020c
 8001a80:	e0001004 	.word	0xe0001004
 8001a84:	20003ce8 	.word	0x20003ce8

08001a88 <xTraceEventCreate2>:

traceResult xTraceEventCreate2(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b08c      	sub	sp, #48	@ 0x30
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	607a      	str	r2, [r7, #4]
	TraceEvent2_t* pxEventData = (void*)0;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent2_t));
 8001a9c:	4b36      	ldr	r3, [pc, #216]	@ (8001b78 <xTraceEventCreate2+0xf0>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f003 0301 	and.w	r3, r3, #1
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d004      	beq.n	8001ab2 <xTraceEventCreate2+0x2a>
 8001aa8:	4b34      	ldr	r3, [pc, #208]	@ (8001b7c <xTraceEventCreate2+0xf4>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	685b      	ldr	r3, [r3, #4]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d101      	bne.n	8001ab6 <xTraceEventCreate2+0x2e>
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	e05b      	b.n	8001b6e <xTraceEventCreate2+0xe6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001ab6:	f3ef 8310 	mrs	r3, PRIMASK
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ac6:	f383 8810 	msr	PRIMASK, r3
}
 8001aca:	bf00      	nop
 8001acc:	4b2c      	ldr	r3, [pc, #176]	@ (8001b80 <xTraceEventCreate2+0xf8>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	3201      	adds	r2, #1
 8001ad4:	601a      	str	r2, [r3, #0]
 8001ad6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b84 <xTraceEventCreate2+0xfc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f107 0218 	add.w	r2, r7, #24
 8001ae0:	2110      	movs	r1, #16
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f000 fe3c 	bl	8002760 <xTraceEventBufferAlloc>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d107      	bne.n	8001afe <xTraceEventCreate2+0x76>
 8001aee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001af0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001af2:	6a3b      	ldr	r3, [r7, #32]
 8001af4:	f383 8810 	msr	PRIMASK, r3
}
 8001af8:	bf00      	nop
 8001afa:	2301      	movs	r3, #1
 8001afc:	e037      	b.n	8001b6e <xTraceEventCreate2+0xe6>
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	69bb      	ldr	r3, [r7, #24]
 8001b04:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001b08:	b292      	uxth	r2, r2
 8001b0a:	801a      	strh	r2, [r3, #0]
 8001b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b80 <xTraceEventCreate2+0xf8>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	69bb      	ldr	r3, [r7, #24]
 8001b14:	b292      	uxth	r2, r2
 8001b16:	805a      	strh	r2, [r3, #2]
 8001b18:	4a1b      	ldr	r2, [pc, #108]	@ (8001b88 <xTraceEventCreate2+0x100>)
 8001b1a:	69bb      	ldr	r3, [r7, #24]
 8001b1c:	6812      	ldr	r2, [r2, #0]
 8001b1e:	605a      	str	r2, [r3, #4]
 8001b20:	69bb      	ldr	r3, [r7, #24]
 8001b22:	685a      	ldr	r2, [r3, #4]
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <xTraceEventCreate2+0x104>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d204      	bcs.n	8001b38 <xTraceEventCreate2+0xb0>
 8001b2e:	4b17      	ldr	r3, [pc, #92]	@ (8001b8c <xTraceEventCreate2+0x104>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	68da      	ldr	r2, [r3, #12]
 8001b34:	3201      	adds	r2, #1
 8001b36:	60da      	str	r2, [r3, #12]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	4b14      	ldr	r3, [pc, #80]	@ (8001b8c <xTraceEventCreate2+0x104>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	6852      	ldr	r2, [r2, #4]
 8001b40:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_2(uxParam1, uxParam2);
 8001b42:	69bb      	ldr	r3, [r7, #24]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	687a      	ldr	r2, [r7, #4]
 8001b4c:	60da      	str	r2, [r3, #12]

	TRACE_EVENT_END(sizeof(TraceEvent2_t));
 8001b4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001b84 <xTraceEventCreate2+0xfc>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	6818      	ldr	r0, [r3, #0]
 8001b54:	69b9      	ldr	r1, [r7, #24]
 8001b56:	f107 0314 	add.w	r3, r7, #20
 8001b5a:	2210      	movs	r2, #16
 8001b5c:	f000 ff18 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001b60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b62:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f383 8810 	msr	PRIMASK, r3
}
 8001b6a:	bf00      	nop

	return TRC_SUCCESS;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3730      	adds	r7, #48	@ 0x30
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20003ce0 	.word	0x20003ce0
 8001b7c:	20003cd8 	.word	0x20003cd8
 8001b80:	20000224 	.word	0x20000224
 8001b84:	2000020c 	.word	0x2000020c
 8001b88:	e0001004 	.word	0xe0001004
 8001b8c:	20003ce8 	.word	0x20003ce8

08001b90 <xTraceEventCreate3>:

traceResult xTraceEventCreate3(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08c      	sub	sp, #48	@ 0x30
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent3_t));
 8001ba6:	4b38      	ldr	r3, [pc, #224]	@ (8001c88 <xTraceEventCreate3+0xf8>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f003 0301 	and.w	r3, r3, #1
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d004      	beq.n	8001bbc <xTraceEventCreate3+0x2c>
 8001bb2:	4b36      	ldr	r3, [pc, #216]	@ (8001c8c <xTraceEventCreate3+0xfc>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d101      	bne.n	8001bc0 <xTraceEventCreate3+0x30>
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e05e      	b.n	8001c7e <xTraceEventCreate3+0xee>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001bc0:	f3ef 8310 	mrs	r3, PRIMASK
 8001bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bca:	2301      	movs	r3, #1
 8001bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bd0:	f383 8810 	msr	PRIMASK, r3
}
 8001bd4:	bf00      	nop
 8001bd6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c90 <xTraceEventCreate3+0x100>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	3201      	adds	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	4b2c      	ldr	r3, [pc, #176]	@ (8001c94 <xTraceEventCreate3+0x104>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f107 0218 	add.w	r2, r7, #24
 8001bea:	2114      	movs	r1, #20
 8001bec:	4618      	mov	r0, r3
 8001bee:	f000 fdb7 	bl	8002760 <xTraceEventBufferAlloc>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d107      	bne.n	8001c08 <xTraceEventCreate3+0x78>
 8001bf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001bfa:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001bfc:	6a3b      	ldr	r3, [r7, #32]
 8001bfe:	f383 8810 	msr	PRIMASK, r3
}
 8001c02:	bf00      	nop
 8001c04:	2301      	movs	r3, #1
 8001c06:	e03a      	b.n	8001c7e <xTraceEventCreate3+0xee>
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	b29a      	uxth	r2, r3
 8001c0c:	69bb      	ldr	r3, [r7, #24]
 8001c0e:	f442 5240 	orr.w	r2, r2, #12288	@ 0x3000
 8001c12:	b292      	uxth	r2, r2
 8001c14:	801a      	strh	r2, [r3, #0]
 8001c16:	4b1e      	ldr	r3, [pc, #120]	@ (8001c90 <xTraceEventCreate3+0x100>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	b292      	uxth	r2, r2
 8001c20:	805a      	strh	r2, [r3, #2]
 8001c22:	4a1d      	ldr	r2, [pc, #116]	@ (8001c98 <xTraceEventCreate3+0x108>)
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	6812      	ldr	r2, [r2, #0]
 8001c28:	605a      	str	r2, [r3, #4]
 8001c2a:	69bb      	ldr	r3, [r7, #24]
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8001c9c <xTraceEventCreate3+0x10c>)
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	695b      	ldr	r3, [r3, #20]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d204      	bcs.n	8001c42 <xTraceEventCreate3+0xb2>
 8001c38:	4b18      	ldr	r3, [pc, #96]	@ (8001c9c <xTraceEventCreate3+0x10c>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	68da      	ldr	r2, [r3, #12]
 8001c3e:	3201      	adds	r2, #1
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	69ba      	ldr	r2, [r7, #24]
 8001c44:	4b15      	ldr	r3, [pc, #84]	@ (8001c9c <xTraceEventCreate3+0x10c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	6852      	ldr	r2, [r2, #4]
 8001c4a:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_3(uxParam1, uxParam2, uxParam3);
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	68ba      	ldr	r2, [r7, #8]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	69bb      	ldr	r3, [r7, #24]
 8001c54:	687a      	ldr	r2, [r7, #4]
 8001c56:	60da      	str	r2, [r3, #12]
 8001c58:	69bb      	ldr	r3, [r7, #24]
 8001c5a:	683a      	ldr	r2, [r7, #0]
 8001c5c:	611a      	str	r2, [r3, #16]

	TRACE_EVENT_END(sizeof(TraceEvent3_t));
 8001c5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c94 <xTraceEventCreate3+0x104>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	6818      	ldr	r0, [r3, #0]
 8001c64:	69b9      	ldr	r1, [r7, #24]
 8001c66:	f107 0314 	add.w	r3, r7, #20
 8001c6a:	2214      	movs	r2, #20
 8001c6c:	f000 fe90 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001c72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001c74:	69fb      	ldr	r3, [r7, #28]
 8001c76:	f383 8810 	msr	PRIMASK, r3
}
 8001c7a:	bf00      	nop

	return TRC_SUCCESS;
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3730      	adds	r7, #48	@ 0x30
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	20003ce0 	.word	0x20003ce0
 8001c8c:	20003cd8 	.word	0x20003cd8
 8001c90:	20000224 	.word	0x20000224
 8001c94:	2000020c 	.word	0x2000020c
 8001c98:	e0001004 	.word	0xe0001004
 8001c9c:	20003ce8 	.word	0x20003ce8

08001ca0 <xTraceEventCreate4>:

traceResult xTraceEventCreate4(uint32_t uiEventCode, TraceUnsignedBaseType_t uxParam1, TraceUnsignedBaseType_t uxParam2, TraceUnsignedBaseType_t uxParam3, TraceUnsignedBaseType_t uxParam4)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b08c      	sub	sp, #48	@ 0x30
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
 8001cac:	603b      	str	r3, [r7, #0]
	TraceEvent4_t* pxEventData = (void*)0;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_EVENT_BEGIN(sizeof(TraceEvent4_t));
 8001cb6:	4b39      	ldr	r3, [pc, #228]	@ (8001d9c <xTraceEventCreate4+0xfc>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f003 0301 	and.w	r3, r3, #1
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d004      	beq.n	8001ccc <xTraceEventCreate4+0x2c>
 8001cc2:	4b37      	ldr	r3, [pc, #220]	@ (8001da0 <xTraceEventCreate4+0x100>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d101      	bne.n	8001cd0 <xTraceEventCreate4+0x30>
 8001ccc:	2301      	movs	r3, #1
 8001cce:	e061      	b.n	8001d94 <xTraceEventCreate4+0xf4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001cda:	2301      	movs	r3, #1
 8001cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001cde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce0:	f383 8810 	msr	PRIMASK, r3
}
 8001ce4:	bf00      	nop
 8001ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8001da4 <xTraceEventCreate4+0x104>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	681a      	ldr	r2, [r3, #0]
 8001cec:	3201      	adds	r2, #1
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	4b2d      	ldr	r3, [pc, #180]	@ (8001da8 <xTraceEventCreate4+0x108>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f107 0218 	add.w	r2, r7, #24
 8001cfa:	2118      	movs	r1, #24
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 fd2f 	bl	8002760 <xTraceEventBufferAlloc>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d107      	bne.n	8001d18 <xTraceEventCreate4+0x78>
 8001d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d0a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d0c:	6a3b      	ldr	r3, [r7, #32]
 8001d0e:	f383 8810 	msr	PRIMASK, r3
}
 8001d12:	bf00      	nop
 8001d14:	2301      	movs	r3, #1
 8001d16:	e03d      	b.n	8001d94 <xTraceEventCreate4+0xf4>
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	69bb      	ldr	r3, [r7, #24]
 8001d1e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001d22:	b292      	uxth	r2, r2
 8001d24:	801a      	strh	r2, [r3, #0]
 8001d26:	4b1f      	ldr	r3, [pc, #124]	@ (8001da4 <xTraceEventCreate4+0x104>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	69bb      	ldr	r3, [r7, #24]
 8001d2e:	b292      	uxth	r2, r2
 8001d30:	805a      	strh	r2, [r3, #2]
 8001d32:	4a1e      	ldr	r2, [pc, #120]	@ (8001dac <xTraceEventCreate4+0x10c>)
 8001d34:	69bb      	ldr	r3, [r7, #24]
 8001d36:	6812      	ldr	r2, [r2, #0]
 8001d38:	605a      	str	r2, [r3, #4]
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8001db0 <xTraceEventCreate4+0x110>)
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	695b      	ldr	r3, [r3, #20]
 8001d44:	429a      	cmp	r2, r3
 8001d46:	d204      	bcs.n	8001d52 <xTraceEventCreate4+0xb2>
 8001d48:	4b19      	ldr	r3, [pc, #100]	@ (8001db0 <xTraceEventCreate4+0x110>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	68da      	ldr	r2, [r3, #12]
 8001d4e:	3201      	adds	r2, #1
 8001d50:	60da      	str	r2, [r3, #12]
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4b16      	ldr	r3, [pc, #88]	@ (8001db0 <xTraceEventCreate4+0x110>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	6852      	ldr	r2, [r2, #4]
 8001d5a:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_4(uxParam1, uxParam2, uxParam3, uxParam4);
 8001d5c:	69bb      	ldr	r3, [r7, #24]
 8001d5e:	68ba      	ldr	r2, [r7, #8]
 8001d60:	609a      	str	r2, [r3, #8]
 8001d62:	69bb      	ldr	r3, [r7, #24]
 8001d64:	687a      	ldr	r2, [r7, #4]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	69bb      	ldr	r3, [r7, #24]
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	611a      	str	r2, [r3, #16]
 8001d6e:	69bb      	ldr	r3, [r7, #24]
 8001d70:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001d72:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_END(sizeof(TraceEvent4_t));
 8001d74:	4b0c      	ldr	r3, [pc, #48]	@ (8001da8 <xTraceEventCreate4+0x108>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	6818      	ldr	r0, [r3, #0]
 8001d7a:	69b9      	ldr	r1, [r7, #24]
 8001d7c:	f107 0314 	add.w	r3, r7, #20
 8001d80:	2218      	movs	r2, #24
 8001d82:	f000 fe05 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d88:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001d8a:	69fb      	ldr	r3, [r7, #28]
 8001d8c:	f383 8810 	msr	PRIMASK, r3
}
 8001d90:	bf00      	nop

	return TRC_SUCCESS;
 8001d92:	2300      	movs	r3, #0
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3730      	adds	r7, #48	@ 0x30
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	20003ce0 	.word	0x20003ce0
 8001da0:	20003cd8 	.word	0x20003cd8
 8001da4:	20000224 	.word	0x20000224
 8001da8:	2000020c 	.word	0x2000020c
 8001dac:	e0001004 	.word	0xe0001004
 8001db0:	20003ce8 	.word	0x20003ce8

08001db4 <xTraceEventCreateDataOffline0>:

	return TRC_SUCCESS;
}

traceResult xTraceEventCreateDataOffline0(uint32_t uiEventCode, const TraceUnsignedBaseType_t* const puxData, TraceUnsignedBaseType_t uxSize)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b08c      	sub	sp, #48	@ 0x30
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
	TraceEvent0_t* pxEventData = (void*)0;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	3303      	adds	r3, #3
 8001dcc:	f023 0303 	bic.w	r3, r3, #3
 8001dd0:	607b      	str	r3, [r7, #4]
	if (sizeof(TraceEvent0_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3308      	adds	r3, #8
 8001dd6:	2b40      	cmp	r3, #64	@ 0x40
 8001dd8:	d901      	bls.n	8001dde <xTraceEventCreateDataOffline0+0x2a>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent0_t);
 8001dda:	2338      	movs	r3, #56	@ 0x38
 8001ddc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001dde:	f3ef 8310 	mrs	r3, PRIMASK
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}

	TRACE_EVENT_BEGIN_OFFLINE(sizeof(TraceEvent0_t) + uxSize);
 8001de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001de8:	2301      	movs	r3, #1
 8001dea:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dee:	f383 8810 	msr	PRIMASK, r3
}
 8001df2:	bf00      	nop
 8001df4:	4b2e      	ldr	r3, [pc, #184]	@ (8001eb0 <xTraceEventCreateDataOffline0+0xfc>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	3201      	adds	r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	4b2d      	ldr	r3, [pc, #180]	@ (8001eb4 <xTraceEventCreateDataOffline0+0x100>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	6818      	ldr	r0, [r3, #0]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	3308      	adds	r3, #8
 8001e08:	f107 0218 	add.w	r2, r7, #24
 8001e0c:	4619      	mov	r1, r3
 8001e0e:	f000 fca7 	bl	8002760 <xTraceEventBufferAlloc>
 8001e12:	4603      	mov	r3, r0
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d107      	bne.n	8001e28 <xTraceEventCreateDataOffline0+0x74>
 8001e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e1a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e1c:	6a3b      	ldr	r3, [r7, #32]
 8001e1e:	f383 8810 	msr	PRIMASK, r3
}
 8001e22:	bf00      	nop
 8001e24:	2301      	movs	r3, #1
 8001e26:	e03f      	b.n	8001ea8 <xTraceEventCreateDataOffline0+0xf4>
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	b21a      	sxth	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	089b      	lsrs	r3, r3, #2
 8001e30:	b21b      	sxth	r3, r3
 8001e32:	031b      	lsls	r3, r3, #12
 8001e34:	b21b      	sxth	r3, r3
 8001e36:	4313      	orrs	r3, r2
 8001e38:	b21a      	sxth	r2, r3
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	b292      	uxth	r2, r2
 8001e3e:	801a      	strh	r2, [r3, #0]
 8001e40:	4b1b      	ldr	r3, [pc, #108]	@ (8001eb0 <xTraceEventCreateDataOffline0+0xfc>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	69bb      	ldr	r3, [r7, #24]
 8001e48:	b292      	uxth	r2, r2
 8001e4a:	805a      	strh	r2, [r3, #2]
 8001e4c:	4a1a      	ldr	r2, [pc, #104]	@ (8001eb8 <xTraceEventCreateDataOffline0+0x104>)
 8001e4e:	69bb      	ldr	r3, [r7, #24]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	605a      	str	r2, [r3, #4]
 8001e54:	69bb      	ldr	r3, [r7, #24]
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	4b18      	ldr	r3, [pc, #96]	@ (8001ebc <xTraceEventCreateDataOffline0+0x108>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	695b      	ldr	r3, [r3, #20]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d204      	bcs.n	8001e6c <xTraceEventCreateDataOffline0+0xb8>
 8001e62:	4b16      	ldr	r3, [pc, #88]	@ (8001ebc <xTraceEventCreateDataOffline0+0x108>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68da      	ldr	r2, [r3, #12]
 8001e68:	3201      	adds	r2, #1
 8001e6a:	60da      	str	r2, [r3, #12]
 8001e6c:	69ba      	ldr	r2, [r7, #24]
 8001e6e:	4b13      	ldr	r3, [pc, #76]	@ (8001ebc <xTraceEventCreateDataOffline0+0x108>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	6852      	ldr	r2, [r2, #4]
 8001e74:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_0_DATA(puxData, uxSize);
 8001e76:	69bb      	ldr	r3, [r7, #24]
 8001e78:	3308      	adds	r3, #8
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f00b fadd 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent0_t) + uxSize);
 8001e84:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb4 <xTraceEventCreateDataOffline0+0x100>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	6818      	ldr	r0, [r3, #0]
 8001e8a:	69b9      	ldr	r1, [r7, #24]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f103 0208 	add.w	r2, r3, #8
 8001e92:	f107 0314 	add.w	r3, r7, #20
 8001e96:	f000 fd7b 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001e9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e9c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001e9e:	69fb      	ldr	r3, [r7, #28]
 8001ea0:	f383 8810 	msr	PRIMASK, r3
}
 8001ea4:	bf00      	nop

	return TRC_SUCCESS;
 8001ea6:	2300      	movs	r3, #0
}
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3730      	adds	r7, #48	@ 0x30
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	20000224 	.word	0x20000224
 8001eb4:	2000020c 	.word	0x2000020c
 8001eb8:	e0001004 	.word	0xe0001004
 8001ebc:	20003ce8 	.word	0x20003ce8

08001ec0 <xTraceEventCreateData1>:
	uint32_t uiEventCode,
	TraceUnsignedBaseType_t uxParam1,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b08c      	sub	sp, #48	@ 0x30
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	60f8      	str	r0, [r7, #12]
 8001ec8:	60b9      	str	r1, [r7, #8]
 8001eca:	607a      	str	r2, [r7, #4]
 8001ecc:	603b      	str	r3, [r7, #0]
	TraceEvent1_t* pxEventData = (void*)0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	3303      	adds	r3, #3
 8001eda:	f023 0303 	bic.w	r3, r3, #3
 8001ede:	603b      	str	r3, [r7, #0]
	if (sizeof(TraceEvent1_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	330c      	adds	r3, #12
 8001ee4:	2b40      	cmp	r3, #64	@ 0x40
 8001ee6:	d901      	bls.n	8001eec <xTraceEventCreateData1+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent1_t);
 8001ee8:	2334      	movs	r3, #52	@ 0x34
 8001eea:	603b      	str	r3, [r7, #0]
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent1_t) + uxSize);
 8001eec:	4b3c      	ldr	r3, [pc, #240]	@ (8001fe0 <xTraceEventCreateData1+0x120>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0301 	and.w	r3, r3, #1
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d004      	beq.n	8001f02 <xTraceEventCreateData1+0x42>
 8001ef8:	4b3a      	ldr	r3, [pc, #232]	@ (8001fe4 <xTraceEventCreateData1+0x124>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <xTraceEventCreateData1+0x46>
 8001f02:	2301      	movs	r3, #1
 8001f04:	e068      	b.n	8001fd8 <xTraceEventCreateData1+0x118>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001f06:	f3ef 8310 	mrs	r3, PRIMASK
 8001f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8001f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001f10:	2301      	movs	r3, #1
 8001f12:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f16:	f383 8810 	msr	PRIMASK, r3
}
 8001f1a:	bf00      	nop
 8001f1c:	4b32      	ldr	r3, [pc, #200]	@ (8001fe8 <xTraceEventCreateData1+0x128>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	3201      	adds	r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	4b31      	ldr	r3, [pc, #196]	@ (8001fec <xTraceEventCreateData1+0x12c>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	6818      	ldr	r0, [r3, #0]
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	330c      	adds	r3, #12
 8001f30:	f107 0218 	add.w	r2, r7, #24
 8001f34:	4619      	mov	r1, r3
 8001f36:	f000 fc13 	bl	8002760 <xTraceEventBufferAlloc>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d107      	bne.n	8001f50 <xTraceEventCreateData1+0x90>
 8001f40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f42:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f44:	6a3b      	ldr	r3, [r7, #32]
 8001f46:	f383 8810 	msr	PRIMASK, r3
}
 8001f4a:	bf00      	nop
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	e043      	b.n	8001fd8 <xTraceEventCreateData1+0x118>
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	b21a      	sxth	r2, r3
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	3304      	adds	r3, #4
 8001f58:	089b      	lsrs	r3, r3, #2
 8001f5a:	b21b      	sxth	r3, r3
 8001f5c:	031b      	lsls	r3, r3, #12
 8001f5e:	b21b      	sxth	r3, r3
 8001f60:	4313      	orrs	r3, r2
 8001f62:	b21a      	sxth	r2, r3
 8001f64:	69bb      	ldr	r3, [r7, #24]
 8001f66:	b292      	uxth	r2, r2
 8001f68:	801a      	strh	r2, [r3, #0]
 8001f6a:	4b1f      	ldr	r3, [pc, #124]	@ (8001fe8 <xTraceEventCreateData1+0x128>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	b292      	uxth	r2, r2
 8001f74:	805a      	strh	r2, [r3, #2]
 8001f76:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff0 <xTraceEventCreateData1+0x130>)
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	6812      	ldr	r2, [r2, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	69bb      	ldr	r3, [r7, #24]
 8001f80:	685a      	ldr	r2, [r3, #4]
 8001f82:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff4 <xTraceEventCreateData1+0x134>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	429a      	cmp	r2, r3
 8001f8a:	d204      	bcs.n	8001f96 <xTraceEventCreateData1+0xd6>
 8001f8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ff4 <xTraceEventCreateData1+0x134>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	68da      	ldr	r2, [r3, #12]
 8001f92:	3201      	adds	r2, #1
 8001f94:	60da      	str	r2, [r3, #12]
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4b16      	ldr	r3, [pc, #88]	@ (8001ff4 <xTraceEventCreateData1+0x134>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	6852      	ldr	r2, [r2, #4]
 8001f9e:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_1_DATA(uxParam1, puxData, uxSize);
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	68ba      	ldr	r2, [r7, #8]
 8001fa4:	609a      	str	r2, [r3, #8]
 8001fa6:	69bb      	ldr	r3, [r7, #24]
 8001fa8:	330c      	adds	r3, #12
 8001faa:	683a      	ldr	r2, [r7, #0]
 8001fac:	6879      	ldr	r1, [r7, #4]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f00b fa45 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent1_t) + uxSize);
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001fec <xTraceEventCreateData1+0x12c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6818      	ldr	r0, [r3, #0]
 8001fba:	69b9      	ldr	r1, [r7, #24]
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	f103 020c 	add.w	r2, r3, #12
 8001fc2:	f107 0314 	add.w	r3, r7, #20
 8001fc6:	f000 fce3 	bl	8002990 <xTraceEventBufferAllocCommit>
 8001fca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fcc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001fce:	69fb      	ldr	r3, [r7, #28]
 8001fd0:	f383 8810 	msr	PRIMASK, r3
}
 8001fd4:	bf00      	nop

	return TRC_SUCCESS;
 8001fd6:	2300      	movs	r3, #0
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3730      	adds	r7, #48	@ 0x30
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	20003ce0 	.word	0x20003ce0
 8001fe4:	20003cd8 	.word	0x20003cd8
 8001fe8:	20000224 	.word	0x20000224
 8001fec:	2000020c 	.word	0x2000020c
 8001ff0:	e0001004 	.word	0xe0001004
 8001ff4:	20003ce8 	.word	0x20003ce8

08001ff8 <xTraceEventCreateData2>:
	TraceUnsignedBaseType_t uxParam1,
	TraceUnsignedBaseType_t uxParam2,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b08c      	sub	sp, #48	@ 0x30
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	60f8      	str	r0, [r7, #12]
 8002000:	60b9      	str	r1, [r7, #8]
 8002002:	607a      	str	r2, [r7, #4]
 8002004:	603b      	str	r3, [r7, #0]
	TraceEvent2_t* pxEventData = (void*)0;
 8002006:	2300      	movs	r3, #0
 8002008:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800200e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002010:	3303      	adds	r3, #3
 8002012:	f023 0303 	bic.w	r3, r3, #3
 8002016:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (sizeof(TraceEvent2_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8002018:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800201a:	3310      	adds	r3, #16
 800201c:	2b40      	cmp	r3, #64	@ 0x40
 800201e:	d901      	bls.n	8002024 <xTraceEventCreateData2+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent2_t);
 8002020:	2330      	movs	r3, #48	@ 0x30
 8002022:	63bb      	str	r3, [r7, #56]	@ 0x38
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent2_t) + uxSize);
 8002024:	4b3e      	ldr	r3, [pc, #248]	@ (8002120 <xTraceEventCreateData2+0x128>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0301 	and.w	r3, r3, #1
 800202c:	2b00      	cmp	r3, #0
 800202e:	d004      	beq.n	800203a <xTraceEventCreateData2+0x42>
 8002030:	4b3c      	ldr	r3, [pc, #240]	@ (8002124 <xTraceEventCreateData2+0x12c>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <xTraceEventCreateData2+0x46>
 800203a:	2301      	movs	r3, #1
 800203c:	e06b      	b.n	8002116 <xTraceEventCreateData2+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800203e:	f3ef 8310 	mrs	r3, PRIMASK
 8002042:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002048:	2301      	movs	r3, #1
 800204a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800204c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800204e:	f383 8810 	msr	PRIMASK, r3
}
 8002052:	bf00      	nop
 8002054:	4b34      	ldr	r3, [pc, #208]	@ (8002128 <xTraceEventCreateData2+0x130>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	681a      	ldr	r2, [r3, #0]
 800205a:	3201      	adds	r2, #1
 800205c:	601a      	str	r2, [r3, #0]
 800205e:	4b33      	ldr	r3, [pc, #204]	@ (800212c <xTraceEventCreateData2+0x134>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	6818      	ldr	r0, [r3, #0]
 8002064:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002066:	3310      	adds	r3, #16
 8002068:	f107 0218 	add.w	r2, r7, #24
 800206c:	4619      	mov	r1, r3
 800206e:	f000 fb77 	bl	8002760 <xTraceEventBufferAlloc>
 8002072:	4603      	mov	r3, r0
 8002074:	2b01      	cmp	r3, #1
 8002076:	d107      	bne.n	8002088 <xTraceEventCreateData2+0x90>
 8002078:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800207a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800207c:	6a3b      	ldr	r3, [r7, #32]
 800207e:	f383 8810 	msr	PRIMASK, r3
}
 8002082:	bf00      	nop
 8002084:	2301      	movs	r3, #1
 8002086:	e046      	b.n	8002116 <xTraceEventCreateData2+0x11e>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	b21a      	sxth	r2, r3
 800208c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800208e:	3308      	adds	r3, #8
 8002090:	089b      	lsrs	r3, r3, #2
 8002092:	b21b      	sxth	r3, r3
 8002094:	031b      	lsls	r3, r3, #12
 8002096:	b21b      	sxth	r3, r3
 8002098:	4313      	orrs	r3, r2
 800209a:	b21a      	sxth	r2, r3
 800209c:	69bb      	ldr	r3, [r7, #24]
 800209e:	b292      	uxth	r2, r2
 80020a0:	801a      	strh	r2, [r3, #0]
 80020a2:	4b21      	ldr	r3, [pc, #132]	@ (8002128 <xTraceEventCreateData2+0x130>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	681a      	ldr	r2, [r3, #0]
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	b292      	uxth	r2, r2
 80020ac:	805a      	strh	r2, [r3, #2]
 80020ae:	4a20      	ldr	r2, [pc, #128]	@ (8002130 <xTraceEventCreateData2+0x138>)
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	6812      	ldr	r2, [r2, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	685a      	ldr	r2, [r3, #4]
 80020ba:	4b1e      	ldr	r3, [pc, #120]	@ (8002134 <xTraceEventCreateData2+0x13c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d204      	bcs.n	80020ce <xTraceEventCreateData2+0xd6>
 80020c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002134 <xTraceEventCreateData2+0x13c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68da      	ldr	r2, [r3, #12]
 80020ca:	3201      	adds	r2, #1
 80020cc:	60da      	str	r2, [r3, #12]
 80020ce:	69ba      	ldr	r2, [r7, #24]
 80020d0:	4b18      	ldr	r3, [pc, #96]	@ (8002134 <xTraceEventCreateData2+0x13c>)
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	6852      	ldr	r2, [r2, #4]
 80020d6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_2_DATA(uxParam1, uxParam2, puxData, uxSize);
 80020d8:	69bb      	ldr	r3, [r7, #24]
 80020da:	68ba      	ldr	r2, [r7, #8]
 80020dc:	609a      	str	r2, [r3, #8]
 80020de:	69bb      	ldr	r3, [r7, #24]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	60da      	str	r2, [r3, #12]
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	3310      	adds	r3, #16
 80020e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80020ea:	6839      	ldr	r1, [r7, #0]
 80020ec:	4618      	mov	r0, r3
 80020ee:	f00b f9a6 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent2_t) + uxSize);
 80020f2:	4b0e      	ldr	r3, [pc, #56]	@ (800212c <xTraceEventCreateData2+0x134>)
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	69b9      	ldr	r1, [r7, #24]
 80020fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80020fc:	f103 0210 	add.w	r2, r3, #16
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	f000 fc44 	bl	8002990 <xTraceEventBufferAllocCommit>
 8002108:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800210a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800210c:	69fb      	ldr	r3, [r7, #28]
 800210e:	f383 8810 	msr	PRIMASK, r3
}
 8002112:	bf00      	nop

	return TRC_SUCCESS;
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3730      	adds	r7, #48	@ 0x30
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20003ce0 	.word	0x20003ce0
 8002124:	20003cd8 	.word	0x20003cd8
 8002128:	20000224 	.word	0x20000224
 800212c:	2000020c 	.word	0x2000020c
 8002130:	e0001004 	.word	0xe0001004
 8002134:	20003ce8 	.word	0x20003ce8

08002138 <xTraceEventCreateData3>:
	TraceUnsignedBaseType_t uxParam2,
	TraceUnsignedBaseType_t uxParam3,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b08c      	sub	sp, #48	@ 0x30
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
 8002144:	603b      	str	r3, [r7, #0]
	TraceEvent3_t* pxEventData = (void*)0;
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800214e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002150:	3303      	adds	r3, #3
 8002152:	f023 0303 	bic.w	r3, r3, #3
 8002156:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (sizeof(TraceEvent3_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8002158:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800215a:	3314      	adds	r3, #20
 800215c:	2b40      	cmp	r3, #64	@ 0x40
 800215e:	d901      	bls.n	8002164 <xTraceEventCreateData3+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent3_t);
 8002160:	232c      	movs	r3, #44	@ 0x2c
 8002162:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent3_t) + uxSize);
 8002164:	4b3f      	ldr	r3, [pc, #252]	@ (8002264 <xTraceEventCreateData3+0x12c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b00      	cmp	r3, #0
 800216e:	d004      	beq.n	800217a <xTraceEventCreateData3+0x42>
 8002170:	4b3d      	ldr	r3, [pc, #244]	@ (8002268 <xTraceEventCreateData3+0x130>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d101      	bne.n	800217e <xTraceEventCreateData3+0x46>
 800217a:	2301      	movs	r3, #1
 800217c:	e06e      	b.n	800225c <xTraceEventCreateData3+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800217e:	f3ef 8310 	mrs	r3, PRIMASK
 8002182:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002186:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002188:	2301      	movs	r3, #1
 800218a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800218c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800218e:	f383 8810 	msr	PRIMASK, r3
}
 8002192:	bf00      	nop
 8002194:	4b35      	ldr	r3, [pc, #212]	@ (800226c <xTraceEventCreateData3+0x134>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681a      	ldr	r2, [r3, #0]
 800219a:	3201      	adds	r2, #1
 800219c:	601a      	str	r2, [r3, #0]
 800219e:	4b34      	ldr	r3, [pc, #208]	@ (8002270 <xTraceEventCreateData3+0x138>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	6818      	ldr	r0, [r3, #0]
 80021a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021a6:	3314      	adds	r3, #20
 80021a8:	f107 0218 	add.w	r2, r7, #24
 80021ac:	4619      	mov	r1, r3
 80021ae:	f000 fad7 	bl	8002760 <xTraceEventBufferAlloc>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <xTraceEventCreateData3+0x90>
 80021b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021ba:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021bc:	6a3b      	ldr	r3, [r7, #32]
 80021be:	f383 8810 	msr	PRIMASK, r3
}
 80021c2:	bf00      	nop
 80021c4:	2301      	movs	r3, #1
 80021c6:	e049      	b.n	800225c <xTraceEventCreateData3+0x124>
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	b21a      	sxth	r2, r3
 80021cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021ce:	330c      	adds	r3, #12
 80021d0:	089b      	lsrs	r3, r3, #2
 80021d2:	b21b      	sxth	r3, r3
 80021d4:	031b      	lsls	r3, r3, #12
 80021d6:	b21b      	sxth	r3, r3
 80021d8:	4313      	orrs	r3, r2
 80021da:	b21a      	sxth	r2, r3
 80021dc:	69bb      	ldr	r3, [r7, #24]
 80021de:	b292      	uxth	r2, r2
 80021e0:	801a      	strh	r2, [r3, #0]
 80021e2:	4b22      	ldr	r3, [pc, #136]	@ (800226c <xTraceEventCreateData3+0x134>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	b292      	uxth	r2, r2
 80021ec:	805a      	strh	r2, [r3, #2]
 80021ee:	4a21      	ldr	r2, [pc, #132]	@ (8002274 <xTraceEventCreateData3+0x13c>)
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	6812      	ldr	r2, [r2, #0]
 80021f4:	605a      	str	r2, [r3, #4]
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002278 <xTraceEventCreateData3+0x140>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	695b      	ldr	r3, [r3, #20]
 8002200:	429a      	cmp	r2, r3
 8002202:	d204      	bcs.n	800220e <xTraceEventCreateData3+0xd6>
 8002204:	4b1c      	ldr	r3, [pc, #112]	@ (8002278 <xTraceEventCreateData3+0x140>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	68da      	ldr	r2, [r3, #12]
 800220a:	3201      	adds	r2, #1
 800220c:	60da      	str	r2, [r3, #12]
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4b19      	ldr	r3, [pc, #100]	@ (8002278 <xTraceEventCreateData3+0x140>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	6852      	ldr	r2, [r2, #4]
 8002216:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_3_DATA(uxParam1, uxParam2, uxParam3, puxData, uxSize);
 8002218:	69bb      	ldr	r3, [r7, #24]
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	687a      	ldr	r2, [r7, #4]
 8002222:	60da      	str	r2, [r3, #12]
 8002224:	69bb      	ldr	r3, [r7, #24]
 8002226:	683a      	ldr	r2, [r7, #0]
 8002228:	611a      	str	r2, [r3, #16]
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	3314      	adds	r3, #20
 800222e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002230:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002232:	4618      	mov	r0, r3
 8002234:	f00b f903 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent3_t) + uxSize);
 8002238:	4b0d      	ldr	r3, [pc, #52]	@ (8002270 <xTraceEventCreateData3+0x138>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6818      	ldr	r0, [r3, #0]
 800223e:	69b9      	ldr	r1, [r7, #24]
 8002240:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002242:	f103 0214 	add.w	r2, r3, #20
 8002246:	f107 0314 	add.w	r3, r7, #20
 800224a:	f000 fba1 	bl	8002990 <xTraceEventBufferAllocCommit>
 800224e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002250:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	f383 8810 	msr	PRIMASK, r3
}
 8002258:	bf00      	nop

	return TRC_SUCCESS;
 800225a:	2300      	movs	r3, #0
}
 800225c:	4618      	mov	r0, r3
 800225e:	3730      	adds	r7, #48	@ 0x30
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}
 8002264:	20003ce0 	.word	0x20003ce0
 8002268:	20003cd8 	.word	0x20003cd8
 800226c:	20000224 	.word	0x20000224
 8002270:	2000020c 	.word	0x2000020c
 8002274:	e0001004 	.word	0xe0001004
 8002278:	20003ce8 	.word	0x20003ce8

0800227c <xTraceEventCreateData4>:
	TraceUnsignedBaseType_t uxParam3,
	TraceUnsignedBaseType_t uxParam4,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b08c      	sub	sp, #48	@ 0x30
 8002280:	af00      	add	r7, sp, #0
 8002282:	60f8      	str	r0, [r7, #12]
 8002284:	60b9      	str	r1, [r7, #8]
 8002286:	607a      	str	r2, [r7, #4]
 8002288:	603b      	str	r3, [r7, #0]
	TraceEvent4_t* pxEventData = (void*)0;
 800228a:	2300      	movs	r3, #0
 800228c:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 800228e:	2300      	movs	r3, #0
 8002290:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 8002292:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002294:	3303      	adds	r3, #3
 8002296:	f023 0303 	bic.w	r3, r3, #3
 800229a:	643b      	str	r3, [r7, #64]	@ 0x40
	if (sizeof(TraceEvent4_t) + uxSize > TRC_MAX_BLOB_SIZE)
 800229c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800229e:	3318      	adds	r3, #24
 80022a0:	2b40      	cmp	r3, #64	@ 0x40
 80022a2:	d901      	bls.n	80022a8 <xTraceEventCreateData4+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent4_t);
 80022a4:	2328      	movs	r3, #40	@ 0x28
 80022a6:	643b      	str	r3, [r7, #64]	@ 0x40
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent4_t) + uxSize);
 80022a8:	4b41      	ldr	r3, [pc, #260]	@ (80023b0 <xTraceEventCreateData4+0x134>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0301 	and.w	r3, r3, #1
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d004      	beq.n	80022be <xTraceEventCreateData4+0x42>
 80022b4:	4b3f      	ldr	r3, [pc, #252]	@ (80023b4 <xTraceEventCreateData4+0x138>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d101      	bne.n	80022c2 <xTraceEventCreateData4+0x46>
 80022be:	2301      	movs	r3, #1
 80022c0:	e071      	b.n	80023a6 <xTraceEventCreateData4+0x12a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80022c2:	f3ef 8310 	mrs	r3, PRIMASK
 80022c6:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80022c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022cc:	2301      	movs	r3, #1
 80022ce:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022d2:	f383 8810 	msr	PRIMASK, r3
}
 80022d6:	bf00      	nop
 80022d8:	4b37      	ldr	r3, [pc, #220]	@ (80023b8 <xTraceEventCreateData4+0x13c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681a      	ldr	r2, [r3, #0]
 80022de:	3201      	adds	r2, #1
 80022e0:	601a      	str	r2, [r3, #0]
 80022e2:	4b36      	ldr	r3, [pc, #216]	@ (80023bc <xTraceEventCreateData4+0x140>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6818      	ldr	r0, [r3, #0]
 80022e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022ea:	3318      	adds	r3, #24
 80022ec:	f107 0218 	add.w	r2, r7, #24
 80022f0:	4619      	mov	r1, r3
 80022f2:	f000 fa35 	bl	8002760 <xTraceEventBufferAlloc>
 80022f6:	4603      	mov	r3, r0
 80022f8:	2b01      	cmp	r3, #1
 80022fa:	d107      	bne.n	800230c <xTraceEventCreateData4+0x90>
 80022fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022fe:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002300:	6a3b      	ldr	r3, [r7, #32]
 8002302:	f383 8810 	msr	PRIMASK, r3
}
 8002306:	bf00      	nop
 8002308:	2301      	movs	r3, #1
 800230a:	e04c      	b.n	80023a6 <xTraceEventCreateData4+0x12a>
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	b21a      	sxth	r2, r3
 8002310:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002312:	3310      	adds	r3, #16
 8002314:	089b      	lsrs	r3, r3, #2
 8002316:	b21b      	sxth	r3, r3
 8002318:	031b      	lsls	r3, r3, #12
 800231a:	b21b      	sxth	r3, r3
 800231c:	4313      	orrs	r3, r2
 800231e:	b21a      	sxth	r2, r3
 8002320:	69bb      	ldr	r3, [r7, #24]
 8002322:	b292      	uxth	r2, r2
 8002324:	801a      	strh	r2, [r3, #0]
 8002326:	4b24      	ldr	r3, [pc, #144]	@ (80023b8 <xTraceEventCreateData4+0x13c>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	b292      	uxth	r2, r2
 8002330:	805a      	strh	r2, [r3, #2]
 8002332:	4a23      	ldr	r2, [pc, #140]	@ (80023c0 <xTraceEventCreateData4+0x144>)
 8002334:	69bb      	ldr	r3, [r7, #24]
 8002336:	6812      	ldr	r2, [r2, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	69bb      	ldr	r3, [r7, #24]
 800233c:	685a      	ldr	r2, [r3, #4]
 800233e:	4b21      	ldr	r3, [pc, #132]	@ (80023c4 <xTraceEventCreateData4+0x148>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	695b      	ldr	r3, [r3, #20]
 8002344:	429a      	cmp	r2, r3
 8002346:	d204      	bcs.n	8002352 <xTraceEventCreateData4+0xd6>
 8002348:	4b1e      	ldr	r3, [pc, #120]	@ (80023c4 <xTraceEventCreateData4+0x148>)
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68da      	ldr	r2, [r3, #12]
 800234e:	3201      	adds	r2, #1
 8002350:	60da      	str	r2, [r3, #12]
 8002352:	69ba      	ldr	r2, [r7, #24]
 8002354:	4b1b      	ldr	r3, [pc, #108]	@ (80023c4 <xTraceEventCreateData4+0x148>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6852      	ldr	r2, [r2, #4]
 800235a:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_4_DATA(uxParam1, uxParam2, uxParam3, uxParam4, puxData, uxSize);
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	68ba      	ldr	r2, [r7, #8]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	69bb      	ldr	r3, [r7, #24]
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	60da      	str	r2, [r3, #12]
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	683a      	ldr	r2, [r7, #0]
 800236c:	611a      	str	r2, [r3, #16]
 800236e:	69bb      	ldr	r3, [r7, #24]
 8002370:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002372:	615a      	str	r2, [r3, #20]
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	3318      	adds	r3, #24
 8002378:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800237a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800237c:	4618      	mov	r0, r3
 800237e:	f00b f85e 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent4_t) + uxSize);
 8002382:	4b0e      	ldr	r3, [pc, #56]	@ (80023bc <xTraceEventCreateData4+0x140>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	6818      	ldr	r0, [r3, #0]
 8002388:	69b9      	ldr	r1, [r7, #24]
 800238a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800238c:	f103 0218 	add.w	r2, r3, #24
 8002390:	f107 0314 	add.w	r3, r7, #20
 8002394:	f000 fafc 	bl	8002990 <xTraceEventBufferAllocCommit>
 8002398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800239a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800239c:	69fb      	ldr	r3, [r7, #28]
 800239e:	f383 8810 	msr	PRIMASK, r3
}
 80023a2:	bf00      	nop

	return TRC_SUCCESS;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3730      	adds	r7, #48	@ 0x30
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20003ce0 	.word	0x20003ce0
 80023b4:	20003cd8 	.word	0x20003cd8
 80023b8:	20000224 	.word	0x20000224
 80023bc:	2000020c 	.word	0x2000020c
 80023c0:	e0001004 	.word	0xe0001004
 80023c4:	20003ce8 	.word	0x20003ce8

080023c8 <xTraceEventCreateData5>:
	TraceUnsignedBaseType_t uxParam4,
	TraceUnsignedBaseType_t uxParam5,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08c      	sub	sp, #48	@ 0x30
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	60f8      	str	r0, [r7, #12]
 80023d0:	60b9      	str	r1, [r7, #8]
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	603b      	str	r3, [r7, #0]
	TraceEvent5_t* pxEventData = (void*)0;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 80023de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023e0:	3303      	adds	r3, #3
 80023e2:	f023 0303 	bic.w	r3, r3, #3
 80023e6:	647b      	str	r3, [r7, #68]	@ 0x44
	if (sizeof(TraceEvent5_t) + uxSize > TRC_MAX_BLOB_SIZE)
 80023e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ea:	331c      	adds	r3, #28
 80023ec:	2b40      	cmp	r3, #64	@ 0x40
 80023ee:	d901      	bls.n	80023f4 <xTraceEventCreateData5+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent5_t);
 80023f0:	2324      	movs	r3, #36	@ 0x24
 80023f2:	647b      	str	r3, [r7, #68]	@ 0x44
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent5_t) + uxSize);
 80023f4:	4b42      	ldr	r3, [pc, #264]	@ (8002500 <xTraceEventCreateData5+0x138>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0301 	and.w	r3, r3, #1
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d004      	beq.n	800240a <xTraceEventCreateData5+0x42>
 8002400:	4b40      	ldr	r3, [pc, #256]	@ (8002504 <xTraceEventCreateData5+0x13c>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	685b      	ldr	r3, [r3, #4]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d101      	bne.n	800240e <xTraceEventCreateData5+0x46>
 800240a:	2301      	movs	r3, #1
 800240c:	e074      	b.n	80024f8 <xTraceEventCreateData5+0x130>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800240e:	f3ef 8310 	mrs	r3, PRIMASK
 8002412:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002418:	2301      	movs	r3, #1
 800241a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800241c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800241e:	f383 8810 	msr	PRIMASK, r3
}
 8002422:	bf00      	nop
 8002424:	4b38      	ldr	r3, [pc, #224]	@ (8002508 <xTraceEventCreateData5+0x140>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	3201      	adds	r2, #1
 800242c:	601a      	str	r2, [r3, #0]
 800242e:	4b37      	ldr	r3, [pc, #220]	@ (800250c <xTraceEventCreateData5+0x144>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002436:	331c      	adds	r3, #28
 8002438:	f107 0218 	add.w	r2, r7, #24
 800243c:	4619      	mov	r1, r3
 800243e:	f000 f98f 	bl	8002760 <xTraceEventBufferAlloc>
 8002442:	4603      	mov	r3, r0
 8002444:	2b01      	cmp	r3, #1
 8002446:	d107      	bne.n	8002458 <xTraceEventCreateData5+0x90>
 8002448:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800244a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800244c:	6a3b      	ldr	r3, [r7, #32]
 800244e:	f383 8810 	msr	PRIMASK, r3
}
 8002452:	bf00      	nop
 8002454:	2301      	movs	r3, #1
 8002456:	e04f      	b.n	80024f8 <xTraceEventCreateData5+0x130>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	b21a      	sxth	r2, r3
 800245c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800245e:	3314      	adds	r3, #20
 8002460:	089b      	lsrs	r3, r3, #2
 8002462:	b21b      	sxth	r3, r3
 8002464:	031b      	lsls	r3, r3, #12
 8002466:	b21b      	sxth	r3, r3
 8002468:	4313      	orrs	r3, r2
 800246a:	b21a      	sxth	r2, r3
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	b292      	uxth	r2, r2
 8002470:	801a      	strh	r2, [r3, #0]
 8002472:	4b25      	ldr	r3, [pc, #148]	@ (8002508 <xTraceEventCreateData5+0x140>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	b292      	uxth	r2, r2
 800247c:	805a      	strh	r2, [r3, #2]
 800247e:	4a24      	ldr	r2, [pc, #144]	@ (8002510 <xTraceEventCreateData5+0x148>)
 8002480:	69bb      	ldr	r3, [r7, #24]
 8002482:	6812      	ldr	r2, [r2, #0]
 8002484:	605a      	str	r2, [r3, #4]
 8002486:	69bb      	ldr	r3, [r7, #24]
 8002488:	685a      	ldr	r2, [r3, #4]
 800248a:	4b22      	ldr	r3, [pc, #136]	@ (8002514 <xTraceEventCreateData5+0x14c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	429a      	cmp	r2, r3
 8002492:	d204      	bcs.n	800249e <xTraceEventCreateData5+0xd6>
 8002494:	4b1f      	ldr	r3, [pc, #124]	@ (8002514 <xTraceEventCreateData5+0x14c>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	68da      	ldr	r2, [r3, #12]
 800249a:	3201      	adds	r2, #1
 800249c:	60da      	str	r2, [r3, #12]
 800249e:	69ba      	ldr	r2, [r7, #24]
 80024a0:	4b1c      	ldr	r3, [pc, #112]	@ (8002514 <xTraceEventCreateData5+0x14c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	6852      	ldr	r2, [r2, #4]
 80024a6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_5_DATA(uxParam1, uxParam2, uxParam3, uxParam4, uxParam5, puxData, uxSize);
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	609a      	str	r2, [r3, #8]
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	687a      	ldr	r2, [r7, #4]
 80024b2:	60da      	str	r2, [r3, #12]
 80024b4:	69bb      	ldr	r3, [r7, #24]
 80024b6:	683a      	ldr	r2, [r7, #0]
 80024b8:	611a      	str	r2, [r3, #16]
 80024ba:	69bb      	ldr	r3, [r7, #24]
 80024bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80024be:	615a      	str	r2, [r3, #20]
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80024c4:	619a      	str	r2, [r3, #24]
 80024c6:	69bb      	ldr	r3, [r7, #24]
 80024c8:	331c      	adds	r3, #28
 80024ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80024cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80024ce:	4618      	mov	r0, r3
 80024d0:	f00a ffb5 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent5_t) + uxSize);
 80024d4:	4b0d      	ldr	r3, [pc, #52]	@ (800250c <xTraceEventCreateData5+0x144>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	6818      	ldr	r0, [r3, #0]
 80024da:	69b9      	ldr	r1, [r7, #24]
 80024dc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80024de:	f103 021c 	add.w	r2, r3, #28
 80024e2:	f107 0314 	add.w	r3, r7, #20
 80024e6:	f000 fa53 	bl	8002990 <xTraceEventBufferAllocCommit>
 80024ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80024ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024ee:	69fb      	ldr	r3, [r7, #28]
 80024f0:	f383 8810 	msr	PRIMASK, r3
}
 80024f4:	bf00      	nop

	return TRC_SUCCESS;
 80024f6:	2300      	movs	r3, #0
}
 80024f8:	4618      	mov	r0, r3
 80024fa:	3730      	adds	r7, #48	@ 0x30
 80024fc:	46bd      	mov	sp, r7
 80024fe:	bd80      	pop	{r7, pc}
 8002500:	20003ce0 	.word	0x20003ce0
 8002504:	20003cd8 	.word	0x20003cd8
 8002508:	20000224 	.word	0x20000224
 800250c:	2000020c 	.word	0x2000020c
 8002510:	e0001004 	.word	0xe0001004
 8002514:	20003ce8 	.word	0x20003ce8

08002518 <xTraceEventCreateData6>:
	TraceUnsignedBaseType_t uxParam5,
	TraceUnsignedBaseType_t uxParam6,
	const TraceUnsignedBaseType_t* const puxData,
	TraceUnsignedBaseType_t uxSize
)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b08c      	sub	sp, #48	@ 0x30
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
 8002524:	603b      	str	r3, [r7, #0]
	TraceEvent6_t* pxEventData = (void*)0;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
	int32_t iBytesCommitted = 0;
 800252a:	2300      	movs	r3, #0
 800252c:	617b      	str	r3, [r7, #20]

	TRACE_ALLOC_CRITICAL_SECTION();

	/* Align payload size and truncate in case it is too big */
	uxSize = TRC_ALIGN_CEIL(uxSize, sizeof(TraceUnsignedBaseType_t));
 800252e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002530:	3303      	adds	r3, #3
 8002532:	f023 0303 	bic.w	r3, r3, #3
 8002536:	64bb      	str	r3, [r7, #72]	@ 0x48
	if (sizeof(TraceEvent6_t) + uxSize > TRC_MAX_BLOB_SIZE)
 8002538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800253a:	3320      	adds	r3, #32
 800253c:	2b40      	cmp	r3, #64	@ 0x40
 800253e:	d901      	bls.n	8002544 <xTraceEventCreateData6+0x2c>
	{
		uxSize = TRC_MAX_BLOB_SIZE - sizeof(TraceEvent6_t);
 8002540:	2320      	movs	r3, #32
 8002542:	64bb      	str	r3, [r7, #72]	@ 0x48
	}

	TRACE_EVENT_BEGIN(sizeof(TraceEvent6_t) + uxSize);
 8002544:	4b44      	ldr	r3, [pc, #272]	@ (8002658 <xTraceEventCreateData6+0x140>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	d004      	beq.n	800255a <xTraceEventCreateData6+0x42>
 8002550:	4b42      	ldr	r3, [pc, #264]	@ (800265c <xTraceEventCreateData6+0x144>)
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	685b      	ldr	r3, [r3, #4]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d101      	bne.n	800255e <xTraceEventCreateData6+0x46>
 800255a:	2301      	movs	r3, #1
 800255c:	e077      	b.n	800264e <xTraceEventCreateData6+0x136>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800255e:	f3ef 8310 	mrs	r3, PRIMASK
 8002562:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002566:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002568:	2301      	movs	r3, #1
 800256a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800256c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800256e:	f383 8810 	msr	PRIMASK, r3
}
 8002572:	bf00      	nop
 8002574:	4b3a      	ldr	r3, [pc, #232]	@ (8002660 <xTraceEventCreateData6+0x148>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	3201      	adds	r2, #1
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	4b39      	ldr	r3, [pc, #228]	@ (8002664 <xTraceEventCreateData6+0x14c>)
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6818      	ldr	r0, [r3, #0]
 8002584:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002586:	3320      	adds	r3, #32
 8002588:	f107 0218 	add.w	r2, r7, #24
 800258c:	4619      	mov	r1, r3
 800258e:	f000 f8e7 	bl	8002760 <xTraceEventBufferAlloc>
 8002592:	4603      	mov	r3, r0
 8002594:	2b01      	cmp	r3, #1
 8002596:	d107      	bne.n	80025a8 <xTraceEventCreateData6+0x90>
 8002598:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800259a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259c:	6a3b      	ldr	r3, [r7, #32]
 800259e:	f383 8810 	msr	PRIMASK, r3
}
 80025a2:	bf00      	nop
 80025a4:	2301      	movs	r3, #1
 80025a6:	e052      	b.n	800264e <xTraceEventCreateData6+0x136>
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	b21a      	sxth	r2, r3
 80025ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80025ae:	3318      	adds	r3, #24
 80025b0:	089b      	lsrs	r3, r3, #2
 80025b2:	b21b      	sxth	r3, r3
 80025b4:	031b      	lsls	r3, r3, #12
 80025b6:	b21b      	sxth	r3, r3
 80025b8:	4313      	orrs	r3, r2
 80025ba:	b21a      	sxth	r2, r3
 80025bc:	69bb      	ldr	r3, [r7, #24]
 80025be:	b292      	uxth	r2, r2
 80025c0:	801a      	strh	r2, [r3, #0]
 80025c2:	4b27      	ldr	r3, [pc, #156]	@ (8002660 <xTraceEventCreateData6+0x148>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	b292      	uxth	r2, r2
 80025cc:	805a      	strh	r2, [r3, #2]
 80025ce:	4a26      	ldr	r2, [pc, #152]	@ (8002668 <xTraceEventCreateData6+0x150>)
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	6812      	ldr	r2, [r2, #0]
 80025d4:	605a      	str	r2, [r3, #4]
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	685a      	ldr	r2, [r3, #4]
 80025da:	4b24      	ldr	r3, [pc, #144]	@ (800266c <xTraceEventCreateData6+0x154>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d204      	bcs.n	80025ee <xTraceEventCreateData6+0xd6>
 80025e4:	4b21      	ldr	r3, [pc, #132]	@ (800266c <xTraceEventCreateData6+0x154>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	3201      	adds	r2, #1
 80025ec:	60da      	str	r2, [r3, #12]
 80025ee:	69ba      	ldr	r2, [r7, #24]
 80025f0:	4b1e      	ldr	r3, [pc, #120]	@ (800266c <xTraceEventCreateData6+0x154>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	6852      	ldr	r2, [r2, #4]
 80025f6:	615a      	str	r2, [r3, #20]

	TRACE_EVENT_ADD_6_DATA(uxParam1, uxParam2, uxParam3, uxParam4, uxParam5, uxParam6, puxData, uxSize);
 80025f8:	69bb      	ldr	r3, [r7, #24]
 80025fa:	68ba      	ldr	r2, [r7, #8]
 80025fc:	609a      	str	r2, [r3, #8]
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	687a      	ldr	r2, [r7, #4]
 8002602:	60da      	str	r2, [r3, #12]
 8002604:	69bb      	ldr	r3, [r7, #24]
 8002606:	683a      	ldr	r2, [r7, #0]
 8002608:	611a      	str	r2, [r3, #16]
 800260a:	69bb      	ldr	r3, [r7, #24]
 800260c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800260e:	615a      	str	r2, [r3, #20]
 8002610:	69bb      	ldr	r3, [r7, #24]
 8002612:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002614:	619a      	str	r2, [r3, #24]
 8002616:	69bb      	ldr	r3, [r7, #24]
 8002618:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800261a:	61da      	str	r2, [r3, #28]
 800261c:	69bb      	ldr	r3, [r7, #24]
 800261e:	3320      	adds	r3, #32
 8002620:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002622:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8002624:	4618      	mov	r0, r3
 8002626:	f00a ff0a 	bl	800d43e <memcpy>

	TRACE_EVENT_END(sizeof(TraceEvent6_t) + uxSize);
 800262a:	4b0e      	ldr	r3, [pc, #56]	@ (8002664 <xTraceEventCreateData6+0x14c>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6818      	ldr	r0, [r3, #0]
 8002630:	69b9      	ldr	r1, [r7, #24]
 8002632:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002634:	f103 0220 	add.w	r2, r3, #32
 8002638:	f107 0314 	add.w	r3, r7, #20
 800263c:	f000 f9a8 	bl	8002990 <xTraceEventBufferAllocCommit>
 8002640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002642:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002644:	69fb      	ldr	r3, [r7, #28]
 8002646:	f383 8810 	msr	PRIMASK, r3
}
 800264a:	bf00      	nop

	return TRC_SUCCESS;
 800264c:	2300      	movs	r3, #0
}
 800264e:	4618      	mov	r0, r3
 8002650:	3730      	adds	r7, #48	@ 0x30
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
 8002656:	bf00      	nop
 8002658:	20003ce0 	.word	0x20003ce0
 800265c:	20003cd8 	.word	0x20003cd8
 8002660:	20000224 	.word	0x20000224
 8002664:	2000020c 	.word	0x2000020c
 8002668:	e0001004 	.word	0xe0001004
 800266c:	20003ce8 	.word	0x20003ce8

08002670 <xTraceEventGetSize>:

traceResult xTraceEventGetSize(const void* const pvAddress, uint32_t* puiSize)
{
 8002670:	b480      	push	{r7}
 8002672:	b083      	sub	sp, #12
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	6039      	str	r1, [r7, #0]
	TRC_ASSERT(puiSize != (void*)0);

	/* This should never fail */
	TRC_ASSERT((sizeof(TraceEvent0_t) + ((uint32_t)(uint16_t)(TRC_EVENT_GET_PARAM_COUNT(((const TraceEvent0_t*)pvAddress)->EventID)) * sizeof(TraceUnsignedBaseType_t))) <= (uint32_t)(TRC_MAX_BLOB_SIZE)); /*cstat !MISRAC2012-Rule-11.5 Suppress pointer checks*/
	
	return TRC_EVENT_GET_SIZE(pvAddress, puiSize);
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	881b      	ldrh	r3, [r3, #0]
 800267e:	0b1b      	lsrs	r3, r3, #12
 8002680:	b29b      	uxth	r3, r3
 8002682:	f003 030f 	and.w	r3, r3, #15
 8002686:	3302      	adds	r3, #2
 8002688:	009a      	lsls	r2, r3, #2
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	601a      	str	r2, [r3, #0]
 800268e:	2300      	movs	r3, #0
}
 8002690:	4618      	mov	r0, r3
 8002692:	370c      	adds	r7, #12
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr

0800269c <xTraceEventBufferInitialize>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

traceResult xTraceEventBufferInitialize(TraceEventBuffer_t* pxTraceEventBuffer, uint32_t uiOptions,
	uint8_t* puiBuffer, uint32_t uiSize)
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
	TRC_ASSERT(puiBuffer != (void*)0);

	/* This should never fail */
	TRC_ASSERT(uiSize != 0u);

	pxTraceEventBuffer->uiOptions = uiOptions;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	68ba      	ldr	r2, [r7, #8]
 80026ae:	60da      	str	r2, [r3, #12]
	pxTraceEventBuffer->uiHead = 0u;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	2200      	movs	r2, #0
 80026b4:	601a      	str	r2, [r3, #0]
	pxTraceEventBuffer->uiTail = 0u;
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2200      	movs	r2, #0
 80026ba:	605a      	str	r2, [r3, #4]
	pxTraceEventBuffer->uiSize = uiSize;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	683a      	ldr	r2, [r7, #0]
 80026c0:	609a      	str	r2, [r3, #8]
	pxTraceEventBuffer->uiFree = uiSize;
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	683a      	ldr	r2, [r7, #0]
 80026c6:	615a      	str	r2, [r3, #20]
	pxTraceEventBuffer->puiBuffer = puiBuffer;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	629a      	str	r2, [r3, #40]	@ 0x28
	pxTraceEventBuffer->uiSlack = 0u;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	2200      	movs	r2, #0
 80026d2:	619a      	str	r2, [r3, #24]
	pxTraceEventBuffer->uiNextHead = 0u;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	2200      	movs	r2, #0
 80026d8:	61da      	str	r2, [r3, #28]
	pxTraceEventBuffer->uiTimerWraparounds = 0u;
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	2200      	movs	r2, #0
 80026de:	621a      	str	r2, [r3, #32]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EVENT_BUFFER);
 80026e0:	4b06      	ldr	r3, [pc, #24]	@ (80026fc <xTraceEventBufferInitialize+0x60>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80026e8:	4a04      	ldr	r2, [pc, #16]	@ (80026fc <xTraceEventBufferInitialize+0x60>)
 80026ea:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 80026ec:	2300      	movs	r3, #0
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3714      	adds	r7, #20
 80026f2:	46bd      	mov	sp, r7
 80026f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f8:	4770      	bx	lr
 80026fa:	bf00      	nop
 80026fc:	20003ce0 	.word	0x20003ce0

08002700 <prvTraceEventBufferAllocPop>:

	return TRC_SUCCESS;
}

static traceResult prvTraceEventBufferAllocPop(TraceEventBuffer_t *pxTraceEventBuffer)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
	uint32_t uiFreeSize = 0u;
 8002708:	2300      	movs	r3, #0
 800270a:	60fb      	str	r3, [r7, #12]

	/* Check if tail is in, or at the start of the slack area. We do not want to call
	 * a free when in the slack area since it would read garbage data and free would
	 * become undefined.
	 */
	if (pxTraceEventBuffer->uiTail >= (pxTraceEventBuffer->uiSize - pxTraceEventBuffer->uiSlack))
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6899      	ldr	r1, [r3, #8]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	699b      	ldr	r3, [r3, #24]
 8002718:	1acb      	subs	r3, r1, r3
 800271a:	429a      	cmp	r2, r3
 800271c:	d303      	bcc.n	8002726 <prvTraceEventBufferAllocPop+0x26>
	{
		/* Tail was in the slack area, wrap back to the start of the buffer. */
		pxTraceEventBuffer->uiTail = 0u;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	605a      	str	r2, [r3, #4]
 8002724:	e017      	b.n	8002756 <prvTraceEventBufferAllocPop+0x56>
	}
	else
	{
		/* Get size of event we are freeing (this should never fail) */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEventGetSize(((void*)&(pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiTail])), &uiFreeSize) == TRC_SUCCESS); /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	685b      	ldr	r3, [r3, #4]
 800272e:	4413      	add	r3, r2
 8002730:	f107 020c 	add.w	r2, r7, #12
 8002734:	4611      	mov	r1, r2
 8002736:	4618      	mov	r0, r3
 8002738:	f7ff ff9a 	bl	8002670 <xTraceEventGetSize>

		/* Update tail to point to the new last event */
		pxTraceEventBuffer->uiTail = (pxTraceEventBuffer->uiTail + uiFreeSize) % pxTraceEventBuffer->uiSize;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685a      	ldr	r2, [r3, #4]
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	4413      	add	r3, r2
 8002744:	687a      	ldr	r2, [r7, #4]
 8002746:	6892      	ldr	r2, [r2, #8]
 8002748:	fbb3 f1f2 	udiv	r1, r3, r2
 800274c:	fb01 f202 	mul.w	r2, r1, r2
 8002750:	1a9a      	subs	r2, r3, r2
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	605a      	str	r2, [r3, #4]
	}

	return TRC_SUCCESS;
 8002756:	2300      	movs	r3, #0
}
 8002758:	4618      	mov	r0, r3
 800275a:	3710      	adds	r7, #16
 800275c:	46bd      	mov	sp, r7
 800275e:	bd80      	pop	{r7, pc}

08002760 <xTraceEventBufferAlloc>:

traceResult xTraceEventBufferAlloc(TraceEventBuffer_t *pxTraceEventBuffer, uint32_t uiSize, void **ppvData)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b088      	sub	sp, #32
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
	TRC_ASSERT(pxTraceEventBuffer != (void*)0);
	
	/* This should never fail */
	TRC_ASSERT(ppvData != (void*)0);

	uiBufferSize = pxTraceEventBuffer->uiSize;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	61fb      	str	r3, [r7, #28]

	/* Handle overwrite buffer allocation, since this kind of allocation modifies
	 * both head and tail it should only be used for internal buffers without any
	 * flushing calls (Streaming Ringbuffer)
	 */
	if (pxTraceEventBuffer->uiOptions == TRC_EVENT_BUFFER_OPTION_OVERWRITE)
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	2b01      	cmp	r3, #1
 8002778:	f040 8093 	bne.w	80028a2 <xTraceEventBufferAlloc+0x142>
	{
		if (pxTraceEventBuffer->uiHead >= pxTraceEventBuffer->uiTail)
 800277c:	68fb      	ldr	r3, [r7, #12]
 800277e:	681a      	ldr	r2, [r3, #0]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	429a      	cmp	r2, r3
 8002786:	d341      	bcc.n	800280c <xTraceEventBufferAlloc+0xac>
		{
			/* Do we have enough space to directly allocate from the buffer? */
			if ((uiBufferSize - pxTraceEventBuffer->uiHead) > uiSize)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	69fa      	ldr	r2, [r7, #28]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	68ba      	ldr	r2, [r7, #8]
 8002792:	429a      	cmp	r2, r3
 8002794:	d214      	bcs.n	80027c0 <xTraceEventBufferAlloc+0x60>
			{
				*ppvData = &pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiHead]; /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	441a      	add	r2, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	601a      	str	r2, [r3, #0]
				pxTraceEventBuffer->uiNextHead = (pxTraceEventBuffer->uiHead  + uiSize) % uiBufferSize;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	4413      	add	r3, r2
 80027ac:	69fa      	ldr	r2, [r7, #28]
 80027ae:	fbb3 f2f2 	udiv	r2, r3, r2
 80027b2:	69f9      	ldr	r1, [r7, #28]
 80027b4:	fb01 f202 	mul.w	r2, r1, r2
 80027b8:	1a9a      	subs	r2, r3, r2
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	61da      	str	r2, [r3, #28]
 80027be:	e0e2      	b.n	8002986 <xTraceEventBufferAlloc+0x226>
			{
				/* Free space until there is enough space for a contiguous
				 * allocation */
				do
				{
					(void)prvTraceEventBufferAllocPop(pxTraceEventBuffer);
 80027c0:	68f8      	ldr	r0, [r7, #12]
 80027c2:	f7ff ff9d 	bl	8002700 <prvTraceEventBufferAllocPop>
					uiFreeSpace = pxTraceEventBuffer->uiTail - sizeof(uint32_t);
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	3b04      	subs	r3, #4
 80027cc:	613b      	str	r3, [r7, #16]
				} while (uiFreeSpace < uiSize);
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	429a      	cmp	r2, r3
 80027d4:	d3f4      	bcc.n	80027c0 <xTraceEventBufferAlloc+0x60>

				/* Calculate slack from the wrapping */
				pxTraceEventBuffer->uiSlack = uiBufferSize - pxTraceEventBuffer->uiHead;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	69fa      	ldr	r2, [r7, #28]
 80027dc:	1ad2      	subs	r2, r2, r3
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	619a      	str	r2, [r3, #24]

				/* Wrap head */
				pxTraceEventBuffer->uiHead = 0u;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2200      	movs	r2, #0
 80027e6:	601a      	str	r2, [r3, #0]

				/* Allocate data */
				*ppvData = pxTraceEventBuffer->puiBuffer;
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	601a      	str	r2, [r3, #0]

				pxTraceEventBuffer->uiNextHead = (pxTraceEventBuffer->uiHead  + uiSize) % uiBufferSize;
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4413      	add	r3, r2
 80027f8:	69fa      	ldr	r2, [r7, #28]
 80027fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80027fe:	69f9      	ldr	r1, [r7, #28]
 8002800:	fb01 f202 	mul.w	r2, r1, r2
 8002804:	1a9a      	subs	r2, r3, r2
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	61da      	str	r2, [r3, #28]
 800280a:	e0bc      	b.n	8002986 <xTraceEventBufferAlloc+0x226>
			}
		}
		else
		{
			uiFreeSpace = pxTraceEventBuffer->uiTail - pxTraceEventBuffer->uiHead - sizeof(uint32_t);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	685a      	ldr	r2, [r3, #4]
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	3b04      	subs	r3, #4
 8002818:	613b      	str	r3, [r7, #16]

			/* Check if we have to free space */
			if (uiFreeSpace < uiSize)
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	68bb      	ldr	r3, [r7, #8]
 800281e:	429a      	cmp	r2, r3
 8002820:	d231      	bcs.n	8002886 <xTraceEventBufferAlloc+0x126>
			{
				/* Check if this is a wrapping alloc */
				if ((pxTraceEventBuffer->uiSize - pxTraceEventBuffer->uiHead) < uiSize)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	689a      	ldr	r2, [r3, #8]
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	429a      	cmp	r2, r3
 8002830:	d910      	bls.n	8002854 <xTraceEventBufferAlloc+0xf4>
					/* To avoid uiHead and uiTail from becoming the same we want to
					 * pop any events that would make uiTail equal uiHead before
					 * wrapping the head. */
					do
					{
						(void)prvTraceEventBufferAllocPop(pxTraceEventBuffer);
 8002832:	68f8      	ldr	r0, [r7, #12]
 8002834:	f7ff ff64 	bl	8002700 <prvTraceEventBufferAllocPop>
					} while (pxTraceEventBuffer->uiTail == 0u);
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d0f8      	beq.n	8002832 <xTraceEventBufferAlloc+0xd2>

					pxTraceEventBuffer->uiSlack = pxTraceEventBuffer->uiSize - pxTraceEventBuffer->uiHead;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	689a      	ldr	r2, [r3, #8]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	1ad2      	subs	r2, r2, r3
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	619a      	str	r2, [r3, #24]
					pxTraceEventBuffer->uiHead = 0u;
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
				}
				
				do
				{
					(void)prvTraceEventBufferAllocPop(pxTraceEventBuffer);
 8002854:	68f8      	ldr	r0, [r7, #12]
 8002856:	f7ff ff53 	bl	8002700 <prvTraceEventBufferAllocPop>
					uiFreeSpace = pxTraceEventBuffer->uiTail - pxTraceEventBuffer->uiHead - sizeof(uint32_t);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	685a      	ldr	r2, [r3, #4]
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	1ad3      	subs	r3, r2, r3
 8002864:	3b04      	subs	r3, #4
 8002866:	613b      	str	r3, [r7, #16]
				} while (uiFreeSpace < uiSize);
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	429a      	cmp	r2, r3
 800286e:	d3f1      	bcc.n	8002854 <xTraceEventBufferAlloc+0xf4>

				if (pxTraceEventBuffer->uiTail == 0u)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b00      	cmp	r3, #0
 8002876:	d106      	bne.n	8002886 <xTraceEventBufferAlloc+0x126>
				{
					*ppvData = &pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiHead]; /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	441a      	add	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	601a      	str	r2, [r3, #0]
				}
			}

			/* Alloc data */
			*ppvData = &pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiHead]; /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	441a      	add	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	601a      	str	r2, [r3, #0]

			pxTraceEventBuffer->uiNextHead = (pxTraceEventBuffer->uiHead + uiSize);
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	441a      	add	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	61da      	str	r2, [r3, #28]
 80028a0:	e071      	b.n	8002986 <xTraceEventBufferAlloc+0x226>
	else
	{
		/* Since a consumer could potentially update tail (free) during the procedure
		 * we have to save it here to avoid problems with it changing during this call.
		 */
		uiHead = pxTraceEventBuffer->uiHead;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	61bb      	str	r3, [r7, #24]
		uiTail = pxTraceEventBuffer->uiTail;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	617b      	str	r3, [r7, #20]

		if (uiHead >= uiTail)
 80028ae:	69ba      	ldr	r2, [r7, #24]
 80028b0:	697b      	ldr	r3, [r7, #20]
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d34d      	bcc.n	8002952 <xTraceEventBufferAlloc+0x1f2>
		{
			uiFreeSpace = (uiBufferSize - uiHead - sizeof(uint32_t)) + uiTail;
 80028b6:	69fa      	ldr	r2, [r7, #28]
 80028b8:	69bb      	ldr	r3, [r7, #24]
 80028ba:	1ad2      	subs	r2, r2, r3
 80028bc:	697b      	ldr	r3, [r7, #20]
 80028be:	4413      	add	r3, r2
 80028c0:	3b04      	subs	r3, #4
 80028c2:	613b      	str	r3, [r7, #16]

			if (uiFreeSpace < uiSize)
 80028c4:	693a      	ldr	r2, [r7, #16]
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d204      	bcs.n	80028d6 <xTraceEventBufferAlloc+0x176>
			{
				*ppvData = 0;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	601a      	str	r2, [r3, #0]

				return TRC_FAIL;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e058      	b.n	8002988 <xTraceEventBufferAlloc+0x228>
			}

			/* Copy data */
			if ((uiBufferSize - uiHead) > uiSize)
 80028d6:	69fa      	ldr	r2, [r7, #28]
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	1ad3      	subs	r3, r2, r3
 80028dc:	68ba      	ldr	r2, [r7, #8]
 80028de:	429a      	cmp	r2, r3
 80028e0:	d213      	bcs.n	800290a <xTraceEventBufferAlloc+0x1aa>
			{
				*ppvData = &pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiHead]; /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	441a      	add	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	601a      	str	r2, [r3, #0]

				pxTraceEventBuffer->uiNextHead = (uiHead + uiSize) % uiBufferSize;
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	4413      	add	r3, r2
 80028f6:	69fa      	ldr	r2, [r7, #28]
 80028f8:	fbb3 f2f2 	udiv	r2, r3, r2
 80028fc:	69f9      	ldr	r1, [r7, #28]
 80028fe:	fb01 f202 	mul.w	r2, r1, r2
 8002902:	1a9a      	subs	r2, r3, r2
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	61da      	str	r2, [r3, #28]
 8002908:	e03d      	b.n	8002986 <xTraceEventBufferAlloc+0x226>
			}
			else
			{
				uiFreeSpace = uiTail;
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	613b      	str	r3, [r7, #16]

				if (uiFreeSpace < uiSize)
 800290e:	693a      	ldr	r2, [r7, #16]
 8002910:	68bb      	ldr	r3, [r7, #8]
 8002912:	429a      	cmp	r2, r3
 8002914:	d204      	bcs.n	8002920 <xTraceEventBufferAlloc+0x1c0>
				{
					*ppvData = 0;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2200      	movs	r2, #0
 800291a:	601a      	str	r2, [r3, #0]

					return TRC_FAIL;
 800291c:	2301      	movs	r3, #1
 800291e:	e033      	b.n	8002988 <xTraceEventBufferAlloc+0x228>
				}

				/* Calculate slack */
				pxTraceEventBuffer->uiSlack = uiBufferSize - uiHead;
 8002920:	69fa      	ldr	r2, [r7, #28]
 8002922:	69bb      	ldr	r3, [r7, #24]
 8002924:	1ad2      	subs	r2, r2, r3
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	619a      	str	r2, [r3, #24]

				*ppvData = pxTraceEventBuffer->puiBuffer;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	601a      	str	r2, [r3, #0]

				pxTraceEventBuffer->uiNextHead = (uiHead + pxTraceEventBuffer->uiSlack + uiSize) % uiBufferSize;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	699a      	ldr	r2, [r3, #24]
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	441a      	add	r2, r3
 800293a:	68bb      	ldr	r3, [r7, #8]
 800293c:	4413      	add	r3, r2
 800293e:	69fa      	ldr	r2, [r7, #28]
 8002940:	fbb3 f2f2 	udiv	r2, r3, r2
 8002944:	69f9      	ldr	r1, [r7, #28]
 8002946:	fb01 f202 	mul.w	r2, r1, r2
 800294a:	1a9a      	subs	r2, r3, r2
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	61da      	str	r2, [r3, #28]
 8002950:	e019      	b.n	8002986 <xTraceEventBufferAlloc+0x226>
			}
		}
		else
		{
			uiFreeSpace = uiTail - uiHead - sizeof(uint32_t);
 8002952:	697a      	ldr	r2, [r7, #20]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	3b04      	subs	r3, #4
 800295a:	613b      	str	r3, [r7, #16]

			if (uiFreeSpace < uiSize)
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	429a      	cmp	r2, r3
 8002962:	d204      	bcs.n	800296e <xTraceEventBufferAlloc+0x20e>
			{
				*ppvData = 0;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	601a      	str	r2, [r3, #0]

				return TRC_FAIL;
 800296a:	2301      	movs	r3, #1
 800296c:	e00c      	b.n	8002988 <xTraceEventBufferAlloc+0x228>
			}

			/* Alloc data */
			*ppvData = &pxTraceEventBuffer->puiBuffer[pxTraceEventBuffer->uiHead]; /*cstat !MISRAC2004-17.4_b We need to access a specific part of the buffer*/
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	441a      	add	r2, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	601a      	str	r2, [r3, #0]

			pxTraceEventBuffer->uiNextHead = (uiHead + uiSize);
 800297c:	69ba      	ldr	r2, [r7, #24]
 800297e:	68bb      	ldr	r3, [r7, #8]
 8002980:	441a      	add	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	61da      	str	r2, [r3, #28]
		}
	}

	return TRC_SUCCESS;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}

08002990 <xTraceEventBufferAllocCommit>:

traceResult xTraceEventBufferAllocCommit(TraceEventBuffer_t *pxTraceEventBuffer, const void *pvData, uint32_t uiSize, int32_t *piBytesWritten)
{
 8002990:	b480      	push	{r7}
 8002992:	b085      	sub	sp, #20
 8002994:	af00      	add	r7, sp, #0
 8002996:	60f8      	str	r0, [r7, #12]
 8002998:	60b9      	str	r1, [r7, #8]
 800299a:	607a      	str	r2, [r7, #4]
 800299c:	603b      	str	r3, [r7, #0]
	(void)pvData;

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceTimestampGetWraparounds(&pxTraceEventBuffer->uiTimerWraparounds) == TRC_SUCCESS);
 800299e:	4b09      	ldr	r3, [pc, #36]	@ (80029c4 <xTraceEventBufferAllocCommit+0x34>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68da      	ldr	r2, [r3, #12]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	621a      	str	r2, [r3, #32]

	/* Advance head location */
	pxTraceEventBuffer->uiHead = pxTraceEventBuffer->uiNextHead;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	69da      	ldr	r2, [r3, #28]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	601a      	str	r2, [r3, #0]

	/* Update bytes written */
	*piBytesWritten = (int32_t)uiSize;
 80029b0:	687a      	ldr	r2, [r7, #4]
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	601a      	str	r2, [r3, #0]

	return TRC_SUCCESS;
 80029b6:	2300      	movs	r3, #0
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	20003ce8 	.word	0x20003ce8

080029c8 <xTraceEventBufferClear>:

	return TRC_SUCCESS;
}

traceResult xTraceEventBufferClear(TraceEventBuffer_t* pxTraceEventBuffer)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b083      	sub	sp, #12
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxTraceEventBuffer != (void*)0);

	pxTraceEventBuffer->uiHead = 0u;
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	2200      	movs	r2, #0
 80029d4:	601a      	str	r2, [r3, #0]
	pxTraceEventBuffer->uiTail = 0u;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2200      	movs	r2, #0
 80029da:	605a      	str	r2, [r3, #4]
	pxTraceEventBuffer->uiFree = pxTraceEventBuffer->uiSize;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	615a      	str	r2, [r3, #20]
	pxTraceEventBuffer->uiSlack = 0u;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2200      	movs	r2, #0
 80029e8:	619a      	str	r2, [r3, #24]
	pxTraceEventBuffer->uiNextHead = 0u;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2200      	movs	r2, #0
 80029ee:	61da      	str	r2, [r3, #28]

	return TRC_SUCCESS;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	370c      	adds	r7, #12
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
	...

08002a00 <xTraceExtensionInitialize>:
		)

static TraceExtensionData_t *pxExtensionData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceExtensionInitialize(TraceExtensionData_t* const pxBuffer)
{
 8002a00:	b480      	push	{r7}
 8002a02:	b083      	sub	sp, #12
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);
	
	pxExtensionData = pxBuffer;
 8002a08:	4a09      	ldr	r2, [pc, #36]	@ (8002a30 <xTraceExtensionInitialize+0x30>)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	6013      	str	r3, [r2, #0]
	
	pxExtensionData->uxNextFreeExtensionEventId = TRC_EXTENSION_BASE_EVENT_ID;
 8002a0e:	4b08      	ldr	r3, [pc, #32]	@ (8002a30 <xTraceExtensionInitialize+0x30>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	22fd      	movs	r2, #253	@ 0xfd
 8002a14:	601a      	str	r2, [r3, #0]
	
	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_EXTENSION);
 8002a16:	4b07      	ldr	r3, [pc, #28]	@ (8002a34 <xTraceExtensionInitialize+0x34>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a1e:	4a05      	ldr	r2, [pc, #20]	@ (8002a34 <xTraceExtensionInitialize+0x34>)
 8002a20:	6013      	str	r3, [r2, #0]
	
	return TRC_SUCCESS;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	370c      	adds	r7, #12
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	20000228 	.word	0x20000228
 8002a34:	20003ce0 	.word	0x20003ce0

08002a38 <xTraceHardwarePortInitCortexM>:
#if (((TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M) || (TRC_CFG_HARDWARE_PORT == TRC_HARDWARE_PORT_ARM_Cortex_M_NRF_SD)) && (defined (__CORTEX_M) && (__CORTEX_M >= 0x03)))
#if (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)
#ifndef TRC_CFG_ARM_CM_USE_SYSTICK

void xTraceHardwarePortInitCortexM(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
	/* Make sure the DWT registers are unlocked, in case the debugger doesn't do this. */
	TRC_REG_ITM_LOCKACCESS = TRC_ITM_LOCKACCESS_UNLOCK;
 8002a3c:	4b13      	ldr	r3, [pc, #76]	@ (8002a8c <xTraceHardwarePortInitCortexM+0x54>)
 8002a3e:	4a14      	ldr	r2, [pc, #80]	@ (8002a90 <xTraceHardwarePortInitCortexM+0x58>)
 8002a40:	601a      	str	r2, [r3, #0]

	/* Make sure DWT is enabled is enabled, if supported */
	TRC_REG_DEMCR |= TRC_DEMCR_TRCENA;
 8002a42:	4b14      	ldr	r3, [pc, #80]	@ (8002a94 <xTraceHardwarePortInitCortexM+0x5c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a13      	ldr	r2, [pc, #76]	@ (8002a94 <xTraceHardwarePortInitCortexM+0x5c>)
 8002a48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a4c:	6013      	str	r3, [r2, #0]

	do
	{
		/* Verify that DWT is supported */
		if (TRC_REG_DEMCR == 0)
 8002a4e:	4b11      	ldr	r3, [pc, #68]	@ (8002a94 <xTraceHardwarePortInitCortexM+0x5c>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d103      	bne.n	8002a5e <xTraceHardwarePortInitCortexM+0x26>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			xTraceError(TRC_ERROR_DWT_NOT_SUPPORTED);
 8002a56:	2004      	movs	r0, #4
 8002a58:	f7fe fe5e 	bl	8001718 <xTraceError>
			break;
 8002a5c:	e013      	b.n	8002a86 <xTraceHardwarePortInitCortexM+0x4e>
		}

		/* Verify that DWT_CYCCNT is supported */
		if (TRC_REG_DWT_CTRL & TRC_DWT_CTRL_NOCYCCNT)
 8002a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a98 <xTraceHardwarePortInitCortexM+0x60>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d003      	beq.n	8002a72 <xTraceHardwarePortInitCortexM+0x3a>
			In that case, define the macro TRC_CFG_ARM_CM_USE_SYSTICK in your build
			to use SysTick timestamping instead, or define your own timestamping by
			setting TRC_CFG_HARDWARE_PORT to TRC_HARDWARE_PORT_APPLICATION_DEFINED
			and make the necessary definitions, as explained in trcHardwarePort.h.*/

			xTraceError(TRC_ERROR_DWT_CYCCNT_NOT_SUPPORTED);
 8002a6a:	2005      	movs	r0, #5
 8002a6c:	f7fe fe54 	bl	8001718 <xTraceError>
			break;
 8002a70:	e009      	b.n	8002a86 <xTraceHardwarePortInitCortexM+0x4e>
		}

		/* Reset the cycle counter */
		TRC_REG_DWT_CYCCNT = 0;
 8002a72:	4b0a      	ldr	r3, [pc, #40]	@ (8002a9c <xTraceHardwarePortInitCortexM+0x64>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]

		/* Enable the cycle counter */
		TRC_REG_DWT_CTRL |= TRC_DWT_CTRL_CYCCNTENA;
 8002a78:	4b07      	ldr	r3, [pc, #28]	@ (8002a98 <xTraceHardwarePortInitCortexM+0x60>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a06      	ldr	r2, [pc, #24]	@ (8002a98 <xTraceHardwarePortInitCortexM+0x60>)
 8002a7e:	f043 0301 	orr.w	r3, r3, #1
 8002a82:	6013      	str	r3, [r2, #0]

	} while (0);	/* breaks above jump here */
}
 8002a84:	bf00      	nop
 8002a86:	bf00      	nop
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	e0001fb0 	.word	0xe0001fb0
 8002a90:	c5acce55 	.word	0xc5acce55
 8002a94:	e000edfc 	.word	0xe000edfc
 8002a98:	e0001000 	.word	0xe0001000
 8002a9c:	e0001004 	.word	0xe0001004

08002aa0 <xTraceHeapCreate>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING) && (TRC_USE_HEAPS == 1)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceHeapCreate(const char *szName, TraceUnsignedBaseType_t uxCurrent, TraceUnsignedBaseType_t uxHighWaterMark, TraceUnsignedBaseType_t uxMax, TraceHeapHandle_t *pxHeapHandle)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b08c      	sub	sp, #48	@ 0x30
 8002aa4:	af04      	add	r7, sp, #16
 8002aa6:	60f8      	str	r0, [r7, #12]
 8002aa8:	60b9      	str	r1, [r7, #8]
 8002aaa:	607a      	str	r2, [r7, #4]
 8002aac:	603b      	str	r3, [r7, #0]
	TraceUnsignedBaseType_t uxStates[3];

	uxStates[TRC_HEAP_STATE_INDEX_CURRENT] = uxCurrent;
 8002aae:	68bb      	ldr	r3, [r7, #8]
 8002ab0:	617b      	str	r3, [r7, #20]
	uxStates[TRC_HEAP_STATE_INDEX_HIGHWATERMARK] = uxHighWaterMark;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	61bb      	str	r3, [r7, #24]
	uxStates[TRC_HEAP_STATE_INDEX_MAX] = uxMax;
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	61fb      	str	r3, [r7, #28]

	return xTraceObjectRegisterInternal(PSF_EVENT_HEAP_CREATE, (void*)0, szName, 3u, uxStates, TRC_ENTRY_OPTION_HEAP, (TraceObjectHandle_t*)pxHeapHandle);
 8002aba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002abc:	9302      	str	r3, [sp, #8]
 8002abe:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8002ac2:	9301      	str	r3, [sp, #4]
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	9300      	str	r3, [sp, #0]
 8002aca:	2303      	movs	r3, #3
 8002acc:	68fa      	ldr	r2, [r7, #12]
 8002ace:	2100      	movs	r1, #0
 8002ad0:	20f2      	movs	r0, #242	@ 0xf2
 8002ad2:	f000 f96d 	bl	8002db0 <xTraceObjectRegisterInternal>
 8002ad6:	4603      	mov	r3, r0
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3720      	adds	r7, #32
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}

08002ae0 <xTraceHeapAlloc>:

traceResult xTraceHeapAlloc(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	60f8      	str	r0, [r7, #12]
 8002ae8:	60b9      	str	r1, [r7, #8]
 8002aea:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent, uxHighWaterMark;
	
	if (xHeapHandle == 0)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <xTraceHeapAlloc+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e024      	b.n	8002b40 <xTraceHeapAlloc+0x60>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d015      	beq.n	8002b28 <xTraceHeapAlloc+0x48>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, &uxHighWaterMark) == TRC_SUCCESS);
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	613b      	str	r3, [r7, #16]

		uxCurrent += uxSize;
 8002b08:	697a      	ldr	r2, [r7, #20]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	617b      	str	r3, [r7, #20]

		if (uxCurrent > uxHighWaterMark)
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	693b      	ldr	r3, [r7, #16]
 8002b14:	429a      	cmp	r2, r3
 8002b16:	d904      	bls.n	8002b22 <xTraceHeapAlloc+0x42>
		{
			uxHighWaterMark = uxCurrent;
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	613b      	str	r3, [r7, #16]
			/* This should never fail */
			TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_HIGHWATERMARK, uxHighWaterMark) == TRC_SUCCESS);
 8002b1c:	693a      	ldr	r2, [r7, #16]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	609a      	str	r2, [r3, #8]
		}

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_MALLOC : PSF_EVENT_MALLOC_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <xTraceHeapAlloc+0x52>
 8002b2e:	2338      	movs	r3, #56	@ 0x38
 8002b30:	e000      	b.n	8002b34 <xTraceHeapAlloc+0x54>
 8002b32:	23e9      	movs	r3, #233	@ 0xe9
 8002b34:	68b9      	ldr	r1, [r7, #8]
 8002b36:	687a      	ldr	r2, [r7, #4]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7fe ffa5 	bl	8001a88 <xTraceEventCreate2>

	return TRC_SUCCESS;
 8002b3e:	2300      	movs	r3, #0
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <xTraceHeapFree>:

traceResult xTraceHeapFree(TraceHeapHandle_t xHeapHandle, void *pvAddress, TraceUnsignedBaseType_t uxSize)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b086      	sub	sp, #24
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	60f8      	str	r0, [r7, #12]
 8002b50:	60b9      	str	r1, [r7, #8]
 8002b52:	607a      	str	r2, [r7, #4]
	TraceUnsignedBaseType_t uxCurrent;

	if (xHeapHandle == 0)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d101      	bne.n	8002b5e <xTraceHeapFree+0x16>
	{
		/* This can happen */
		return TRC_FAIL;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e018      	b.n	8002b90 <xTraceHeapFree+0x48>
	}

	/* If the address is null we assume this was a failed alloc attempt */
	if (pvAddress != (void*)0)
 8002b5e:	68bb      	ldr	r3, [r7, #8]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d009      	beq.n	8002b78 <xTraceHeapFree+0x30>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, &uxCurrent) == TRC_SUCCESS);
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	617b      	str	r3, [r7, #20]

		uxCurrent -= uxSize;
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	617b      	str	r3, [r7, #20]

		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xHeapHandle, TRC_HEAP_STATE_INDEX_CURRENT, uxCurrent) == TRC_SUCCESS);
 8002b72:	697a      	ldr	r2, [r7, #20]
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	605a      	str	r2, [r3, #4]
	}

	(void)xTraceEventCreate2((pvAddress != (void*)0) ? PSF_EVENT_FREE : PSF_EVENT_FREE_FAILED, (TraceUnsignedBaseType_t)pvAddress, uxSize);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8002b78:	68bb      	ldr	r3, [r7, #8]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <xTraceHeapFree+0x3a>
 8002b7e:	2339      	movs	r3, #57	@ 0x39
 8002b80:	e000      	b.n	8002b84 <xTraceHeapFree+0x3c>
 8002b82:	23ea      	movs	r3, #234	@ 0xea
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	4618      	mov	r0, r3
 8002b8a:	f7fe ff7d 	bl	8001a88 <xTraceEventCreate2>

	return TRC_SUCCESS;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3718      	adds	r7, #24
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <xTraceISRInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceISRData_t* pxTraceISRData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceISRInitialize(TraceISRData_t *pxBuffer)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b087      	sub	sp, #28
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
	uint32_t uiStackIndex;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceISRData = pxBuffer;
 8002ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8002c10 <xTraceISRInitialize+0x78>)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6013      	str	r3, [r2, #0]

	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]
 8002baa:	e020      	b.n	8002bee <xTraceISRInitialize+0x56>
	{
		TraceISRCoreData_t* pxCoreData = &pxTraceISRData->cores[uiCoreIndex];
 8002bac:	4b18      	ldr	r3, [pc, #96]	@ (8002c10 <xTraceISRInitialize+0x78>)
 8002bae:	6819      	ldr	r1, [r3, #0]
 8002bb0:	697a      	ldr	r2, [r7, #20]
 8002bb2:	4613      	mov	r3, r2
 8002bb4:	009b      	lsls	r3, r3, #2
 8002bb6:	4413      	add	r3, r2
 8002bb8:	00db      	lsls	r3, r3, #3
 8002bba:	440b      	add	r3, r1
 8002bbc:	60fb      	str	r3, [r7, #12]

		/* Initialize ISR stack */
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	e007      	b.n	8002bd4 <xTraceISRInitialize+0x3c>
		{
			pxCoreData->handleStack[uiStackIndex] = 0;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	2100      	movs	r1, #0
 8002bca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		for (uiStackIndex = 0u; uiStackIndex < (uint32_t)(TRC_CFG_MAX_ISR_NESTING); uiStackIndex++)
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	3301      	adds	r3, #1
 8002bd2:	613b      	str	r3, [r7, #16]
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	2b07      	cmp	r3, #7
 8002bd8:	d9f4      	bls.n	8002bc4 <xTraceISRInitialize+0x2c>
		}
		
		pxCoreData->stackIndex = -1;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8002be0:	621a      	str	r2, [r3, #32]
		pxCoreData->isPendingContextSwitch = 0u;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	625a      	str	r2, [r3, #36]	@ 0x24
	for (uiCoreIndex = 0u; uiCoreIndex < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreIndex++)
 8002be8:	697b      	ldr	r3, [r7, #20]
 8002bea:	3301      	adds	r3, #1
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d0db      	beq.n	8002bac <xTraceISRInitialize+0x14>
	}
	
	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_ISR);
 8002bf4:	4b07      	ldr	r3, [pc, #28]	@ (8002c14 <xTraceISRInitialize+0x7c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002bfc:	4a05      	ldr	r2, [pc, #20]	@ (8002c14 <xTraceISRInitialize+0x7c>)
 8002bfe:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	371c      	adds	r7, #28
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	2000022c 	.word	0x2000022c
 8002c14:	20003ce0 	.word	0x20003ce0

08002c18 <xTraceKernelPortInitialize>:
static TraceKernelPortData_t* pxKernelPortData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

#define TRC_PORT_MALLOC(size) pvPortMalloc(size)

traceResult xTraceKernelPortInitialize(TraceKernelPortDataBuffer_t* pxBuffer)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b083      	sub	sp, #12
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
	TRC_ASSERT_EQUAL_SIZE(TraceKernelPortDataBuffer_t, TraceKernelPortData_t);
	
	if (pxBuffer == 0)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <xTraceKernelPortInitialize+0x12>
	{
		return TRC_FAIL;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e00b      	b.n	8002c42 <xTraceKernelPortInitialize+0x2a>
	}
	
	pxKernelPortData = (TraceKernelPortData_t*)pxBuffer;
 8002c2a:	4a09      	ldr	r2, [pc, #36]	@ (8002c50 <xTraceKernelPortInitialize+0x38>)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6013      	str	r3, [r2, #0]

	pxKernelPortData->xSystemHeapHandle = 0;
 8002c30:	4b07      	ldr	r3, [pc, #28]	@ (8002c50 <xTraceKernelPortInitialize+0x38>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2200      	movs	r2, #0
 8002c36:	601a      	str	r2, [r3, #0]
	pxKernelPortData->xTzCtrlHandle = 0;
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <xTraceKernelPortInitialize+0x38>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	605a      	str	r2, [r3, #4]
	
	return TRC_SUCCESS;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	370c      	adds	r7, #12
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr
 8002c4e:	bf00      	nop
 8002c50:	200006d8 	.word	0x200006d8

08002c54 <xTraceKernelPortEnable>:

traceResult xTraceKernelPortEnable(void)
{
 8002c54:	b590      	push	{r4, r7, lr}
 8002c56:	b085      	sub	sp, #20
 8002c58:	af04      	add	r7, sp, #16
		xTraceEntrySetOptions(xIdleHandle, TRC_ENTRY_OPTION_IDLE_NAME);
	}
#endif
	
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
	if (pxKernelPortData->xSystemHeapHandle == 0)
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <xTraceKernelPortEnable+0x70>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d109      	bne.n	8002c78 <xTraceKernelPortEnable+0x24>
	{
#if defined(configTOTAL_HEAP_SIZE)
		xTraceHeapCreate("System Heap", 0, 0, configTOTAL_HEAP_SIZE, &pxKernelPortData->xSystemHeapHandle);
 8002c64:	4b17      	ldr	r3, [pc, #92]	@ (8002cc4 <xTraceKernelPortEnable+0x70>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8002c6e:	2200      	movs	r2, #0
 8002c70:	2100      	movs	r1, #0
 8002c72:	4815      	ldr	r0, [pc, #84]	@ (8002cc8 <xTraceKernelPortEnable+0x74>)
 8002c74:	f7ff ff14 	bl	8002aa0 <xTraceHeapCreate>
		xTraceHeapCreate("System Heap", 0, 0, (TRC_CFG_TOTAL_HEAP_SIZE), &pxKernelPortData->xSystemHeapHandle);
#endif
	}
#endif
	
	if (pxKernelPortData->xTzCtrlHandle == 0)
 8002c78:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <xTraceKernelPortEnable+0x70>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d11a      	bne.n	8002cb8 <xTraceKernelPortEnable+0x64>
	{
		/* Creates the TzCtrl task - receives trace commands (start, stop, ...) */
#if defined(configSUPPORT_STATIC_ALLOCATION) && (configSUPPORT_STATIC_ALLOCATION == 1)
		pxKernelPortData->xTzCtrlHandle = xTaskCreateStatic(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, stackTzCtrl, &tcbTzCtrl);
 8002c82:	4b10      	ldr	r3, [pc, #64]	@ (8002cc4 <xTraceKernelPortEnable+0x70>)
 8002c84:	681c      	ldr	r4, [r3, #0]
 8002c86:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <xTraceKernelPortEnable+0x78>)
 8002c88:	9302      	str	r3, [sp, #8]
 8002c8a:	4b11      	ldr	r3, [pc, #68]	@ (8002cd0 <xTraceKernelPortEnable+0x7c>)
 8002c8c:	9301      	str	r3, [sp, #4]
 8002c8e:	2301      	movs	r3, #1
 8002c90:	9300      	str	r3, [sp, #0]
 8002c92:	2300      	movs	r3, #0
 8002c94:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c98:	490e      	ldr	r1, [pc, #56]	@ (8002cd4 <xTraceKernelPortEnable+0x80>)
 8002c9a:	480f      	ldr	r0, [pc, #60]	@ (8002cd8 <xTraceKernelPortEnable+0x84>)
 8002c9c:	f007 f872 	bl	8009d84 <xTaskCreateStatic>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	6063      	str	r3, [r4, #4]
#else
		xTaskCreate(TzCtrl, STRING_CAST("TzCtrl"), TRC_CFG_CTRL_TASK_STACK_SIZE, 0, TRC_CFG_CTRL_TASK_PRIORITY, &pxKernelPortData->xTzCtrlHandle);
#endif

		if (pxKernelPortData->xTzCtrlHandle == 0)
 8002ca4:	4b07      	ldr	r3, [pc, #28]	@ (8002cc4 <xTraceKernelPortEnable+0x70>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d104      	bne.n	8002cb8 <xTraceKernelPortEnable+0x64>
		{
			xTraceError(TRC_ERROR_TZCTRLTASK_NOT_CREATED);
 8002cae:	2006      	movs	r0, #6
 8002cb0:	f7fe fd32 	bl	8001718 <xTraceError>

			return TRC_FAIL;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e000      	b.n	8002cba <xTraceKernelPortEnable+0x66>
		}
	}
	
	return TRC_SUCCESS;
 8002cb8:	2300      	movs	r3, #0
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3704      	adds	r7, #4
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd90      	pop	{r4, r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	200006d8 	.word	0x200006d8
 8002cc8:	08010bb0 	.word	0x08010bb0
 8002ccc:	20000630 	.word	0x20000630
 8002cd0:	20000230 	.word	0x20000230
 8002cd4:	08010bbc 	.word	0x08010bbc
 8002cd8:	08002cdd 	.word	0x08002cdd

08002cdc <TzCtrl>:

static portTASK_FUNCTION(TzCtrl, pvParameters)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b082      	sub	sp, #8
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
	(void)pvParameters;

	while (1)
	{
		xTraceTzCtrl();
 8002ce4:	f000 fd30 	bl	8003748 <xTraceTzCtrl>

		vTaskDelay(TRC_CFG_CTRL_TASK_DELAY);
 8002ce8:	200a      	movs	r0, #10
 8002cea:	f007 faa1 	bl	800a230 <vTaskDelay>
		xTraceTzCtrl();
 8002cee:	bf00      	nop
 8002cf0:	e7f8      	b.n	8002ce4 <TzCtrl+0x8>
	...

08002cf4 <xTraceKernelPortGetSystemHeapHandle>:
#endif

#endif

TraceHeapHandle_t xTraceKernelPortGetSystemHeapHandle(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
	return pxKernelPortData->xSystemHeapHandle;
 8002cf8:	4b03      	ldr	r3, [pc, #12]	@ (8002d08 <xTraceKernelPortGetSystemHeapHandle+0x14>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	200006d8 	.word	0x200006d8

08002d0c <xTraceMultiCoreEventBufferInitialize>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

traceResult xTraceMultiCoreEventBufferInitialize(TraceMultiCoreEventBuffer_t* const pxTraceMultiCoreEventBuffer, uint32_t uiOptions,
	uint8_t* puiBuffer, uint32_t uiSize)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b086      	sub	sp, #24
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
 8002d18:	603b      	str	r3, [r7, #0]
	TRC_ASSERT(pxTraceMultiCoreEventBuffer != (void*)0);

	/* This should never fail */
	TRC_ASSERT(puiBuffer != (void*)0);

	uiBufferSizePerCore = ((uiSize / (uint32_t)(TRC_CFG_CORE_COUNT)) / sizeof(TraceUnsignedBaseType_t)) * sizeof(TraceUnsignedBaseType_t); /* BaseType aligned */
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	f023 0303 	bic.w	r3, r3, #3
 8002d20:	613b      	str	r3, [r7, #16]

	/* This should never fail */
	TRC_ASSERT(uiBufferSizePerCore != 0u);

	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8002d22:	2300      	movs	r3, #0
 8002d24:	617b      	str	r3, [r7, #20]
 8002d26:	e021      	b.n	8002d6c <xTraceMultiCoreEventBufferInitialize+0x60>
	{
		/* Set the event buffer pointers to point into the allocated space we have been given, this ensures
		 * a flat memory layout necessary for usage in streaming snaphot. */
		pxTraceMultiCoreEventBuffer->xEventBuffer[i] = (TraceEventBuffer_t*)(&puiBuffer[i * uiBufferSizePerCore]); /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/ /*cstat !MISRAC2004-17.4_b We need to access a spcific point in the buffer*/
 8002d28:	697b      	ldr	r3, [r7, #20]
 8002d2a:	693a      	ldr	r2, [r7, #16]
 8002d2c:	fb02 f303 	mul.w	r3, r2, r3
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	18d1      	adds	r1, r2, r3
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		/* Initialize the event buffer structure with its memory buffer placed following its own structure data. */
		/* We need to check this */
		if (xTraceEventBufferInitialize(pxTraceMultiCoreEventBuffer->xEventBuffer[i], uiOptions,
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	697a      	ldr	r2, [r7, #20]
 8002d40:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
			&puiBuffer[(i * uiBufferSizePerCore) + sizeof(TraceEventBuffer_t)], /*cstat !MISRAC2004-17.4_b We need to access a specific point in the buffer*/
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	332c      	adds	r3, #44	@ 0x2c
		if (xTraceEventBufferInitialize(pxTraceMultiCoreEventBuffer->xEventBuffer[i], uiOptions,
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	441a      	add	r2, r3
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	3b2c      	subs	r3, #44	@ 0x2c
 8002d56:	68b9      	ldr	r1, [r7, #8]
 8002d58:	f7ff fca0 	bl	800269c <xTraceEventBufferInitialize>
 8002d5c:	4603      	mov	r3, r0
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d101      	bne.n	8002d66 <xTraceMultiCoreEventBufferInitialize+0x5a>
			uiBufferSizePerCore - sizeof(TraceEventBuffer_t)) == TRC_FAIL)
		{
			return TRC_FAIL;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e006      	b.n	8002d74 <xTraceMultiCoreEventBufferInitialize+0x68>
	for (i = 0u; i < (uint32_t)(TRC_CFG_CORE_COUNT); i++)
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	617b      	str	r3, [r7, #20]
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d0da      	beq.n	8002d28 <xTraceMultiCoreEventBufferInitialize+0x1c>
		}
	}

	return TRC_SUCCESS;
 8002d72:	2300      	movs	r3, #0
}
 8002d74:	4618      	mov	r0, r3
 8002d76:	3718      	adds	r7, #24
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	bd80      	pop	{r7, pc}

08002d7c <xTraceMultiCoreEventBufferClear>:

	return TRC_SUCCESS;
}

traceResult xTraceMultiCoreEventBufferClear(const TraceMultiCoreEventBuffer_t* const pxTraceMultiCoreEventBuffer)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
	uint32_t uiCoreId;

	/* This should never fail */
	TRC_ASSERT(pxTraceMultiCoreEventBuffer != (void*)0);

	for (uiCoreId = 0u; uiCoreId < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreId++)
 8002d84:	2300      	movs	r3, #0
 8002d86:	60fb      	str	r3, [r7, #12]
 8002d88:	e009      	b.n	8002d9e <xTraceMultiCoreEventBufferClear+0x22>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEventBufferClear(pxTraceMultiCoreEventBuffer->xEventBuffer[uiCoreId]) == TRC_SUCCESS);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7ff fe18 	bl	80029c8 <xTraceEventBufferClear>
	for (uiCoreId = 0u; uiCoreId < (uint32_t)(TRC_CFG_CORE_COUNT); uiCoreId++)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3301      	adds	r3, #1
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0f2      	beq.n	8002d8a <xTraceMultiCoreEventBufferClear+0xe>
	}

	return TRC_SUCCESS;
 8002da4:	2300      	movs	r3, #0
}
 8002da6:	4618      	mov	r0, r3
 8002da8:	3710      	adds	r7, #16
 8002daa:	46bd      	mov	sp, r7
 8002dac:	bd80      	pop	{r7, pc}
	...

08002db0 <xTraceObjectRegisterInternal>:
#define TRC_SEND_NAME_ONLY_ON_DELETE 0
#endif

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterInternal(uint32_t uiEventCode, void* const pvObject, const char* szName, TraceUnsignedBaseType_t uxStateCount, const TraceUnsignedBaseType_t uxStates[], TraceUnsignedBaseType_t uxOptions, TraceObjectHandle_t* pxObjectHandle)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b090      	sub	sp, #64	@ 0x40
 8002db4:	af02      	add	r7, sp, #8
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002dbe:	f3ef 8310 	mrs	r3, PRIMASK
 8002dc2:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002dc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
	TRC_ASSERT(pxObjectHandle != (void*)0);

	/* This should never fail */
	TRC_ASSERT(uxStateCount <= (uint32_t)(TRC_ENTRY_TABLE_STATE_COUNT));

	TRACE_ENTER_CRITICAL_SECTION();
 8002dc6:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dc8:	2301      	movs	r3, #1
 8002dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002dce:	f383 8810 	msr	PRIMASK, r3
}
 8002dd2:	bf00      	nop

	if (pvObject != (void*)0)
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d01a      	beq.n	8002e10 <xTraceObjectRegisterInternal+0x60>
	{
		/* An address was supplied */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 8002dda:	f107 0318 	add.w	r3, r7, #24
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fb40 	bl	8001464 <xTraceEntryCreate>
 8002de4:	4603      	mov	r3, r0
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d104      	bne.n	8002df4 <xTraceObjectRegisterInternal+0x44>
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	68ba      	ldr	r2, [r7, #8]
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	2300      	movs	r3, #0
 8002df2:	e000      	b.n	8002df6 <xTraceObjectRegisterInternal+0x46>
 8002df4:	2301      	movs	r3, #1
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d007      	beq.n	8002e0a <xTraceObjectRegisterInternal+0x5a>
 8002dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dfc:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e00:	f383 8810 	msr	PRIMASK, r3
}
 8002e04:	bf00      	nop
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e080      	b.n	8002f0c <xTraceObjectRegisterInternal+0x15c>
		}
		
		pvAddress = pvObject;
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	617b      	str	r3, [r7, #20]
 8002e0e:	e012      	b.n	8002e36 <xTraceObjectRegisterInternal+0x86>
	}
	else
	{
		/* No address was supplied */
		if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 8002e10:	f107 0318 	add.w	r3, r7, #24
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7fe fb25 	bl	8001464 <xTraceEntryCreate>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2b01      	cmp	r3, #1
 8002e1e:	d107      	bne.n	8002e30 <xTraceObjectRegisterInternal+0x80>
 8002e20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e22:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e24:	6a3b      	ldr	r3, [r7, #32]
 8002e26:	f383 8810 	msr	PRIMASK, r3
}
 8002e2a:	bf00      	nop
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	e06d      	b.n	8002f0c <xTraceObjectRegisterInternal+0x15c>
		}

		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress(xEntryHandle, &pvAddress) == TRC_SUCCESS);
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	617b      	str	r3, [r7, #20]
	}

	for (i = 0u; i < uxStateCount; i++)
 8002e36:	2300      	movs	r3, #0
 8002e38:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e3a:	e00c      	b.n	8002e56 <xTraceObjectRegisterInternal+0xa6>
	{
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetState(xEntryHandle, (uint32_t)i, uxStates[i]) == TRC_SUCCESS);
 8002e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002e42:	4413      	add	r3, r2
 8002e44:	69b9      	ldr	r1, [r7, #24]
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e4a:	009b      	lsls	r3, r3, #2
 8002e4c:	440b      	add	r3, r1
 8002e4e:	605a      	str	r2, [r3, #4]
	for (i = 0u; i < uxStateCount; i++)
 8002e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e52:	3301      	adds	r3, #1
 8002e54:	637b      	str	r3, [r7, #52]	@ 0x34
 8002e56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d3ee      	bcc.n	8002e3c <xTraceObjectRegisterInternal+0x8c>
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetOptions(xEntryHandle, (uint32_t)uxOptions) == TRC_SUCCESS);
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	6919      	ldr	r1, [r3, #16]
 8002e62:	69bb      	ldr	r3, [r7, #24]
 8002e64:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002e66:	430a      	orrs	r2, r1
 8002e68:	611a      	str	r2, [r3, #16]

	*pxObjectHandle = (TraceObjectHandle_t)xEntryHandle;
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e6e:	601a      	str	r2, [r3, #0]
 8002e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e72:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e74:	69fb      	ldr	r3, [r7, #28]
 8002e76:	f383 8810 	msr	PRIMASK, r3
}
 8002e7a:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	if ((szName != (void*)0) && (szName[0] != (char)0)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d008      	beq.n	8002e94 <xTraceObjectRegisterInternal+0xe4>
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d004      	beq.n	8002e94 <xTraceObjectRegisterInternal+0xe4>
	{
		/* Not a null or empty string */
		/* This will set the symbol and create an event for it */
		/* This should never fail */
		TRC_ASSERT_ALWAYS_EVALUATE(xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName) == TRC_SUCCESS);
 8002e8a:	69bb      	ldr	r3, [r7, #24]
 8002e8c:	6879      	ldr	r1, [r7, #4]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f000 f840 	bl	8002f14 <xTraceObjectSetName>
	}

	switch (uxStateCount)
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	2b03      	cmp	r3, #3
 8002e98:	d835      	bhi.n	8002f06 <xTraceObjectRegisterInternal+0x156>
 8002e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002ea0 <xTraceObjectRegisterInternal+0xf0>)
 8002e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea0:	08002eb1 	.word	0x08002eb1
 8002ea4:	08002ebd 	.word	0x08002ebd
 8002ea8:	08002ecf 	.word	0x08002ecf
 8002eac:	08002ee5 	.word	0x08002ee5
	{
		case 0:
			xTraceEventCreate1(uiEventCode, (TraceUnsignedBaseType_t)pvAddress);
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	4619      	mov	r1, r3
 8002eb4:	68f8      	ldr	r0, [r7, #12]
 8002eb6:	f7fe fd67 	bl	8001988 <xTraceEventCreate1>
			break;
 8002eba:	e026      	b.n	8002f0a <xTraceObjectRegisterInternal+0x15a>
		case 1:
			xTraceEventCreate2(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0]);
 8002ebc:	697b      	ldr	r3, [r7, #20]
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	68f8      	ldr	r0, [r7, #12]
 8002ec8:	f7fe fdde 	bl	8001a88 <xTraceEventCreate2>
			break;
 8002ecc:	e01d      	b.n	8002f0a <xTraceObjectRegisterInternal+0x15a>
		case 2:
			xTraceEventCreate3(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1]);
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ed8:	3304      	adds	r3, #4
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	68f8      	ldr	r0, [r7, #12]
 8002ede:	f7fe fe57 	bl	8001b90 <xTraceEventCreate3>
			break;
 8002ee2:	e012      	b.n	8002f0a <xTraceObjectRegisterInternal+0x15a>
		case 3:
			xTraceEventCreate4(uiEventCode, (TraceUnsignedBaseType_t)pvAddress, uxStates[0], uxStates[1], uxStates[2]);
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eea:	681a      	ldr	r2, [r3, #0]
 8002eec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002eee:	3304      	adds	r3, #4
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002ef4:	3308      	adds	r3, #8
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	9300      	str	r3, [sp, #0]
 8002efa:	460b      	mov	r3, r1
 8002efc:	4601      	mov	r1, r0
 8002efe:	68f8      	ldr	r0, [r7, #12]
 8002f00:	f7fe fece 	bl	8001ca0 <xTraceEventCreate4>
			break;
 8002f04:	e001      	b.n	8002f0a <xTraceObjectRegisterInternal+0x15a>
		default:
			return TRC_FAIL;
 8002f06:	2301      	movs	r3, #1
 8002f08:	e000      	b.n	8002f0c <xTraceObjectRegisterInternal+0x15c>
			break;
	}

	return TRC_SUCCESS;
 8002f0a:	2300      	movs	r3, #0
}
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	3738      	adds	r7, #56	@ 0x38
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}

08002f14 <xTraceObjectSetName>:
	return xTraceEntryDelete(xObjectHandle);
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetName(TraceObjectHandle_t xObjectHandle, const char* szName)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
 8002f1c:	6039      	str	r1, [r7, #0]
	void* pvObject = (void*)0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	60fb      	str	r3, [r7, #12]
	uint32_t i;

    /* If asserts are disabled this variable will not get used, this stops warnings. */
	(void)pvObject;

	if (szName == (void*)0)
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <xTraceObjectSetName+0x18>
	{
		szName = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8002f28:	4b0f      	ldr	r3, [pc, #60]	@ (8002f68 <xTraceObjectSetName+0x54>)
 8002f2a:	603b      	str	r3, [r7, #0]
	}

	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntryGetAddress((TraceEntryHandle_t)xObjectHandle, &pvObject) == TRC_SUCCESS);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	60fb      	str	r3, [r7, #12]

	for (i = 0u; (szName[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8002f32:	2300      	movs	r3, #0
 8002f34:	617b      	str	r3, [r7, #20]
 8002f36:	e002      	b.n	8002f3e <xTraceObjectSetName+0x2a>
 8002f38:	697b      	ldr	r3, [r7, #20]
 8002f3a:	3301      	adds	r3, #1
 8002f3c:	617b      	str	r3, [r7, #20]
 8002f3e:	683a      	ldr	r2, [r7, #0]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	4413      	add	r3, r2
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d002      	beq.n	8002f50 <xTraceObjectSetName+0x3c>
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f4e:	d9f3      	bls.n	8002f38 <xTraceObjectSetName+0x24>

	uiLength = i;
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	613b      	str	r3, [r7, #16]
#if (TRC_SEND_NAME_ONLY_ON_DELETE == 0)
	/* Attempt to send name event now since we don't do it on delete events */
	(void)xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)pvObject, (TraceUnsignedBaseType_t*)szName, uiLength + 1); /* +1 for termination */
#endif /* (TRC_SEND_NAME_ONLY_ON_DELETE == 0) */

	return xTraceEntrySetSymbol((TraceEntryHandle_t)xObjectHandle, szName, uiLength);
 8002f54:	693a      	ldr	r2, [r7, #16]
 8002f56:	6839      	ldr	r1, [r7, #0]
 8002f58:	6878      	ldr	r0, [r7, #4]
 8002f5a:	f7fe fb0f 	bl	800157c <xTraceEntrySetSymbol>
 8002f5e:	4603      	mov	r3, r0
}
 8002f60:	4618      	mov	r0, r3
 8002f62:	3718      	adds	r7, #24
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	08010bc4 	.word	0x08010bc4

08002f6c <xTraceObjectRegisterWithoutHandle>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectRegisterWithoutHandle(uint32_t uiEventCode, void* pvObject, const char* szName, TraceUnsignedBaseType_t uxState)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b08a      	sub	sp, #40	@ 0x28
 8002f70:	af04      	add	r7, sp, #16
 8002f72:	60f8      	str	r0, [r7, #12]
 8002f74:	60b9      	str	r1, [r7, #8]
 8002f76:	607a      	str	r2, [r7, #4]
 8002f78:	603b      	str	r3, [r7, #0]
	TraceObjectHandle_t xObjectHandle;

	return xTraceObjectRegisterInternal(uiEventCode, pvObject, szName, 1u, &uxState, 0u, &xObjectHandle);
 8002f7a:	f107 0314 	add.w	r3, r7, #20
 8002f7e:	9302      	str	r3, [sp, #8]
 8002f80:	2300      	movs	r3, #0
 8002f82:	9301      	str	r3, [sp, #4]
 8002f84:	463b      	mov	r3, r7
 8002f86:	9300      	str	r3, [sp, #0]
 8002f88:	2301      	movs	r3, #1
 8002f8a:	687a      	ldr	r2, [r7, #4]
 8002f8c:	68b9      	ldr	r1, [r7, #8]
 8002f8e:	68f8      	ldr	r0, [r7, #12]
 8002f90:	f7ff ff0e 	bl	8002db0 <xTraceObjectRegisterInternal>
 8002f94:	4603      	mov	r3, r0
}
 8002f96:	4618      	mov	r0, r3
 8002f98:	3718      	adds	r7, #24
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}

08002f9e <xTraceObjectSetNameWithoutHandle>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceObjectSetNameWithoutHandle(void* pvObject, const char* szName)
{
 8002f9e:	b580      	push	{r7, lr}
 8002fa0:	b08a      	sub	sp, #40	@ 0x28
 8002fa2:	af00      	add	r7, sp, #0
 8002fa4:	6078      	str	r0, [r7, #4]
 8002fa6:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8002fa8:	f3ef 8310 	mrs	r3, PRIMASK
 8002fac:	61bb      	str	r3, [r7, #24]
  return(result);
 8002fae:	69bb      	ldr	r3, [r7, #24]
	TraceEntryHandle_t xEntryHandle;
	traceResult xResult;

	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fb6:	69fb      	ldr	r3, [r7, #28]
 8002fb8:	f383 8810 	msr	PRIMASK, r3
}
 8002fbc:	bf00      	nop

	if (xTraceEntryFind(pvObject, &xEntryHandle) == TRC_FAIL)
 8002fbe:	f107 030c 	add.w	r3, r7, #12
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	6878      	ldr	r0, [r7, #4]
 8002fc6:	f7fe faad 	bl	8001524 <xTraceEntryFind>
 8002fca:	4603      	mov	r3, r0
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d117      	bne.n	8003000 <xTraceObjectSetNameWithoutHandle+0x62>
	{
		/* No previous entry found. Create one. */
		if (xTraceEntryCreateWithAddress(pvObject, &xEntryHandle) == TRC_FAIL)
 8002fd0:	f107 030c 	add.w	r3, r7, #12
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f7fe fa45 	bl	8001464 <xTraceEntryCreate>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d104      	bne.n	8002fea <xTraceObjectSetNameWithoutHandle+0x4c>
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	601a      	str	r2, [r3, #0]
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	e000      	b.n	8002fec <xTraceObjectSetNameWithoutHandle+0x4e>
 8002fea:	2301      	movs	r3, #1
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d007      	beq.n	8003000 <xTraceObjectSetNameWithoutHandle+0x62>
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ff4:	697b      	ldr	r3, [r7, #20]
 8002ff6:	f383 8810 	msr	PRIMASK, r3
}
 8002ffa:	bf00      	nop
		{
			TRACE_EXIT_CRITICAL_SECTION();

			return TRC_FAIL;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e00c      	b.n	800301a <xTraceObjectSetNameWithoutHandle+0x7c>
		}
	}

	xResult = xTraceObjectSetName((TraceObjectHandle_t)xEntryHandle, szName);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	6839      	ldr	r1, [r7, #0]
 8003004:	4618      	mov	r0, r3
 8003006:	f7ff ff85 	bl	8002f14 <xTraceObjectSetName>
 800300a:	6238      	str	r0, [r7, #32]
 800300c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800300e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	f383 8810 	msr	PRIMASK, r3
}
 8003016:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 8003018:	6a3b      	ldr	r3, [r7, #32]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3728      	adds	r7, #40	@ 0x28
 800301e:	46bd      	mov	sp, r7
 8003020:	bd80      	pop	{r7, pc}
	...

08003024 <xTracePrintInitialize>:
static traceResult prvTraceVPrintF(const TraceStringHandle_t xChannel, const char* szFormat, uint32_t uiLength, uint32_t uiArgs, va_list* pxVariableList);

static TracePrintData_t *pxPrintData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTracePrintInitialize(TracePrintData_t *pxBuffer)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxPrintData = pxBuffer;
 800302c:	4a0b      	ldr	r2, [pc, #44]	@ (800305c <xTracePrintInitialize+0x38>)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	6013      	str	r3, [r2, #0]

	pxPrintData->defaultChannel = 0;
 8003032:	4b0a      	ldr	r3, [pc, #40]	@ (800305c <xTracePrintInitialize+0x38>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2200      	movs	r2, #0
 8003038:	601a      	str	r2, [r3, #0]
	pxPrintData->consoleChannel = 0;
 800303a:	4b08      	ldr	r3, [pc, #32]	@ (800305c <xTracePrintInitialize+0x38>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	2200      	movs	r2, #0
 8003040:	605a      	str	r2, [r3, #4]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_PRINT);
 8003042:	4b07      	ldr	r3, [pc, #28]	@ (8003060 <xTracePrintInitialize+0x3c>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800304a:	4a05      	ldr	r2, [pc, #20]	@ (8003060 <xTracePrintInitialize+0x3c>)
 800304c:	6013      	str	r3, [r2, #0]
	
	return TRC_SUCCESS;
 800304e:	2300      	movs	r3, #0
}
 8003050:	4618      	mov	r0, r3
 8003052:	370c      	adds	r7, #12
 8003054:	46bd      	mov	sp, r7
 8003056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305a:	4770      	bx	lr
 800305c:	200006dc 	.word	0x200006dc
 8003060:	20003ce0 	.word	0x20003ce0

08003064 <xTracePrint>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTracePrint(TraceStringHandle_t xChannel, const char* szString)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af02      	add	r7, sp, #8
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
	uint32_t uiLength;
	uint32_t i;
	
	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 800306e:	4b16      	ldr	r3, [pc, #88]	@ (80030c8 <xTracePrint+0x64>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <xTracePrint+0x1a>
	{
		return TRC_FAIL;
 800307a:	2301      	movs	r3, #1
 800307c:	e01f      	b.n	80030be <xTracePrint+0x5a>
	}

	if (szString == (void*)0)
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <xTracePrint+0x24>
	{
		szString = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 8003084:	4b11      	ldr	r3, [pc, #68]	@ (80030cc <xTracePrint+0x68>)
 8003086:	603b      	str	r3, [r7, #0]
	}

	for (i = 0u; (szString[i] != (char)0) && (i < 128u); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8003088:	2300      	movs	r3, #0
 800308a:	60fb      	str	r3, [r7, #12]
 800308c:	e002      	b.n	8003094 <xTracePrint+0x30>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	3301      	adds	r3, #1
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	683a      	ldr	r2, [r7, #0]
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	4413      	add	r3, r2
 800309a:	781b      	ldrb	r3, [r3, #0]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d002      	beq.n	80030a6 <xTracePrint+0x42>
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2b7f      	cmp	r3, #127	@ 0x7f
 80030a4:	d9f3      	bls.n	800308e <xTracePrint+0x2a>

	uiLength = i + 1u; /* Null termination */
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	3301      	adds	r3, #1
 80030aa:	60bb      	str	r3, [r7, #8]

	return prvTraceVPrintF(xChannel, szString, uiLength, 0u, (va_list*)0);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 Suppress conversion of pointer to integer check*/ /*cstat !MISRAC2012-Rule-11.9 Suppress NULL recommendation*/
 80030ac:	2300      	movs	r3, #0
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	2300      	movs	r3, #0
 80030b2:	68ba      	ldr	r2, [r7, #8]
 80030b4:	6839      	ldr	r1, [r7, #0]
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f880 	bl	80031bc <prvTraceVPrintF>
 80030bc:	4603      	mov	r3, r0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd80      	pop	{r7, pc}
 80030c6:	bf00      	nop
 80030c8:	20003ce0 	.word	0x20003ce0
 80030cc:	08010bc8 	.word	0x08010bc8

080030d0 <xTracePrintF>:
	return xResult;
}

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-16.1 Suppress variable parameter count check*/
traceResult xTracePrintF(TraceStringHandle_t xChannel, const char* szFormat, ...)
{
 80030d0:	b40e      	push	{r1, r2, r3}
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b085      	sub	sp, #20
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	6078      	str	r0, [r7, #4]
	traceResult xResult;
	va_list xVariableList; /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/

	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 80030da:	4b0d      	ldr	r3, [pc, #52]	@ (8003110 <xTracePrintF+0x40>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d101      	bne.n	80030ea <xTracePrintF+0x1a>
	{
		return TRC_FAIL;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e00b      	b.n	8003102 <xTracePrintF+0x32>
	}

	va_start(xVariableList, szFormat);
 80030ea:	f107 0320 	add.w	r3, r7, #32
 80030ee:	60bb      	str	r3, [r7, #8]
	xResult = xTraceVPrintF(xChannel, szFormat, &xVariableList);
 80030f0:	f107 0308 	add.w	r3, r7, #8
 80030f4:	461a      	mov	r2, r3
 80030f6:	69f9      	ldr	r1, [r7, #28]
 80030f8:	6878      	ldr	r0, [r7, #4]
 80030fa:	f000 f80b 	bl	8003114 <xTraceVPrintF>
 80030fe:	60f8      	str	r0, [r7, #12]
	va_end(xVariableList);

	return xResult;
 8003100:	68fb      	ldr	r3, [r7, #12]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800310c:	b003      	add	sp, #12
 800310e:	4770      	bx	lr
 8003110:	20003ce0 	.word	0x20003ce0

08003114 <xTraceVPrintF>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/
traceResult xTraceVPrintF(TraceStringHandle_t xChannel, const char* szFormat, va_list* pxVariableList)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b08a      	sub	sp, #40	@ 0x28
 8003118:	af02      	add	r7, sp, #8
 800311a:	60f8      	str	r0, [r7, #12]
 800311c:	60b9      	str	r1, [r7, #8]
 800311e:	607a      	str	r2, [r7, #4]
	uint32_t i;
	uint32_t uiArgs = 0u;
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
	uint32_t uiLength;

	/* We need to check this */
	if (xTraceIsComponentInitialized(TRC_RECORDER_COMPONENT_PRINT) == 0U)
 8003124:	4b23      	ldr	r3, [pc, #140]	@ (80031b4 <xTraceVPrintF+0xa0>)
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d101      	bne.n	8003134 <xTraceVPrintF+0x20>
	{
		return TRC_FAIL;
 8003130:	2301      	movs	r3, #1
 8003132:	e03b      	b.n	80031ac <xTraceVPrintF+0x98>
	}

	if (szFormat == (void*)0)
 8003134:	68bb      	ldr	r3, [r7, #8]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d101      	bne.n	800313e <xTraceVPrintF+0x2a>
	{
		szFormat = ""; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 800313a:	4b1f      	ldr	r3, [pc, #124]	@ (80031b8 <xTraceVPrintF+0xa4>)
 800313c:	60bb      	str	r3, [r7, #8]
	}

	/* Count the number of arguments in the format string (e.g., %d) */
	for (i = 0u; (szFormat[i] != (char)0) && (i < 128u); i++) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2012-Rule-14.2 Suppress malformed for loop due to i being incremented inside*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 800313e:	2300      	movs	r3, #0
 8003140:	61fb      	str	r3, [r7, #28]
 8003142:	e01e      	b.n	8003182 <xTraceVPrintF+0x6e>
	{
		if (szFormat[i] == '%') /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 8003144:	68ba      	ldr	r2, [r7, #8]
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	4413      	add	r3, r2
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	2b25      	cmp	r3, #37	@ 0x25
 800314e:	d115      	bne.n	800317c <xTraceVPrintF+0x68>
		{
			if (szFormat[i + 1u] == (char)0) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	3301      	adds	r3, #1
 8003154:	68ba      	ldr	r2, [r7, #8]
 8003156:	4413      	add	r3, r2
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00d      	beq.n	800317a <xTraceVPrintF+0x66>
			{
				/* Found end of string, let for loop detect it */
				continue; /*cstat !MISRAC2004-14.5 Suppress continue usage check*/
			}

			if (szFormat[i + 1u] != '%') /*cstat !MISRAC2004-17.4_b We need to access a specific character in the string*/
 800315e:	69fb      	ldr	r3, [r7, #28]
 8003160:	3301      	adds	r3, #1
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	4413      	add	r3, r2
 8003166:	781b      	ldrb	r3, [r3, #0]
 8003168:	2b25      	cmp	r3, #37	@ 0x25
 800316a:	d002      	beq.n	8003172 <xTraceVPrintF+0x5e>
			{
				uiArgs++;        /* Found an argument */
 800316c:	69bb      	ldr	r3, [r7, #24]
 800316e:	3301      	adds	r3, #1
 8003170:	61bb      	str	r3, [r7, #24]
			}

			/* Move past format specifier or non-argument '%' */
			i++; /*cstat !MISRAC2004-13.6 Suppress i increment inside for loop check*/
 8003172:	69fb      	ldr	r3, [r7, #28]
 8003174:	3301      	adds	r3, #1
 8003176:	61fb      	str	r3, [r7, #28]
 8003178:	e000      	b.n	800317c <xTraceVPrintF+0x68>
				continue; /*cstat !MISRAC2004-14.5 Suppress continue usage check*/
 800317a:	bf00      	nop
	for (i = 0u; (szFormat[i] != (char)0) && (i < 128u); i++) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress char base type usage checks*/ /*cstat !MISRAC2012-Rule-14.2 Suppress malformed for loop due to i being incremented inside*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	3301      	adds	r3, #1
 8003180:	61fb      	str	r3, [r7, #28]
 8003182:	68ba      	ldr	r2, [r7, #8]
 8003184:	69fb      	ldr	r3, [r7, #28]
 8003186:	4413      	add	r3, r2
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b00      	cmp	r3, #0
 800318c:	d002      	beq.n	8003194 <xTraceVPrintF+0x80>
 800318e:	69fb      	ldr	r3, [r7, #28]
 8003190:	2b7f      	cmp	r3, #127	@ 0x7f
 8003192:	d9d7      	bls.n	8003144 <xTraceVPrintF+0x30>
		}
	}

	uiLength = i + 1u; /* Null termination */
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	3301      	adds	r3, #1
 8003198:	617b      	str	r3, [r7, #20]

	return prvTraceVPrintF(xChannel, szFormat, uiLength, uiArgs, pxVariableList);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	69bb      	ldr	r3, [r7, #24]
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	68b9      	ldr	r1, [r7, #8]
 80031a4:	68f8      	ldr	r0, [r7, #12]
 80031a6:	f000 f809 	bl	80031bc <prvTraceVPrintF>
 80031aa:	4603      	mov	r3, r0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3720      	adds	r7, #32
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	20003ce0 	.word	0x20003ce0
 80031b8:	08010bc8 	.word	0x08010bc8

080031bc <prvTraceVPrintF>:

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2012-Rule-17.1 Suppress stdarg usage check*/
static traceResult prvTraceVPrintF(TraceStringHandle_t xChannel, const char* szFormat, uint32_t uiLength, uint32_t uiArgs, va_list* pxVariableList)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b092      	sub	sp, #72	@ 0x48
 80031c0:	af06      	add	r7, sp, #24
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
 80031c8:	603b      	str	r3, [r7, #0]
	const uint32_t uiEventCode = PSF_EVENT_USER_EVENT + 1u + uiArgs; /* Add channel (1) */
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	3391      	adds	r3, #145	@ 0x91
 80031ce:	62bb      	str	r3, [r7, #40]	@ 0x28
	TraceUnsignedBaseType_t uxParam2;
	TraceUnsignedBaseType_t uxParam3;
	TraceUnsignedBaseType_t uxParam4;
	TraceUnsignedBaseType_t uxParam5;

	if (xChannel == 0)
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d113      	bne.n	80031fe <prvTraceVPrintF+0x42>
	{
		if (pxPrintData->defaultChannel == 0)
 80031d6:	4b73      	ldr	r3, [pc, #460]	@ (80033a4 <prvTraceVPrintF+0x1e8>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d10a      	bne.n	80031f6 <prvTraceVPrintF+0x3a>
		{
			/* Channel is not present */
			if (xTraceStringRegister("Default", &pxPrintData->defaultChannel) == TRC_FAIL)
 80031e0:	4b70      	ldr	r3, [pc, #448]	@ (80033a4 <prvTraceVPrintF+0x1e8>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4619      	mov	r1, r3
 80031e6:	4870      	ldr	r0, [pc, #448]	@ (80033a8 <prvTraceVPrintF+0x1ec>)
 80031e8:	f000 fbec 	bl	80039c4 <xTraceStringRegister>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b01      	cmp	r3, #1
 80031f0:	d101      	bne.n	80031f6 <prvTraceVPrintF+0x3a>
			{
				return TRC_FAIL;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e0d1      	b.n	800339a <prvTraceVPrintF+0x1de>
			}
		}

		xChannel = pxPrintData->defaultChannel; /*cstat !MISRAC2012-Rule-17.8 Suppress modified function parameter check*/
 80031f6:	4b6b      	ldr	r3, [pc, #428]	@ (80033a4 <prvTraceVPrintF+0x1e8>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	60fb      	str	r3, [r7, #12]
	}

	switch (uiArgs)
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	2b05      	cmp	r3, #5
 8003202:	f200 80c6 	bhi.w	8003392 <prvTraceVPrintF+0x1d6>
 8003206:	a201      	add	r2, pc, #4	@ (adr r2, 800320c <prvTraceVPrintF+0x50>)
 8003208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800320c:	08003225 	.word	0x08003225
 8003210:	08003235 	.word	0x08003235
 8003214:	08003257 	.word	0x08003257
 8003218:	0800328b 	.word	0x0800328b
 800321c:	080032d1 	.word	0x080032d1
 8003220:	08003329 	.word	0x08003329
	{
		case 0:
			xResult = xTraceEventCreateData1(uiEventCode, (TraceUnsignedBaseType_t)xChannel, (TraceUnsignedBaseType_t*)szFormat, uiLength);
 8003224:	68f9      	ldr	r1, [r7, #12]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	68ba      	ldr	r2, [r7, #8]
 800322a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800322c:	f7fe fe48 	bl	8001ec0 <xTraceEventCreateData1>
 8003230:	62f8      	str	r0, [r7, #44]	@ 0x2c
			break;
 8003232:	e0b1      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		case 1:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003234:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	1d19      	adds	r1, r3, #4
 800323a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800323c:	6011      	str	r1, [r2, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	627b      	str	r3, [r7, #36]	@ 0x24
			xResult = xTraceEventCreateData2(
 8003242:	68f9      	ldr	r1, [r7, #12]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	68bb      	ldr	r3, [r7, #8]
 800324a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800324c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800324e:	f7fe fed3 	bl	8001ff8 <xTraceEventCreateData2>
 8003252:	62f8      	str	r0, [r7, #44]	@ 0x2c
				(TraceUnsignedBaseType_t)xChannel,
				uxParam1,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8003254:	e0a0      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		case 2:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003256:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	1d19      	adds	r1, r3, #4
 800325c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800325e:	6011      	str	r1, [r2, #0]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003264:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	1d19      	adds	r1, r3, #4
 800326a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800326c:	6011      	str	r1, [r2, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	623b      	str	r3, [r7, #32]
			xResult = xTraceEventCreateData3(
 8003272:	68f9      	ldr	r1, [r7, #12]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	9301      	str	r3, [sp, #4]
 8003278:	68bb      	ldr	r3, [r7, #8]
 800327a:	9300      	str	r3, [sp, #0]
 800327c:	6a3b      	ldr	r3, [r7, #32]
 800327e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003280:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003282:	f7fe ff59 	bl	8002138 <xTraceEventCreateData3>
 8003286:	62f8      	str	r0, [r7, #44]	@ 0x2c
				uxParam1,
				uxParam2,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8003288:	e086      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		case 3:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 800328a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	1d19      	adds	r1, r3, #4
 8003290:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003292:	6011      	str	r1, [r2, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003298:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	1d19      	adds	r1, r3, #4
 800329e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032a0:	6011      	str	r1, [r2, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80032a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	1d19      	adds	r1, r3, #4
 80032ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032ae:	6011      	str	r1, [r2, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	61fb      	str	r3, [r7, #28]
			xResult = xTraceEventCreateData4(
 80032b4:	68f9      	ldr	r1, [r7, #12]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	9302      	str	r3, [sp, #8]
 80032ba:	68bb      	ldr	r3, [r7, #8]
 80032bc:	9301      	str	r3, [sp, #4]
 80032be:	69fb      	ldr	r3, [r7, #28]
 80032c0:	9300      	str	r3, [sp, #0]
 80032c2:	6a3b      	ldr	r3, [r7, #32]
 80032c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80032c8:	f7fe ffd8 	bl	800227c <xTraceEventCreateData4>
 80032cc:	62f8      	str	r0, [r7, #44]	@ 0x2c
				uxParam2,
				uxParam3,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 80032ce:	e063      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		case 4:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80032d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	1d19      	adds	r1, r3, #4
 80032d6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032d8:	6011      	str	r1, [r2, #0]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80032de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	1d19      	adds	r1, r3, #4
 80032e4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032e6:	6011      	str	r1, [r2, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80032ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	1d19      	adds	r1, r3, #4
 80032f2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80032f4:	6011      	str	r1, [r2, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	61fb      	str	r3, [r7, #28]
			uxParam4 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 80032fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	1d19      	adds	r1, r3, #4
 8003300:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003302:	6011      	str	r1, [r2, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	61bb      	str	r3, [r7, #24]
			xResult = xTraceEventCreateData5(
 8003308:	68f9      	ldr	r1, [r7, #12]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	9303      	str	r3, [sp, #12]
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	9302      	str	r3, [sp, #8]
 8003312:	69bb      	ldr	r3, [r7, #24]
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	9300      	str	r3, [sp, #0]
 800331a:	6a3b      	ldr	r3, [r7, #32]
 800331c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800331e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003320:	f7ff f852 	bl	80023c8 <xTraceEventCreateData5>
 8003324:	62f8      	str	r0, [r7, #44]	@ 0x2c
				uxParam3,
				uxParam4,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8003326:	e037      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		case 5:
			uxParam1 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	1d19      	adds	r1, r3, #4
 800332e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003330:	6011      	str	r1, [r2, #0]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	627b      	str	r3, [r7, #36]	@ 0x24
			uxParam2 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	1d19      	adds	r1, r3, #4
 800333c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800333e:	6011      	str	r1, [r2, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	623b      	str	r3, [r7, #32]
			uxParam3 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003344:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	1d19      	adds	r1, r3, #4
 800334a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800334c:	6011      	str	r1, [r2, #0]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	61fb      	str	r3, [r7, #28]
			uxParam4 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003352:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	1d19      	adds	r1, r3, #4
 8003358:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800335a:	6011      	str	r1, [r2, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	61bb      	str	r3, [r7, #24]
			uxParam5 = va_arg(*pxVariableList, TraceUnsignedBaseType_t);
 8003360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	1d19      	adds	r1, r3, #4
 8003366:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003368:	6011      	str	r1, [r2, #0]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	617b      	str	r3, [r7, #20]
			xResult = xTraceEventCreateData6(
 800336e:	68f9      	ldr	r1, [r7, #12]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	9304      	str	r3, [sp, #16]
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	9303      	str	r3, [sp, #12]
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	9302      	str	r3, [sp, #8]
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	6a3b      	ldr	r3, [r7, #32]
 8003386:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003388:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800338a:	f7ff f8c5 	bl	8002518 <xTraceEventCreateData6>
 800338e:	62f8      	str	r0, [r7, #44]	@ 0x2c
				uxParam4,
				uxParam5,
				(TraceUnsignedBaseType_t*)szFormat,
				uiLength
			);
			break;
 8003390:	e002      	b.n	8003398 <prvTraceVPrintF+0x1dc>
		default:
			xResult = TRC_FAIL;
 8003392:	2301      	movs	r3, #1
 8003394:	62fb      	str	r3, [r7, #44]	@ 0x2c
			break;
 8003396:	bf00      	nop
	}

	return xResult;
 8003398:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800339a:	4618      	mov	r0, r3
 800339c:	3730      	adds	r7, #48	@ 0x30
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	200006dc 	.word	0x200006dc
 80033a8:	08010bdc 	.word	0x08010bdc

080033ac <xTraceStaticBufferInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceStaticBufferTable_t *pxTraceStaticBufferTable TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceStaticBufferInitialize(TraceStaticBufferTable_t *pxBuffer)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceStaticBufferTable = pxBuffer;
 80033b4:	4a07      	ldr	r2, [pc, #28]	@ (80033d4 <xTraceStaticBufferInitialize+0x28>)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6013      	str	r3, [r2, #0]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_STATIC_BUFFER);
 80033ba:	4b07      	ldr	r3, [pc, #28]	@ (80033d8 <xTraceStaticBufferInitialize+0x2c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033c2:	4a05      	ldr	r2, [pc, #20]	@ (80033d8 <xTraceStaticBufferInitialize+0x2c>)
 80033c4:	6013      	str	r3, [r2, #0]
	
	return TRC_SUCCESS;
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr
 80033d4:	200006e0 	.word	0x200006e0
 80033d8:	20003ce0 	.word	0x20003ce0

080033dc <xTraceInitialize>:
* trace recorder can be enabled, at which point make sure to call this function
* as early as possible.
* See TRC_CFG_RECORDER_DATA_INIT in trcConfig.h.
******************************************************************************/
traceResult xTraceInitialize(void)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceBaseType_t);

	/* TraceUnsignedBaseType_t is used to store handles (addresses) */
	TRC_ASSERT_EQUAL_SIZE(TraceUnsignedBaseType_t, TraceHandleBaseType_t);
	
	if (RecorderInitialized != 0u)
 80033e2:	4b65      	ldr	r3, [pc, #404]	@ (8003578 <xTraceInitialize+0x19c>)
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <xTraceInitialize+0x12>
	{
		return TRC_SUCCESS;
 80033ea:	2300      	movs	r3, #0
 80033ec:	e0c0      	b.n	8003570 <xTraceInitialize+0x194>
	}

	TRC_PORT_SPECIFIC_INIT();
 80033ee:	f7ff fb23 	bl	8002a38 <xTraceHardwarePortInitCortexM>
#if (TRC_CFG_RECORDER_BUFFER_ALLOCATION == TRC_RECORDER_BUFFER_ALLOCATION_STATIC)
	pxTraceRecorderData = &xRecorderData;
 80033f2:	4b62      	ldr	r3, [pc, #392]	@ (800357c <xTraceInitialize+0x1a0>)
 80033f4:	4a62      	ldr	r2, [pc, #392]	@ (8003580 <xTraceInitialize+0x1a4>)
 80033f6:	601a      	str	r2, [r3, #0]
	/* Allocate data */
	pxTraceRecorderData = TRC_KERNEL_PORT_HEAP_MALLOC(sizeof(TraceRecorderData_t));
#endif

	/* These are set on init so they aren't overwritten by late initialization values. */
	pxTraceRecorderData->uiSessionCounter = 0u;
 80033f8:	4b60      	ldr	r3, [pc, #384]	@ (800357c <xTraceInitialize+0x1a0>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 8003400:	4b5e      	ldr	r3, [pc, #376]	@ (800357c <xTraceInitialize+0x1a0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	2200      	movs	r2, #0
 8003406:	605a      	str	r2, [r3, #4]
	
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 8003408:	2300      	movs	r3, #0
 800340a:	607b      	str	r3, [r7, #4]
 800340c:	e009      	b.n	8003422 <xTraceInitialize+0x46>
	{
		pxTraceRecorderData->uxTraceSystemStates[i] = (TraceUnsignedBaseType_t)TRC_STATE_IN_STARTUP;
 800340e:	4b5b      	ldr	r3, [pc, #364]	@ (800357c <xTraceInitialize+0x1a0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	687a      	ldr	r2, [r7, #4]
 8003414:	3202      	adds	r2, #2
 8003416:	2100      	movs	r1, #0
 8003418:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < TRC_CFG_CORE_COUNT; i++)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3301      	adds	r3, #1
 8003420:	607b      	str	r3, [r7, #4]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f2      	beq.n	800340e <xTraceInitialize+0x32>
	}
	
	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceEntryIndexTableInitialize(&pxTraceRecorderData->xEntryIndexTableBuffer) == TRC_FAIL)
 8003428:	4b54      	ldr	r3, [pc, #336]	@ (800357c <xTraceInitialize+0x1a0>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	3314      	adds	r3, #20
 800342e:	4618      	mov	r0, r3
 8003430:	f7fd ffae 	bl	8001390 <xTraceEntryIndexTableInitialize>
 8003434:	4603      	mov	r3, r0
 8003436:	2b01      	cmp	r3, #1
 8003438:	d101      	bne.n	800343e <xTraceInitialize+0x62>
	{
		return TRC_FAIL;
 800343a:	2301      	movs	r3, #1
 800343c:	e098      	b.n	8003570 <xTraceInitialize+0x194>
	{
		return TRC_FAIL;
	}
#endif
	
	if (xTraceCounterInitialize(&pxTraceRecorderData->xCounterBuffer) == TRC_FAIL)
 800343e:	4b4f      	ldr	r3, [pc, #316]	@ (800357c <xTraceInitialize+0x1a0>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f503 5357 	add.w	r3, r3, #13760	@ 0x35c0
 8003446:	3330      	adds	r3, #48	@ 0x30
 8003448:	4618      	mov	r0, r3
 800344a:	f7fd fed1 	bl	80011f0 <xTraceCounterInitialize>
 800344e:	4603      	mov	r3, r0
 8003450:	2b01      	cmp	r3, #1
 8003452:	d101      	bne.n	8003458 <xTraceInitialize+0x7c>
	{
		return TRC_FAIL;
 8003454:	2301      	movs	r3, #1
 8003456:	e08b      	b.n	8003570 <xTraceInitialize+0x194>
	{
		return TRC_FAIL;
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceStreamPortInitialize(&pxTraceRecorderData->xStreamPortBuffer) == TRC_FAIL)
 8003458:	4b48      	ldr	r3, [pc, #288]	@ (800357c <xTraceInitialize+0x1a0>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	3354      	adds	r3, #84	@ 0x54
 800345e:	4618      	mov	r0, r3
 8003460:	f7fd fdfe 	bl	8001060 <xTraceStreamPortInitialize>
 8003464:	4603      	mov	r3, r0
 8003466:	2b01      	cmp	r3, #1
 8003468:	d101      	bne.n	800346e <xTraceInitialize+0x92>
	{
		return TRC_FAIL;
 800346a:	2301      	movs	r3, #1
 800346c:	e080      	b.n	8003570 <xTraceInitialize+0x194>
	if (xTraceAssertInitialize(&pxTraceRecorderData->xAssertBuffer) == TRC_FAIL)
	{
		return TRC_FAIL;
	}

	if (xTraceDiagnosticsInitialize(&pxTraceRecorderData->xDiagnosticsBuffer) == TRC_FAIL)
 800346e:	4b43      	ldr	r3, [pc, #268]	@ (800357c <xTraceInitialize+0x1a0>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f503 5357 	add.w	r3, r3, #13760	@ 0x35c0
 8003476:	3318      	adds	r3, #24
 8003478:	4618      	mov	r0, r3
 800347a:	f7fd fed5 	bl	8001228 <xTraceDiagnosticsInitialize>
 800347e:	4603      	mov	r3, r0
 8003480:	2b01      	cmp	r3, #1
 8003482:	d101      	bne.n	8003488 <xTraceInitialize+0xac>
	{
		return TRC_FAIL;
 8003484:	2301      	movs	r3, #1
 8003486:	e073      	b.n	8003570 <xTraceInitialize+0x194>
	}

	/*cstat !MISRAC2004-13.7_b Suppress always false check*/
	if (xTraceExtensionInitialize(&pxTraceRecorderData->xExtensionBuffer) == TRC_FAIL)
 8003488:	4b3c      	ldr	r3, [pc, #240]	@ (800357c <xTraceInitialize+0x1a0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f503 5357 	add.w	r3, r3, #13760	@ 0x35c0
 8003490:	332c      	adds	r3, #44	@ 0x2c
 8003492:	4618      	mov	r0, r3
 8003494:	f7ff fab4 	bl	8002a00 <xTraceExtensionInitialize>
 8003498:	4603      	mov	r3, r0
 800349a:	2b01      	cmp	r3, #1
 800349c:	d101      	bne.n	80034a2 <xTraceInitialize+0xc6>
	{
		return TRC_FAIL;
 800349e:	2301      	movs	r3, #1
 80034a0:	e066      	b.n	8003570 <xTraceInitialize+0x194>
	}
	
	if (xTraceStaticBufferInitialize(&pxTraceRecorderData->xStaticBufferBuffer) == TRC_FAIL)
 80034a2:	4b36      	ldr	r3, [pc, #216]	@ (800357c <xTraceInitialize+0x1a0>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f503 534d 	add.w	r3, r3, #13120	@ 0x3340
 80034aa:	3304      	adds	r3, #4
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7ff ff7d 	bl	80033ac <xTraceStaticBufferInitialize>
 80034b2:	4603      	mov	r3, r0
 80034b4:	2b01      	cmp	r3, #1
 80034b6:	d101      	bne.n	80034bc <xTraceInitialize+0xe0>
	{
		return TRC_FAIL;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e059      	b.n	8003570 <xTraceInitialize+0x194>
	}

	if (xTraceEventInitialize(&pxTraceRecorderData->xEventDataBuffer) == TRC_FAIL)
 80034bc:	4b2f      	ldr	r3, [pc, #188]	@ (800357c <xTraceInitialize+0x1a0>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	f503 5356 	add.w	r3, r3, #13696	@ 0x3580
 80034c4:	3304      	adds	r3, #4
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fe fa36 	bl	8001938 <xTraceEventInitialize>
 80034cc:	4603      	mov	r3, r0
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d101      	bne.n	80034d6 <xTraceInitialize+0xfa>
	{
		return TRC_FAIL;
 80034d2:	2301      	movs	r3, #1
 80034d4:	e04c      	b.n	8003570 <xTraceInitialize+0x194>
	}
	
	if (xTracePrintInitialize(&pxTraceRecorderData->xPrintBuffer) == TRC_FAIL)
 80034d6:	4b29      	ldr	r3, [pc, #164]	@ (800357c <xTraceInitialize+0x1a0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f503 5356 	add.w	r3, r3, #13696	@ 0x3580
 80034de:	330c      	adds	r3, #12
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7ff fd9f 	bl	8003024 <xTracePrintInitialize>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d101      	bne.n	80034f0 <xTraceInitialize+0x114>
	{
		return TRC_FAIL;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e03f      	b.n	8003570 <xTraceInitialize+0x194>
	}
	
	if (xTraceErrorInitialize(&pxTraceRecorderData->xErrorBuffer) == TRC_FAIL)
 80034f0:	4b22      	ldr	r3, [pc, #136]	@ (800357c <xTraceInitialize+0x1a0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f503 5356 	add.w	r3, r3, #13696	@ 0x3580
 80034f8:	3314      	adds	r3, #20
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7fe f8ba 	bl	8001674 <xTraceErrorInitialize>
 8003500:	4603      	mov	r3, r0
 8003502:	2b01      	cmp	r3, #1
 8003504:	d101      	bne.n	800350a <xTraceInitialize+0x12e>
	{
		return TRC_FAIL;
 8003506:	2301      	movs	r3, #1
 8003508:	e032      	b.n	8003570 <xTraceInitialize+0x194>
	}

	if (xTraceISRInitialize(&pxTraceRecorderData->xISRBuffer) == TRC_FAIL)
 800350a:	4b1c      	ldr	r3, [pc, #112]	@ (800357c <xTraceInitialize+0x1a0>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f503 5356 	add.w	r3, r3, #13696	@ 0x3580
 8003512:	3320      	adds	r3, #32
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff fb3f 	bl	8002b98 <xTraceISRInitialize>
 800351a:	4603      	mov	r3, r0
 800351c:	2b01      	cmp	r3, #1
 800351e:	d101      	bne.n	8003524 <xTraceInitialize+0x148>
	{
		return TRC_FAIL;
 8003520:	2301      	movs	r3, #1
 8003522:	e025      	b.n	8003570 <xTraceInitialize+0x194>
	}

	if (xTraceTaskInitialize(&pxTraceRecorderData->xTaskInfoBuffer) == TRC_FAIL)
 8003524:	4b15      	ldr	r3, [pc, #84]	@ (800357c <xTraceInitialize+0x1a0>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f503 5357 	add.w	r3, r3, #13760	@ 0x35c0
 800352c:	3310      	adds	r3, #16
 800352e:	4618      	mov	r0, r3
 8003530:	f000 fa80 	bl	8003a34 <xTraceTaskInitialize>
 8003534:	4603      	mov	r3, r0
 8003536:	2b01      	cmp	r3, #1
 8003538:	d101      	bne.n	800353e <xTraceInitialize+0x162>
	{
		return TRC_FAIL;
 800353a:	2301      	movs	r3, #1
 800353c:	e018      	b.n	8003570 <xTraceInitialize+0x194>
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortInitialize(&pxTraceRecorderData->xKernelPortBuffer) == TRC_FAIL)
 800353e:	4b0f      	ldr	r3, [pc, #60]	@ (800357c <xTraceInitialize+0x1a0>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f503 5357 	add.w	r3, r3, #13760	@ 0x35c0
 8003546:	3308      	adds	r3, #8
 8003548:	4618      	mov	r0, r3
 800354a:	f7ff fb65 	bl	8002c18 <xTraceKernelPortInitialize>
 800354e:	4603      	mov	r3, r0
 8003550:	2b01      	cmp	r3, #1
 8003552:	d101      	bne.n	8003558 <xTraceInitialize+0x17c>
	{
		return TRC_FAIL;
 8003554:	2301      	movs	r3, #1
 8003556:	e00b      	b.n	8003570 <xTraceInitialize+0x194>
	}

	pxTraceRecorderData->reserved = 0xFFFFFFFFUL;
 8003558:	4b08      	ldr	r3, [pc, #32]	@ (800357c <xTraceInitialize+0x1a0>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f04f 32ff 	mov.w	r2, #4294967295
 8003560:	60da      	str	r2, [r3, #12]

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_CORE);
 8003562:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <xTraceInitialize+0x19c>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f043 0301 	orr.w	r3, r3, #1
 800356a:	4a03      	ldr	r2, [pc, #12]	@ (8003578 <xTraceInitialize+0x19c>)
 800356c:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3708      	adds	r7, #8
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}
 8003578:	20003ce0 	.word	0x20003ce0
 800357c:	20003cd8 	.word	0x20003cd8
 8003580:	200006e4 	.word	0x200006e4

08003584 <xTraceHeaderInitialize>:

traceResult xTraceHeaderInitialize(TraceHeaderBuffer_t *pxBuffer)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b084      	sub	sp, #16
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
	uint32_t i;
	const char* platform_cfg = TRC_PLATFORM_CFG; /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 800358c:	4b41      	ldr	r3, [pc, #260]	@ (8003694 <xTraceHeaderInitialize+0x110>)
 800358e:	60bb      	str	r3, [r7, #8]

	TRC_ASSERT_EQUAL_SIZE(TraceHeaderBuffer_t, TraceHeader_t);

	if (pxBuffer == (void*)0)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d101      	bne.n	800359a <xTraceHeaderInitialize+0x16>
	{
		return TRC_FAIL;
 8003596:	2301      	movs	r3, #1
 8003598:	e078      	b.n	800368c <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceStreamPortBuffer_t)) == TRC_FAIL)
 800359a:	f243 20f0 	movw	r0, #13040	@ 0x32f0
 800359e:	f000 f9ff 	bl	80039a0 <prvVerifySizeAlignment>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d101      	bne.n	80035ac <xTraceHeaderInitialize+0x28>
	{
		/* TraceStreamPortBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e06f      	b.n	800368c <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceEventDataTable_t)) == TRC_FAIL)
 80035ac:	2008      	movs	r0, #8
 80035ae:	f000 f9f7 	bl	80039a0 <prvVerifySizeAlignment>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d101      	bne.n	80035bc <xTraceHeaderInitialize+0x38>
	{
		/* TraceEventDataTable_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e067      	b.n	800368c <xTraceHeaderInitialize+0x108>
	}

	if (prvVerifySizeAlignment(sizeof(TraceKernelPortDataBuffer_t)) == TRC_FAIL)
 80035bc:	2008      	movs	r0, #8
 80035be:	f000 f9ef 	bl	80039a0 <prvVerifySizeAlignment>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b01      	cmp	r3, #1
 80035c6:	d101      	bne.n	80035cc <xTraceHeaderInitialize+0x48>
	{
		/* TraceKernelPortDataBuffer_t size is not aligned to TraceUnsignedBaseType_t */
		return TRC_FAIL;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e05f      	b.n	800368c <xTraceHeaderInitialize+0x108>
	}

	pxHeader = (TraceHeader_t*)pxBuffer; /*cstat !MISRAC2004-11.4 !MISRAC2012-Rule-11.3 Suppress conversion between pointer types checks*/
 80035cc:	4a32      	ldr	r2, [pc, #200]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6013      	str	r3, [r2, #0]

	pxHeader->uiPSF = TRACE_PSF_ENDIANESS_IDENTIFIER;
 80035d2:	4b31      	ldr	r3, [pc, #196]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	4a31      	ldr	r2, [pc, #196]	@ (800369c <xTraceHeaderInitialize+0x118>)
 80035d8:	601a      	str	r2, [r3, #0]
	pxHeader->uiVersion = TRACE_FORMAT_VERSION;
 80035da:	4b2f      	ldr	r3, [pc, #188]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	220e      	movs	r2, #14
 80035e0:	809a      	strh	r2, [r3, #4]
	pxHeader->uiPlatform = TRACE_KERNEL_VERSION;
 80035e2:	4b2d      	ldr	r3, [pc, #180]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f641 22a1 	movw	r2, #6817	@ 0x1aa1
 80035ea:	80da      	strh	r2, [r3, #6]

	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 80035ec:	2300      	movs	r3, #0
 80035ee:	60fb      	str	r3, [r7, #12]
 80035f0:	e013      	b.n	800361a <xTraceHeaderInitialize+0x96>
	{
		pxHeader->platformCfg[i] = platform_cfg[i]; /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80035f2:	68ba      	ldr	r2, [r7, #8]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	4413      	add	r3, r2
 80035f8:	4a27      	ldr	r2, [pc, #156]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	7819      	ldrb	r1, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4413      	add	r3, r2
 8003602:	3318      	adds	r3, #24
 8003604:	460a      	mov	r2, r1
 8003606:	701a      	strb	r2, [r3, #0]
		if (platform_cfg[i] == (char)0) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 8003608:	68ba      	ldr	r2, [r7, #8]
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	4413      	add	r3, r2
 800360e:	781b      	ldrb	r3, [r3, #0]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d006      	beq.n	8003622 <xTraceHeaderInitialize+0x9e>
	for (i = 0u; i < (uint32_t)(TRC_PLATFORM_CFG_LENGTH); i++)
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	3301      	adds	r3, #1
 8003618:	60fb      	str	r3, [r7, #12]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b07      	cmp	r3, #7
 800361e:	d9e8      	bls.n	80035f2 <xTraceHeaderInitialize+0x6e>
 8003620:	e000      	b.n	8003624 <xTraceHeaderInitialize+0xa0>
		{
			break;
 8003622:	bf00      	nop
		}
	}
	pxHeader->uiPlatformCfgPatch = (uint16_t)TRC_PLATFORM_CFG_PATCH;
 8003624:	4b1c      	ldr	r3, [pc, #112]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2200      	movs	r2, #0
 800362a:	829a      	strh	r2, [r3, #20]
	pxHeader->uiPlatformCfgMinor = (uint8_t)TRC_PLATFORM_CFG_MINOR;
 800362c:	4b1a      	ldr	r3, [pc, #104]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2202      	movs	r2, #2
 8003632:	759a      	strb	r2, [r3, #22]
	pxHeader->uiPlatformCfgMajor = (uint8_t)TRC_PLATFORM_CFG_MAJOR;
 8003634:	4b18      	ldr	r3, [pc, #96]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	2201      	movs	r2, #1
 800363a:	75da      	strb	r2, [r3, #23]
	pxHeader->uiNumCores = (uint32_t)TRC_CFG_CORE_COUNT;
 800363c:	4b16      	ldr	r3, [pc, #88]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2201      	movs	r2, #1
 8003642:	60da      	str	r2, [r3, #12]
	
#ifdef TRC_STREAM_PORT_MULTISTREAM_SUPPORT
	pxHeader->uiNumCores |= 2 << 8;
#else
	pxHeader->uiNumCores |= 3 << 8;
 8003644:	4b14      	ldr	r3, [pc, #80]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	4b13      	ldr	r3, [pc, #76]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8003652:	60da      	str	r2, [r3, #12]
#endif
	
	pxHeader->isrTailchainingThreshold = TRC_CFG_ISR_TAILCHAINING_THRESHOLD;
 8003654:	4b10      	ldr	r3, [pc, #64]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	2200      	movs	r2, #0
 800365a:	611a      	str	r2, [r3, #16]

	/* Lowest bit used for TRC_IRQ_PRIORITY_ORDER */
	pxHeader->uiOptions = (((uint32_t)(TRC_IRQ_PRIORITY_ORDER)) << 0);
 800365c:	4b0e      	ldr	r3, [pc, #56]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2200      	movs	r2, #0
 8003662:	609a      	str	r2, [r3, #8]

	/* 3rd bit used for TRC_CFG_TEST_MODE */
	pxHeader->uiOptions |= (((uint32_t)(TRC_CFG_TEST_MODE)) << 2);
 8003664:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	4b0b      	ldr	r3, [pc, #44]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	6892      	ldr	r2, [r2, #8]
 800366e:	609a      	str	r2, [r3, #8]

	/* 4th bit used for 64-bit*/
	if (prvIs64bit()) /* Call helper function to avoid "unreachable code" */
 8003670:	f000 f8a2 	bl	80037b8 <prvIs64bit>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d007      	beq.n	800368a <xTraceHeaderInitialize+0x106>
	{
		pxHeader->uiOptions |= (1 << 3);
 800367a:	4b07      	ldr	r3, [pc, #28]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	689a      	ldr	r2, [r3, #8]
 8003680:	4b05      	ldr	r3, [pc, #20]	@ (8003698 <xTraceHeaderInitialize+0x114>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f042 0208 	orr.w	r2, r2, #8
 8003688:	609a      	str	r2, [r3, #8]
	}

	return TRC_SUCCESS;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	08010be4 	.word	0x08010be4
 8003698:	20003cdc 	.word	0x20003cdc
 800369c:	50534600 	.word	0x50534600

080036a0 <xTraceEnable>:

traceResult xTraceEnable(uint32_t uiStartOption)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
	TraceCommand_t xCommand = { 0 };
 80036a8:	f107 0310 	add.w	r3, r7, #16
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]
 80036b0:	605a      	str	r2, [r3, #4]
	int32_t iBytes;

	if (xTraceInitialize() == TRC_FAIL)
 80036b2:	f7ff fe93 	bl	80033dc <xTraceInitialize>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d101      	bne.n	80036c0 <xTraceEnable+0x20>
	{
		return TRC_FAIL;
 80036bc:	2301      	movs	r3, #1
 80036be:	e034      	b.n	800372a <xTraceEnable+0x8a>
	{
		return TRC_FAIL;
	}

	/*cstat !MISRAC2004-13.7_b !MISRAC2012-Rule-14.3_b Suppress always false check*/
	if (xTraceKernelPortEnable() == TRC_FAIL)
 80036c0:	f7ff fac8 	bl	8002c54 <xTraceKernelPortEnable>
 80036c4:	4603      	mov	r3, r0
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d101      	bne.n	80036ce <xTraceEnable+0x2e>
	{
		return TRC_FAIL;
 80036ca:	2301      	movs	r3, #1
 80036cc:	e02d      	b.n	800372a <xTraceEnable+0x8a>
	}

	if (uiStartOption == TRC_START_AWAIT_HOST)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2b02      	cmp	r3, #2
 80036d2:	d117      	bne.n	8003704 <xTraceEnable+0x64>
	{
		/* We keep trying to read commands from host until the recorder has been started */
		do
		{
			iBytes = 0;
 80036d4:	2300      	movs	r3, #0
 80036d6:	60fb      	str	r3, [r7, #12]
			if (xTraceStreamPortReadData(&xCommand, sizeof(TraceCommand_t), (int32_t*)&iBytes) == TRC_FAIL)
			{
				(void)xTraceWarning(TRC_WARNING_STREAM_PORT_READ);
			}

			if ((uint32_t)iBytes == sizeof(TraceCommand_t))
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b08      	cmp	r3, #8
 80036dc:	d10c      	bne.n	80036f8 <xTraceEnable+0x58>
			{
				if (prvIsValidCommand(&xCommand) != 0)
 80036de:	f107 0310 	add.w	r3, r7, #16
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 f90a 	bl	80038fc <prvIsValidCommand>
 80036e8:	4603      	mov	r3, r0
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d004      	beq.n	80036f8 <xTraceEnable+0x58>
				{
					prvProcessCommand(&xCommand);
 80036ee:	f107 0310 	add.w	r3, r7, #16
 80036f2:	4618      	mov	r0, r3
 80036f4:	f000 f93d 	bl	8003972 <prvProcessCommand>
				}
			}
		} while (pxTraceRecorderData->uiRecorderEnabled == 0u);
 80036f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <xTraceEnable+0x94>)
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d0e8      	beq.n	80036d4 <xTraceEnable+0x34>
 8003702:	e011      	b.n	8003728 <xTraceEnable+0x88>
	}
	else if (uiStartOption == (uint32_t)(TRC_START))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2b01      	cmp	r3, #1
 8003708:	d109      	bne.n	800371e <xTraceEnable+0x7e>
	{
		/* We start streaming directly - this assumes that the host interface is ready! */
		xCommand.cmdCode = CMD_SET_ACTIVE;
 800370a:	2301      	movs	r3, #1
 800370c:	743b      	strb	r3, [r7, #16]
		xCommand.param1 = 1u;
 800370e:	2301      	movs	r3, #1
 8003710:	747b      	strb	r3, [r7, #17]
		prvProcessCommand(&xCommand);
 8003712:	f107 0310 	add.w	r3, r7, #16
 8003716:	4618      	mov	r0, r3
 8003718:	f000 f92b 	bl	8003972 <prvProcessCommand>
 800371c:	e004      	b.n	8003728 <xTraceEnable+0x88>
	}
	else if (uiStartOption == TRC_START_FROM_HOST)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2b00      	cmp	r3, #0
 8003722:	d001      	beq.n	8003728 <xTraceEnable+0x88>
	{
		/* We prepare the system to receive commands from host, but let system resume execution until that happens */
	}
	else
	{
		return TRC_FAIL;
 8003724:	2301      	movs	r3, #1
 8003726:	e000      	b.n	800372a <xTraceEnable+0x8a>
	}

	return TRC_SUCCESS;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3718      	adds	r7, #24
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	bf00      	nop
 8003734:	20003cd8 	.word	0x20003cd8

08003738 <xTraceDisable>:

traceResult xTraceDisable(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
	prvSetRecorderDisabled();
 800373c:	f000 f890 	bl	8003860 <prvSetRecorderDisabled>

	(void)xTraceStreamPortOnDisable();
	
	return TRC_SUCCESS;
 8003740:	2300      	movs	r3, #0
}
 8003742:	4618      	mov	r0, r3
 8003744:	bd80      	pop	{r7, pc}
	...

08003748 <xTraceTzCtrl>:
	
	return TRC_SUCCESS;
}

traceResult xTraceTzCtrl(void)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
	TraceCommand_t xCommand = { 0 };
 800374e:	f107 0308 	add.w	r3, r7, #8
 8003752:	2200      	movs	r2, #0
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	605a      	str	r2, [r3, #4]
	int32_t iRxBytes;
	
	do
	{
		/* Listen for new commands */
		iRxBytes = 0;
 8003758:	2300      	movs	r3, #0
 800375a:	607b      	str	r3, [r7, #4]
			(void)xTraceDisable();

			return TRC_FAIL;
		}

		if ((uint32_t)iRxBytes == sizeof(TraceCommand_t))
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b08      	cmp	r3, #8
 8003760:	d10c      	bne.n	800377c <xTraceTzCtrl+0x34>
		{
			if (prvIsValidCommand(&xCommand) != 0)
 8003762:	f107 0308 	add.w	r3, r7, #8
 8003766:	4618      	mov	r0, r3
 8003768:	f000 f8c8 	bl	80038fc <prvIsValidCommand>
 800376c:	4603      	mov	r3, r0
 800376e:	2b00      	cmp	r3, #0
 8003770:	d004      	beq.n	800377c <xTraceTzCtrl+0x34>
			{
				prvProcessCommand(&xCommand); /* Start or Stop currently... */
 8003772:	f107 0308 	add.w	r3, r7, #8
 8003776:	4618      	mov	r0, r3
 8003778:	f000 f8fb 	bl	8003972 <prvProcessCommand>
			}
		}

		if (xTraceIsRecorderEnabled())
 800377c:	4b0c      	ldr	r3, [pc, #48]	@ (80037b0 <xTraceTzCtrl+0x68>)
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0301 	and.w	r3, r3, #1
 8003784:	2b00      	cmp	r3, #0
		}

		/* If there was data sent or received (bytes != 0), loop around and repeat, if there is more data to send or receive.
		Otherwise, step out of this loop and sleep for a while. */

	} while (iRxBytes > 0);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2b00      	cmp	r3, #0
 800378a:	dce5      	bgt.n	8003758 <xTraceTzCtrl+0x10>

	if (xTraceIsRecorderEnabled())
 800378c:	4b08      	ldr	r3, [pc, #32]	@ (80037b0 <xTraceTzCtrl+0x68>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0301 	and.w	r3, r3, #1
 8003794:	2b00      	cmp	r3, #0
 8003796:	d006      	beq.n	80037a6 <xTraceTzCtrl+0x5e>
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <xTraceTzCtrl+0x6c>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d001      	beq.n	80037a6 <xTraceTzCtrl+0x5e>
	{
		(void)xTraceDiagnosticsCheckStatus();
 80037a2:	f7fd fdb3 	bl	800130c <xTraceDiagnosticsCheckStatus>
		(void)xTraceStackMonitorReport();
	}

	return TRC_SUCCESS;
 80037a6:	2300      	movs	r3, #0
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	3710      	adds	r7, #16
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	20003ce0 	.word	0x20003ce0
 80037b4:	20003cd8 	.word	0x20003cd8

080037b8 <prvIs64bit>:
/******************************************************************************/
/*** INTERNAL FUNCTIONS *******************************************************/
/******************************************************************************/

static TraceUnsignedBaseType_t prvIs64bit(void)
{
 80037b8:	b480      	push	{r7}
 80037ba:	af00      	add	r7, sp, #0
	return sizeof(TraceUnsignedBaseType_t) == 8;
 80037bc:	2300      	movs	r3, #0
}
 80037be:	4618      	mov	r0, r3
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <prvSetRecorderEnabled>:

/* Internal function for starting/stopping the recorder. */
static void prvSetRecorderEnabled(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
	TraceUnsignedBaseType_t uxTimestampFrequency = 0u;
 80037ce:	2300      	movs	r3, #0
 80037d0:	607b      	str	r3, [r7, #4]
	uint32_t uiTimestampPeriod = 0u;
 80037d2:	2300      	movs	r3, #0
 80037d4:	603b      	str	r3, [r7, #0]
	
	TRACE_ALLOC_CRITICAL_SECTION();
	
	if (pxTraceRecorderData->uiRecorderEnabled == 1u)
 80037d6:	4b1f      	ldr	r3, [pc, #124]	@ (8003854 <prvSetRecorderEnabled+0x8c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d034      	beq.n	800384a <prvSetRecorderEnabled+0x82>
	{
		return;
	}

	(void)xTraceTimestampGetFrequency(&uxTimestampFrequency);
 80037e0:	4b1d      	ldr	r3, [pc, #116]	@ (8003858 <prvSetRecorderEnabled+0x90>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689b      	ldr	r3, [r3, #8]
 80037e6:	607b      	str	r3, [r7, #4]
	/* If not overridden using xTraceTimestampSetFrequency(...), use default value */
	if (uxTimestampFrequency == 0u)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d104      	bne.n	80037f8 <prvSetRecorderEnabled+0x30>
	{
		(void)xTraceTimestampSetFrequency((TraceUnsignedBaseType_t)(TRC_HWTC_FREQ_HZ));
 80037ee:	4b1a      	ldr	r3, [pc, #104]	@ (8003858 <prvSetRecorderEnabled+0x90>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a1a      	ldr	r2, [pc, #104]	@ (800385c <prvSetRecorderEnabled+0x94>)
 80037f4:	6812      	ldr	r2, [r2, #0]
 80037f6:	609a      	str	r2, [r3, #8]
	}

	(void)xTraceTimestampGetPeriod(&uiTimestampPeriod);
 80037f8:	4b17      	ldr	r3, [pc, #92]	@ (8003858 <prvSetRecorderEnabled+0x90>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	685b      	ldr	r3, [r3, #4]
 80037fe:	603b      	str	r3, [r7, #0]
	/* If not overridden using xTraceTimestampSetPeriod(...), use default value */
	if (uiTimestampPeriod == 0u)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d103      	bne.n	800380e <prvSetRecorderEnabled+0x46>
	{
		(void)xTraceTimestampSetPeriod((TraceUnsignedBaseType_t)(TRC_HWTC_PERIOD));
 8003806:	4b14      	ldr	r3, [pc, #80]	@ (8003858 <prvSetRecorderEnabled+0x90>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2200      	movs	r2, #0
 800380c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800380e:	f3ef 8310 	mrs	r3, PRIMASK
 8003812:	60bb      	str	r3, [r7, #8]
  return(result);
 8003814:	68bb      	ldr	r3, [r7, #8]
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	2301      	movs	r3, #1
 800381a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f383 8810 	msr	PRIMASK, r3
}
 8003822:	bf00      	nop

	/* If the internal event buffer is used, we must clear it */
	(void)xTraceInternalEventBufferClear();
	
	(void)xTraceStreamPortOnTraceBegin();
 8003824:	f7fd fcd8 	bl	80011d8 <xTraceStreamPortOnTraceBegin>

	prvTraceStoreHeader();
	prvTraceStoreTimestampInfo();
	prvTraceStoreEntryTable();
	prvTraceStoreStartEvent();
 8003828:	f000 f840 	bl	80038ac <prvTraceStoreStartEvent>

	pxTraceRecorderData->uiSessionCounter++;
 800382c:	4b09      	ldr	r3, [pc, #36]	@ (8003854 <prvSetRecorderEnabled+0x8c>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	3201      	adds	r2, #1
 8003834:	601a      	str	r2, [r3, #0]

	pxTraceRecorderData->uiRecorderEnabled = 1u;
 8003836:	4b07      	ldr	r3, [pc, #28]	@ (8003854 <prvSetRecorderEnabled+0x8c>)
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	2201      	movs	r2, #1
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	f383 8810 	msr	PRIMASK, r3
}
 8003848:	e000      	b.n	800384c <prvSetRecorderEnabled+0x84>
		return;
 800384a:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();
}
 800384c:	3718      	adds	r7, #24
 800384e:	46bd      	mov	sp, r7
 8003850:	bd80      	pop	{r7, pc}
 8003852:	bf00      	nop
 8003854:	20003cd8 	.word	0x20003cd8
 8003858:	20003ce8 	.word	0x20003ce8
 800385c:	20000014 	.word	0x20000014

08003860 <prvSetRecorderDisabled>:

static void prvSetRecorderDisabled(void)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
	TRACE_ALLOC_CRITICAL_SECTION();

	if (pxTraceRecorderData->uiRecorderEnabled == 0u)
 8003866:	4b10      	ldr	r3, [pc, #64]	@ (80038a8 <prvSetRecorderDisabled+0x48>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d014      	beq.n	800389a <prvSetRecorderDisabled+0x3a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003870:	f3ef 8310 	mrs	r3, PRIMASK
 8003874:	603b      	str	r3, [r7, #0]
  return(result);
 8003876:	683b      	ldr	r3, [r7, #0]
	{
		return;
	}

	TRACE_ENTER_CRITICAL_SECTION();
 8003878:	60fb      	str	r3, [r7, #12]
 800387a:	2301      	movs	r3, #1
 800387c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	f383 8810 	msr	PRIMASK, r3
}
 8003884:	bf00      	nop
	
	pxTraceRecorderData->uiRecorderEnabled = 0u;
 8003886:	4b08      	ldr	r3, [pc, #32]	@ (80038a8 <prvSetRecorderDisabled+0x48>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	2200      	movs	r2, #0
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	f383 8810 	msr	PRIMASK, r3
}
 8003898:	e000      	b.n	800389c <prvSetRecorderDisabled+0x3c>
		return;
 800389a:	bf00      	nop

	(void)xTraceStreamPortOnTraceEnd();

	TRACE_EXIT_CRITICAL_SECTION();
}
 800389c:	3714      	adds	r7, #20
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr
 80038a6:	bf00      	nop
 80038a8:	20003cd8 	.word	0x20003cd8

080038ac <prvTraceStoreStartEvent>:

}
#endif /* (TRC_EXTERNAL_BUFFERS == 0) */

static void prvTraceStoreStartEvent(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
	void* pvCurrentTask = (void*)0;
 80038b2:	2300      	movs	r3, #0
 80038b4:	60bb      	str	r3, [r7, #8]
	uint32_t i;

	TraceUnsignedBaseType_t xTraceTasks[TRC_CFG_CORE_COUNT];
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 80038b6:	2300      	movs	r3, #0
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	e010      	b.n	80038de <prvTraceStoreStartEvent+0x32>
	{
		(void)xTraceTaskGetCurrentOnCore(i, &pvCurrentTask);
 80038bc:	4b0e      	ldr	r3, [pc, #56]	@ (80038f8 <prvTraceStoreStartEvent+0x4c>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	68fa      	ldr	r2, [r7, #12]
 80038c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80038c6:	60bb      	str	r3, [r7, #8]
		xTraceTasks[i] = (TraceUnsignedBaseType_t)pvCurrentTask;
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	461a      	mov	r2, r3
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	3310      	adds	r3, #16
 80038d2:	443b      	add	r3, r7
 80038d4:	f843 2c0c 	str.w	r2, [r3, #-12]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	3301      	adds	r3, #1
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0eb      	beq.n	80038bc <prvTraceStoreStartEvent+0x10>
	}

	(void)xTraceEventCreateDataOffline0(PSF_EVENT_TRACE_START, xTraceTasks, sizeof(xTraceTasks));
 80038e4:	1d3b      	adds	r3, r7, #4
 80038e6:	2204      	movs	r2, #4
 80038e8:	4619      	mov	r1, r3
 80038ea:	2001      	movs	r0, #1
 80038ec:	f7fe fa62 	bl	8001db4 <xTraceEventCreateDataOffline0>
}
 80038f0:	bf00      	nop
 80038f2:	3710      	adds	r7, #16
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	20003ce4 	.word	0x20003ce4

080038fc <prvIsValidCommand>:

/* Checks if the provided command is a valid command */
static int32_t prvIsValidCommand(const TraceCommand_t* const cmd)
{
 80038fc:	b480      	push	{r7}
 80038fe:	b085      	sub	sp, #20
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	781a      	ldrb	r2, [r3, #0]
												cmd->param1 +
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	785b      	ldrb	r3, [r3, #1]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 800390c:	4413      	add	r3, r2
 800390e:	b2da      	uxtb	r2, r3
												cmd->param2 +
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	789b      	ldrb	r3, [r3, #2]
												cmd->param1 +
 8003914:	4413      	add	r3, r2
 8003916:	b2da      	uxtb	r2, r3
												cmd->param3 +
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	78db      	ldrb	r3, [r3, #3]
												cmd->param2 +
 800391c:	4413      	add	r3, r2
 800391e:	b2da      	uxtb	r2, r3
												cmd->param4 +
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	791b      	ldrb	r3, [r3, #4]
												cmd->param3 +
 8003924:	4413      	add	r3, r2
 8003926:	b2da      	uxtb	r2, r3
												cmd->param5);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	795b      	ldrb	r3, [r3, #5]
  	uint16_t checksum = (uint16_t)0xFFFFU - (uint16_t)(unsigned char)(cmd->cmdCode + /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 800392c:	4413      	add	r3, r2
 800392e:	b2db      	uxtb	r3, r3
 8003930:	43db      	mvns	r3, r3
 8003932:	81fb      	strh	r3, [r7, #14]

	if (cmd->checksumMSB != (unsigned char)(checksum >> 8)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	79da      	ldrb	r2, [r3, #7]
 8003938:	89fb      	ldrh	r3, [r7, #14]
 800393a:	0a1b      	lsrs	r3, r3, #8
 800393c:	b29b      	uxth	r3, r3
 800393e:	b2db      	uxtb	r3, r3
 8003940:	429a      	cmp	r2, r3
 8003942:	d001      	beq.n	8003948 <prvIsValidCommand+0x4c>
	{
		return 0;
 8003944:	2300      	movs	r3, #0
 8003946:	e00e      	b.n	8003966 <prvIsValidCommand+0x6a>
	}

	if (cmd->checksumLSB != (unsigned char)(checksum & 0xFFU)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	799a      	ldrb	r2, [r3, #6]
 800394c:	89fb      	ldrh	r3, [r7, #14]
 800394e:	b2db      	uxtb	r3, r3
 8003950:	429a      	cmp	r2, r3
 8003952:	d001      	beq.n	8003958 <prvIsValidCommand+0x5c>
	{
		return 0;
 8003954:	2300      	movs	r3, #0
 8003956:	e006      	b.n	8003966 <prvIsValidCommand+0x6a>
	}

	if (cmd->cmdCode > (unsigned char)(CMD_LAST_COMMAND)) /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d901      	bls.n	8003964 <prvIsValidCommand+0x68>
	{
		return 0;
 8003960:	2300      	movs	r3, #0
 8003962:	e000      	b.n	8003966 <prvIsValidCommand+0x6a>
	}

	return 1;
 8003964:	2301      	movs	r3, #1
}
 8003966:	4618      	mov	r0, r3
 8003968:	3714      	adds	r7, #20
 800396a:	46bd      	mov	sp, r7
 800396c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003970:	4770      	bx	lr

08003972 <prvProcessCommand>:

/* Executed the received command (Start or Stop) */
static void prvProcessCommand(const TraceCommand_t* const cmd)
{
 8003972:	b580      	push	{r7, lr}
 8003974:	b082      	sub	sp, #8
 8003976:	af00      	add	r7, sp, #0
 8003978:	6078      	str	r0, [r7, #4]
  	switch(cmd->cmdCode)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d109      	bne.n	8003996 <prvProcessCommand+0x24>
	{
		case CMD_SET_ACTIVE:
			if (cmd->param1 == 1u)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	785b      	ldrb	r3, [r3, #1]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d102      	bne.n	8003990 <prvProcessCommand+0x1e>
			{
				prvSetRecorderEnabled();
 800398a:	f7ff ff1d 	bl	80037c8 <prvSetRecorderEnabled>
			}
			else
			{
				prvSetRecorderDisabled();
			}
		  	break;
 800398e:	e003      	b.n	8003998 <prvProcessCommand+0x26>
				prvSetRecorderDisabled();
 8003990:	f7ff ff66 	bl	8003860 <prvSetRecorderDisabled>
		  	break;
 8003994:	e000      	b.n	8003998 <prvProcessCommand+0x26>
		default:
		  	break;
 8003996:	bf00      	nop
	}
}
 8003998:	bf00      	nop
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <prvVerifySizeAlignment>:

/* Do this in function to avoid unreachable code warnings */
static traceResult prvVerifySizeAlignment(uint32_t ulSize)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b083      	sub	sp, #12
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
	return (ulSize % sizeof(TraceUnsignedBaseType_t)) == 0 ? TRC_SUCCESS : TRC_FAIL;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	bf14      	ite	ne
 80039b2:	2301      	movne	r3, #1
 80039b4:	2300      	moveq	r3, #0
 80039b6:	b2db      	uxtb	r3, r3
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	370c      	adds	r7, #12
 80039bc:	46bd      	mov	sp, r7
 80039be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c2:	4770      	bx	lr

080039c4 <xTraceStringRegister>:

#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

/*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/
traceResult xTraceStringRegister(const char* szString, TraceStringHandle_t *pString)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
	TraceEntryHandle_t xEntryHandle;
	int32_t i;
	uint32_t uiLength = 0u;
 80039ce:	2300      	movs	r3, #0
 80039d0:	613b      	str	r3, [r7, #16]
	
	/* This should never fail */
	TRC_ASSERT(pString != (void*)0);

	/* We need to check this */
	if (xTraceEntryCreate(&xEntryHandle) == TRC_FAIL)
 80039d2:	f107 030c 	add.w	r3, r7, #12
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fd fd44 	bl	8001464 <xTraceEntryCreate>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b01      	cmp	r3, #1
 80039e0:	d101      	bne.n	80039e6 <xTraceStringRegister+0x22>
	{
		return TRC_FAIL;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e022      	b.n	8003a2c <xTraceStringRegister+0x68>
	}

	for (i = 0; (szString[i] != (char)0) && (i < (int32_t)(TRC_ENTRY_TABLE_SLOT_SYMBOL_SIZE)); i++) {} /*cstat !MISRAC2004-6.3 !MISRAC2012-Dir-4.6_a Suppress basic char type usage*/ /*cstat !MISRAC2004-17.4_b We need to access every character in the string*/
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
 80039ea:	e002      	b.n	80039f2 <xTraceStringRegister+0x2e>
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	3301      	adds	r3, #1
 80039f0:	617b      	str	r3, [r7, #20]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	4413      	add	r3, r2
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d002      	beq.n	8003a04 <xTraceStringRegister+0x40>
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2b1b      	cmp	r3, #27
 8003a02:	ddf3      	ble.n	80039ec <xTraceStringRegister+0x28>

	uiLength = (uint32_t)i;
 8003a04:	697b      	ldr	r3, [r7, #20]
 8003a06:	613b      	str	r3, [r7, #16]

	/* The address to the available symbol table slot is the address we use */
	/* This should never fail */
	TRC_ASSERT_ALWAYS_EVALUATE(xTraceEntrySetSymbol(xEntryHandle, szString, uiLength) == TRC_SUCCESS);
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	6879      	ldr	r1, [r7, #4]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7fd fdb4 	bl	800157c <xTraceEntrySetSymbol>

	*pString = (TraceStringHandle_t)xEntryHandle;
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	601a      	str	r2, [r3, #0]

	return xTraceEventCreateData1(PSF_EVENT_OBJ_NAME, (TraceUnsignedBaseType_t)xEntryHandle, (TraceUnsignedBaseType_t*)szString, uiLength + 1);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	4619      	mov	r1, r3
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	3301      	adds	r3, #1
 8003a22:	687a      	ldr	r2, [r7, #4]
 8003a24:	2003      	movs	r0, #3
 8003a26:	f7fe fa4b 	bl	8001ec0 <xTraceEventCreateData1>
 8003a2a:	4603      	mov	r3, r0
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3718      	adds	r7, #24
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}

08003a34 <xTraceTaskInitialize>:
#define TRC_TASK_STATE_INDEX_PRIORITY		0u

TraceTaskData_t* pxTraceTaskData TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTaskInitialize(TraceTaskData_t *pxBuffer)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
	int32_t i;

	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTaskData= pxBuffer;
 8003a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8003a7c <xTraceTaskInitialize+0x48>)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6013      	str	r3, [r2, #0]

	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8003a42:	2300      	movs	r3, #0
 8003a44:	60fb      	str	r3, [r7, #12]
 8003a46:	e008      	b.n	8003a5a <xTraceTaskInitialize+0x26>
	{
		pxTraceTaskData->coreTasks[i] = TRACE_HANDLE_NO_TASK;  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8003a48:	4b0c      	ldr	r3, [pc, #48]	@ (8003a7c <xTraceTaskInitialize+0x48>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	68fa      	ldr	r2, [r7, #12]
 8003a4e:	2102      	movs	r1, #2
 8003a50:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	for (i = 0; i < (TRC_CFG_CORE_COUNT); i++)
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	3301      	adds	r3, #1
 8003a58:	60fb      	str	r3, [r7, #12]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	ddf3      	ble.n	8003a48 <xTraceTaskInitialize+0x14>
	}

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TASK);
 8003a60:	4b07      	ldr	r3, [pc, #28]	@ (8003a80 <xTraceTaskInitialize+0x4c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003a68:	4a05      	ldr	r2, [pc, #20]	@ (8003a80 <xTraceTaskInitialize+0x4c>)
 8003a6a:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3714      	adds	r7, #20
 8003a72:	46bd      	mov	sp, r7
 8003a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	20003ce4 	.word	0x20003ce4
 8003a80:	20003ce0 	.word	0x20003ce0

08003a84 <xTraceTaskSwitch>:

	return TRC_SUCCESS;
}

traceResult xTraceTaskSwitch(void *pvTask, TraceUnsignedBaseType_t uxPriority)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b088      	sub	sp, #32
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
 8003a8c:	6039      	str	r1, [r7, #0]
	traceResult xResult = TRC_FAIL;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	61fb      	str	r3, [r7, #28]
	TRACE_ALLOC_CRITICAL_SECTION();
	
	(void)pvTask;
	(void)uxPriority;

	if (!xTraceIsRecorderInitialized())
 8003a92:	4b21      	ldr	r3, [pc, #132]	@ (8003b18 <xTraceTaskSwitch+0x94>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <xTraceTaskSwitch+0x1e>
	{
		return xResult;
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	e035      	b.n	8003b0e <xTraceTaskSwitch+0x8a>
	}

	if (!xTraceIsRecorderEnabled())
 8003aa2:	4b1d      	ldr	r3, [pc, #116]	@ (8003b18 <xTraceTaskSwitch+0x94>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d004      	beq.n	8003ab8 <xTraceTaskSwitch+0x34>
 8003aae:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <xTraceTaskSwitch+0x98>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d105      	bne.n	8003ac4 <xTraceTaskSwitch+0x40>
	{
		/* Make sure we store the current task, even while recorder isn't enabled */
		(void)xTraceTaskSetCurrent(pvTask);
 8003ab8:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <xTraceTaskSwitch+0x9c>)
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	687a      	ldr	r2, [r7, #4]
 8003abe:	601a      	str	r2, [r3, #0]

		return xResult;
 8003ac0:	69fb      	ldr	r3, [r7, #28]
 8003ac2:	e024      	b.n	8003b0e <xTraceTaskSwitch+0x8a>
	}

	(void)xTraceStateSet(TRC_STATE_IN_TASKSWITCH);
 8003ac4:	4b15      	ldr	r3, [pc, #84]	@ (8003b1c <xTraceTaskSwitch+0x98>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	609a      	str	r2, [r3, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003acc:	f3ef 8310 	mrs	r3, PRIMASK
 8003ad0:	60fb      	str	r3, [r7, #12]
  return(result);
 8003ad2:	68fb      	ldr	r3, [r7, #12]

	TRACE_ENTER_CRITICAL_SECTION();
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	f383 8810 	msr	PRIMASK, r3
}
 8003ae0:	bf00      	nop
#if (TRC_KERNEL_PORT_KERNEL_CAN_SWITCH_TO_SAME_TASK == 1)
	(void)xTraceTaskGetCurrent(&pvCurrent);
	if (pvCurrent != pvTask)
#endif
	{
		(void)xTraceTaskSetCurrent(pvTask);
 8003ae2:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <xTraceTaskSwitch+0x9c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	687a      	ldr	r2, [r7, #4]
 8003ae8:	601a      	str	r2, [r3, #0]

		xResult = xTraceEventCreate2(PSF_EVENT_TASK_ACTIVATE, (TraceUnsignedBaseType_t)pvTask, uxPriority);  /*cstat !MISRAC2004-11.3 !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6 Suppress conversion from pointer to integer check*/
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	4619      	mov	r1, r3
 8003af0:	2037      	movs	r0, #55	@ 0x37
 8003af2:	f7fd ffc9 	bl	8001a88 <xTraceEventCreate2>
 8003af6:	61f8      	str	r0, [r7, #28]
	}

	(void)xTraceStateSet(TRC_STATE_IN_APPLICATION);
 8003af8:	4b08      	ldr	r3, [pc, #32]	@ (8003b1c <xTraceTaskSwitch+0x98>)
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	2202      	movs	r2, #2
 8003afe:	609a      	str	r2, [r3, #8]
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	f383 8810 	msr	PRIMASK, r3
}
 8003b0a:	bf00      	nop

	TRACE_EXIT_CRITICAL_SECTION();

	return xResult;
 8003b0c:	69fb      	ldr	r3, [r7, #28]
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
 8003b16:	bf00      	nop
 8003b18:	20003ce0 	.word	0x20003ce0
 8003b1c:	20003cd8 	.word	0x20003cd8
 8003b20:	20003ce4 	.word	0x20003ce4

08003b24 <xTraceTimestampInitialize>:
#if (TRC_USE_TRACEALYZER_RECORDER == 1) && (TRC_CFG_RECORDER_MODE == TRC_RECORDER_MODE_STREAMING)

TraceTimestampData_t *pxTraceTimestamp TRC_CFG_RECORDER_DATA_ATTRIBUTE;

traceResult xTraceTimestampInitialize(TraceTimestampData_t *pxBuffer)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
	/* This should never fail */
	TRC_ASSERT(pxBuffer != (void*)0);

	pxTraceTimestamp = pxBuffer;
 8003b2c:	4a16      	ldr	r2, [pc, #88]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6013      	str	r3, [r2, #0]

	/* These will be set when tracing is enabled */
	pxTraceTimestamp->frequency = 0u;
 8003b32:	4b15      	ldr	r3, [pc, #84]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	2200      	movs	r2, #0
 8003b38:	609a      	str	r2, [r3, #8]
	pxTraceTimestamp->period = 0u;
 8003b3a:	4b13      	ldr	r3, [pc, #76]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	605a      	str	r2, [r3, #4]

	pxTraceTimestamp->osTickHz = TRC_TICK_RATE_HZ;
 8003b42:	4b11      	ldr	r3, [pc, #68]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003b4a:	611a      	str	r2, [r3, #16]
	pxTraceTimestamp->osTickCount = 0u;
 8003b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	2200      	movs	r2, #0
 8003b52:	619a      	str	r2, [r3, #24]
	pxTraceTimestamp->wraparounds = 0u;
 8003b54:	4b0c      	ldr	r3, [pc, #48]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	60da      	str	r2, [r3, #12]
	pxTraceTimestamp->type = TRC_HWTC_TYPE;
 8003b5c:	4b0a      	ldr	r3, [pc, #40]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]

#if (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_INCR || TRC_HWTC_TYPE == TRC_OS_TIMER_INCR)
	pxTraceTimestamp->latestTimestamp = 0u;
 8003b64:	4b08      	ldr	r3, [pc, #32]	@ (8003b88 <xTraceTimestampInitialize+0x64>)
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	615a      	str	r2, [r3, #20]
#elif (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR || TRC_HWTC_TYPE == TRC_CUSTOM_TIMER_DECR || TRC_HWTC_TYPE == TRC_OS_TIMER_DECR)
	pxTraceTimestamp->latestTimestamp = pxTraceTimestamp->period - 1u;
#endif

	(void)xTraceSetComponentInitialized(TRC_RECORDER_COMPONENT_TIMESTAMP);
 8003b6c:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <xTraceTimestampInitialize+0x68>)
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003b74:	4a05      	ldr	r2, [pc, #20]	@ (8003b8c <xTraceTimestampInitialize+0x68>)
 8003b76:	6013      	str	r3, [r2, #0]

	return TRC_SUCCESS;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	370c      	adds	r7, #12
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr
 8003b86:	bf00      	nop
 8003b88:	20003ce8 	.word	0x20003ce8
 8003b8c:	20003ce0 	.word	0x20003ce0

08003b90 <vApplicationIdleHook>:
/* Hook prototypes */
void vApplicationIdleHook(void);

/* USER CODE BEGIN 2 */
void vApplicationIdleHook( void )
{
 8003b90:	b480      	push	{r7}
 8003b92:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8003b94:	bf00      	nop
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr

08003b9e <HAL_TIM_IC_CaptureCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003b9e:	b580      	push	{r7, lr}
 8003ba0:	b082      	sub	sp, #8
 8003ba2:	af00      	add	r7, sp, #0
 8003ba4:	6078      	str	r0, [r7, #4]
   Ultrasonic_IC_Callback(htim);
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	f001 f9a0 	bl	8004eec <Ultrasonic_IC_Callback>
}
 8003bac:	bf00      	nop
 8003bae:	3708      	adds	r7, #8
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <_write>:

int _write(int file, char *ptr, int len)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b086      	sub	sp, #24
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	60f8      	str	r0, [r7, #12]
 8003bbc:	60b9      	str	r1, [r7, #8]
 8003bbe:	607a      	str	r2, [r7, #4]
    if (xUARTMutex != NULL && xPortIsInsideInterrupt() == pdFALSE)
 8003bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8003c30 <_write+0x7c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d026      	beq.n	8003c16 <_write+0x62>
{
uint32_t ulCurrentInterrupt;
BaseType_t xReturn;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8003bc8:	f3ef 8305 	mrs	r3, IPSR
 8003bcc:	617b      	str	r3, [r7, #20]

	if( ulCurrentInterrupt == 0 )
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d102      	bne.n	8003bda <_write+0x26>
	{
		xReturn = pdFALSE;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]
 8003bd8:	e001      	b.n	8003bde <_write+0x2a>
	}
	else
	{
		xReturn = pdTRUE;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d118      	bne.n	8003c16 <_write+0x62>
    {
        if (xSemaphoreTake(xUARTMutex, 0) == pdPASS)
 8003be4:	4b12      	ldr	r3, [pc, #72]	@ (8003c30 <_write+0x7c>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	2100      	movs	r1, #0
 8003bea:	4618      	mov	r0, r3
 8003bec:	f005 fd72 	bl	80096d4 <xQueueSemaphoreTake>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d117      	bne.n	8003c26 <_write+0x72>
        {
            HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	b29a      	uxth	r2, r3
 8003bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8003bfe:	68b9      	ldr	r1, [r7, #8]
 8003c00:	480c      	ldr	r0, [pc, #48]	@ (8003c34 <_write+0x80>)
 8003c02:	f004 fa7d 	bl	8008100 <HAL_UART_Transmit>
            xSemaphoreGive(xUARTMutex);
 8003c06:	4b0a      	ldr	r3, [pc, #40]	@ (8003c30 <_write+0x7c>)
 8003c08:	6818      	ldr	r0, [r3, #0]
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	2100      	movs	r1, #0
 8003c10:	f005 f924 	bl	8008e5c <xQueueGenericSend>
        if (xSemaphoreTake(xUARTMutex, 0) == pdPASS)
 8003c14:	e007      	b.n	8003c26 <_write+0x72>
            /* Mutex busy, drop this print to avoid blocking tasks */
        }
    }
    else
    {
        HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	b29a      	uxth	r2, r3
 8003c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8003c1e:	68b9      	ldr	r1, [r7, #8]
 8003c20:	4804      	ldr	r0, [pc, #16]	@ (8003c34 <_write+0x80>)
 8003c22:	f004 fa6d 	bl	8008100 <HAL_UART_Transmit>
    }
    return len;
 8003c26:	687b      	ldr	r3, [r7, #4]
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3718      	adds	r7, #24
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	20003e24 	.word	0x20003e24
 8003c34:	20003dc4 	.word	0x20003dc4

08003c38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003c38:	b590      	push	{r4, r7, lr}
 8003c3a:	b085      	sub	sp, #20
 8003c3c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003c3e:	f001 fc7f 	bl	8005540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003c42:	f000 f95d 	bl	8003f00 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
   xTraceEnable(TRC_START);
 8003c46:	2001      	movs	r0, #1
 8003c48:	f7ff fd2a 	bl	80036a0 <xTraceEnable>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003c4c:	f000 fb76 	bl	800433c <MX_GPIO_Init>
  MX_TIM3_Init();
 8003c50:	f000 fa8c 	bl	800416c <MX_TIM3_Init>
  MX_TIM4_Init();
 8003c54:	f000 fad8 	bl	8004208 <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8003c58:	f000 fb46 	bl	80042e8 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8003c5c:	f000 f9c2 	bl	8003fe4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  /* Start PWM on all 4 Motor Direction Pins */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // IN3
 8003c60:	2100      	movs	r1, #0
 8003c62:	4877      	ldr	r0, [pc, #476]	@ (8003e40 <main+0x208>)
 8003c64:	f002 ff18 	bl	8006a98 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // IN4
 8003c68:	2104      	movs	r1, #4
 8003c6a:	4875      	ldr	r0, [pc, #468]	@ (8003e40 <main+0x208>)
 8003c6c:	f002 ff14 	bl	8006a98 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3); // IN1
 8003c70:	2108      	movs	r1, #8
 8003c72:	4873      	ldr	r0, [pc, #460]	@ (8003e40 <main+0x208>)
 8003c74:	f002 ff10 	bl	8006a98 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4); // IN2
 8003c78:	210c      	movs	r1, #12
 8003c7a:	4871      	ldr	r0, [pc, #452]	@ (8003e40 <main+0x208>)
 8003c7c:	f002 ff0c 	bl	8006a98 <HAL_TIM_PWM_Start>

  /* Start Input Capture for Ultrasonic Echo */
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 8003c80:	2104      	movs	r1, #4
 8003c82:	4870      	ldr	r0, [pc, #448]	@ (8003e44 <main+0x20c>)
 8003c84:	f003 f82a 	bl	8006cdc <HAL_TIM_IC_Start_IT>
  BaseType_t result;
  /* Welcome Message */
 // printf("\r\n\r\n");
  printf("\r\n");
 8003c88:	486f      	ldr	r0, [pc, #444]	@ (8003e48 <main+0x210>)
 8003c8a:	f009 f9f9 	bl	800d080 <puts>
  printf("   Line Follower Robot - FreeRTOS           \r\n");
 8003c8e:	486f      	ldr	r0, [pc, #444]	@ (8003e4c <main+0x214>)
 8003c90:	f009 f9f6 	bl	800d080 <puts>
  printf("          STM32F446RE Nucleo Board          \r\n");
 8003c94:	486e      	ldr	r0, [pc, #440]	@ (8003e50 <main+0x218>)
 8003c96:	f009 f9f3 	bl	800d080 <puts>
  printf("         With Obstacle Avoidance            \r\n");
 8003c9a:	486e      	ldr	r0, [pc, #440]	@ (8003e54 <main+0x21c>)
 8003c9c:	f009 f9f0 	bl	800d080 <puts>
  printf("\r\n");
 8003ca0:	486d      	ldr	r0, [pc, #436]	@ (8003e58 <main+0x220>)
 8003ca2:	f009 f9ed 	bl	800d080 <puts>
  printf("\r\n");
 8003ca6:	486d      	ldr	r0, [pc, #436]	@ (8003e5c <main+0x224>)
 8003ca8:	f009 f9ea 	bl	800d080 <puts>
  printf("[INFO] System Clock: %lu MHz\r\n", SystemCoreClock / 1000000);
 8003cac:	4b6c      	ldr	r3, [pc, #432]	@ (8003e60 <main+0x228>)
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a6c      	ldr	r2, [pc, #432]	@ (8003e64 <main+0x22c>)
 8003cb2:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb6:	0c9b      	lsrs	r3, r3, #18
 8003cb8:	4619      	mov	r1, r3
 8003cba:	486b      	ldr	r0, [pc, #428]	@ (8003e68 <main+0x230>)
 8003cbc:	f009 f978 	bl	800cfb0 <iprintf>
  printf("[INFO] FreeRTOS Version: %s\r\n", tskKERNEL_VERSION_NUMBER);
 8003cc0:	496a      	ldr	r1, [pc, #424]	@ (8003e6c <main+0x234>)
 8003cc2:	486b      	ldr	r0, [pc, #428]	@ (8003e70 <main+0x238>)
 8003cc4:	f009 f974 	bl	800cfb0 <iprintf>
  printf("\r\n[INIT] Initializing FreeRTOS components...\r\n\r\n");
 8003cc8:	486a      	ldr	r0, [pc, #424]	@ (8003e74 <main+0x23c>)
 8003cca:	f009 f9d9 	bl	800d080 <puts>

  // ---- MUTEX ----
  xUARTMutex = xSemaphoreCreateMutex();
 8003cce:	2001      	movs	r0, #1
 8003cd0:	f005 f8ac 	bl	8008e2c <xQueueCreateMutex>
 8003cd4:	4603      	mov	r3, r0
 8003cd6:	4a68      	ldr	r2, [pc, #416]	@ (8003e78 <main+0x240>)
 8003cd8:	6013      	str	r3, [r2, #0]
  if (xUARTMutex) printf("[INIT]  UART Mutex created\r\n");
 8003cda:	4b67      	ldr	r3, [pc, #412]	@ (8003e78 <main+0x240>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d002      	beq.n	8003ce8 <main+0xb0>
 8003ce2:	4866      	ldr	r0, [pc, #408]	@ (8003e7c <main+0x244>)
 8003ce4:	f009 f9cc 	bl	800d080 <puts>

  // ---- SEMAPHORE ----
  xUltrasonicSemaphore = xSemaphoreCreateBinary();
 8003ce8:	2203      	movs	r2, #3
 8003cea:	2100      	movs	r1, #0
 8003cec:	2001      	movs	r0, #1
 8003cee:	f004 ffcb 	bl	8008c88 <xQueueGenericCreate>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	4a62      	ldr	r2, [pc, #392]	@ (8003e80 <main+0x248>)
 8003cf6:	6013      	str	r3, [r2, #0]
  if (xUltrasonicSemaphore) {
 8003cf8:	4b61      	ldr	r3, [pc, #388]	@ (8003e80 <main+0x248>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d009      	beq.n	8003d14 <main+0xdc>
      xSemaphoreGive(xUltrasonicSemaphore);
 8003d00:	4b5f      	ldr	r3, [pc, #380]	@ (8003e80 <main+0x248>)
 8003d02:	6818      	ldr	r0, [r3, #0]
 8003d04:	2300      	movs	r3, #0
 8003d06:	2200      	movs	r2, #0
 8003d08:	2100      	movs	r1, #0
 8003d0a:	f005 f8a7 	bl	8008e5c <xQueueGenericSend>
      printf("[INIT]  Ultrasonic Binary Semaphore created\r\n");
 8003d0e:	485d      	ldr	r0, [pc, #372]	@ (8003e84 <main+0x24c>)
 8003d10:	f009 f9b6 	bl	800d080 <puts>
  }

  // ---- TIMER ----
  xSensorTimer = xTimerCreate("SensorTimer", pdMS_TO_TICKS(500), pdTRUE, 0, vSensorTimerCallback);
 8003d14:	4b5c      	ldr	r3, [pc, #368]	@ (8003e88 <main+0x250>)
 8003d16:	9300      	str	r3, [sp, #0]
 8003d18:	2300      	movs	r3, #0
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8003d20:	485a      	ldr	r0, [pc, #360]	@ (8003e8c <main+0x254>)
 8003d22:	f007 fa1d 	bl	800b160 <xTimerCreate>
 8003d26:	4603      	mov	r3, r0
 8003d28:	4a59      	ldr	r2, [pc, #356]	@ (8003e90 <main+0x258>)
 8003d2a:	6013      	str	r3, [r2, #0]
  if (xSensorTimer) {
 8003d2c:	4b58      	ldr	r3, [pc, #352]	@ (8003e90 <main+0x258>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d00e      	beq.n	8003d52 <main+0x11a>
      xTimerStart(xSensorTimer, 0);
 8003d34:	4b56      	ldr	r3, [pc, #344]	@ (8003e90 <main+0x258>)
 8003d36:	681c      	ldr	r4, [r3, #0]
 8003d38:	f006 fbe0 	bl	800a4fc <xTaskGetTickCount>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	2300      	movs	r3, #0
 8003d40:	9300      	str	r3, [sp, #0]
 8003d42:	2300      	movs	r3, #0
 8003d44:	2101      	movs	r1, #1
 8003d46:	4620      	mov	r0, r4
 8003d48:	f007 fa68 	bl	800b21c <xTimerGenericCommand>
      printf("[INIT]  Sensor Timer created (500ms periodic)\r\n");
 8003d4c:	4851      	ldr	r0, [pc, #324]	@ (8003e94 <main+0x25c>)
 8003d4e:	f009 f997 	bl	800d080 <puts>
  }

  // ---- QUEUE ----
  xMotorQueue = xQueueCreate(10, sizeof(MotorCommand_t));
 8003d52:	2200      	movs	r2, #0
 8003d54:	2101      	movs	r1, #1
 8003d56:	200a      	movs	r0, #10
 8003d58:	f004 ff96 	bl	8008c88 <xQueueGenericCreate>
 8003d5c:	4603      	mov	r3, r0
 8003d5e:	4a4e      	ldr	r2, [pc, #312]	@ (8003e98 <main+0x260>)
 8003d60:	6013      	str	r3, [r2, #0]
  if (xMotorQueue) printf("[INIT]  Motor Command Queue created (10 items)\r\n");
 8003d62:	4b4d      	ldr	r3, [pc, #308]	@ (8003e98 <main+0x260>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d002      	beq.n	8003d70 <main+0x138>
 8003d6a:	484c      	ldr	r0, [pc, #304]	@ (8003e9c <main+0x264>)
 8003d6c:	f009 f988 	bl	800d080 <puts>

  // ---- TASKS ----
 result = xTaskCreate(vLineFollowerTask, "LineFollower", 1024, NULL, 3, &xLineFollowerTaskHandle);
 8003d70:	4b4b      	ldr	r3, [pc, #300]	@ (8003ea0 <main+0x268>)
 8003d72:	9301      	str	r3, [sp, #4]
 8003d74:	2303      	movs	r3, #3
 8003d76:	9300      	str	r3, [sp, #0]
 8003d78:	2300      	movs	r3, #0
 8003d7a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003d7e:	4949      	ldr	r1, [pc, #292]	@ (8003ea4 <main+0x26c>)
 8003d80:	4849      	ldr	r0, [pc, #292]	@ (8003ea8 <main+0x270>)
 8003d82:	f006 f85f 	bl	8009e44 <xTaskCreate>
 8003d86:	6078      	str	r0, [r7, #4]
 if (result==pdPASS)
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d103      	bne.n	8003d96 <main+0x15e>
	 printf("[INIT]  Line follower Task is created\r\n");
 8003d8e:	4847      	ldr	r0, [pc, #284]	@ (8003eac <main+0x274>)
 8003d90:	f009 f976 	bl	800d080 <puts>
 8003d94:	e002      	b.n	8003d9c <main+0x164>
 else
	 printf("Line Follower Task is Not Created\r\n");
 8003d96:	4846      	ldr	r0, [pc, #280]	@ (8003eb0 <main+0x278>)
 8003d98:	f009 f972 	bl	800d080 <puts>

 result= xTaskCreate(vObstacleDetectionTask, "ObstacleDetect",1024, NULL,4, &xObstacleTaskHandle);
 8003d9c:	4b45      	ldr	r3, [pc, #276]	@ (8003eb4 <main+0x27c>)
 8003d9e:	9301      	str	r3, [sp, #4]
 8003da0:	2304      	movs	r3, #4
 8003da2:	9300      	str	r3, [sp, #0]
 8003da4:	2300      	movs	r3, #0
 8003da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003daa:	4943      	ldr	r1, [pc, #268]	@ (8003eb8 <main+0x280>)
 8003dac:	4843      	ldr	r0, [pc, #268]	@ (8003ebc <main+0x284>)
 8003dae:	f006 f849 	bl	8009e44 <xTaskCreate>
 8003db2:	6078      	str	r0, [r7, #4]
 if (result==pdPASS)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2b01      	cmp	r3, #1
 8003db8:	d103      	bne.n	8003dc2 <main+0x18a>
	 printf("[INIT]  ObstacleDetectionTask is created\r\n");
 8003dba:	4841      	ldr	r0, [pc, #260]	@ (8003ec0 <main+0x288>)
 8003dbc:	f009 f960 	bl	800d080 <puts>
 8003dc0:	e002      	b.n	8003dc8 <main+0x190>
 else
	 printf("ObstacleDetectionTask is Not Created\r\n");
 8003dc2:	4840      	ldr	r0, [pc, #256]	@ (8003ec4 <main+0x28c>)
 8003dc4:	f009 f95c 	bl	800d080 <puts>

 result=xTaskCreate(vMotorControlTask, "MotorControl", 512, NULL, 2, &xMotorTaskHandle);
 8003dc8:	4b3f      	ldr	r3, [pc, #252]	@ (8003ec8 <main+0x290>)
 8003dca:	9301      	str	r3, [sp, #4]
 8003dcc:	2302      	movs	r3, #2
 8003dce:	9300      	str	r3, [sp, #0]
 8003dd0:	2300      	movs	r3, #0
 8003dd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003dd6:	493d      	ldr	r1, [pc, #244]	@ (8003ecc <main+0x294>)
 8003dd8:	483d      	ldr	r0, [pc, #244]	@ (8003ed0 <main+0x298>)
 8003dda:	f006 f833 	bl	8009e44 <xTaskCreate>
 8003dde:	6078      	str	r0, [r7, #4]
 if (result==pdPASS)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d103      	bne.n	8003dee <main+0x1b6>
	 printf("[INIT]  MotorControlTask is created\r\n");
 8003de6:	483b      	ldr	r0, [pc, #236]	@ (8003ed4 <main+0x29c>)
 8003de8:	f009 f94a 	bl	800d080 <puts>
 8003dec:	e002      	b.n	8003df4 <main+0x1bc>
 else
	 printf("MotorControlTask is Not Created\r\n");
 8003dee:	483a      	ldr	r0, [pc, #232]	@ (8003ed8 <main+0x2a0>)
 8003df0:	f009 f946 	bl	800d080 <puts>

 result=xTaskCreate(vSystemMonitorTask, "SysMonitor",1024, NULL, 1, &xMonitorTaskHandle);
 8003df4:	4b39      	ldr	r3, [pc, #228]	@ (8003edc <main+0x2a4>)
 8003df6:	9301      	str	r3, [sp, #4]
 8003df8:	2301      	movs	r3, #1
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003e02:	4937      	ldr	r1, [pc, #220]	@ (8003ee0 <main+0x2a8>)
 8003e04:	4837      	ldr	r0, [pc, #220]	@ (8003ee4 <main+0x2ac>)
 8003e06:	f006 f81d 	bl	8009e44 <xTaskCreate>
 8003e0a:	6078      	str	r0, [r7, #4]
 if (result==pdPASS)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d103      	bne.n	8003e1a <main+0x1e2>
	 printf("[INIT]  SystemMonitorTask is created\r\n");
 8003e12:	4835      	ldr	r0, [pc, #212]	@ (8003ee8 <main+0x2b0>)
 8003e14:	f009 f934 	bl	800d080 <puts>
 8003e18:	e002      	b.n	8003e20 <main+0x1e8>
 else
	 printf("SystemMonitorTask is Not Created\r\n");
 8003e1a:	4834      	ldr	r0, [pc, #208]	@ (8003eec <main+0x2b4>)
 8003e1c:	f009 f930 	bl	800d080 <puts>

  printf("\r\n[INIT] All tasks created successfully!\r\n");
 8003e20:	4833      	ldr	r0, [pc, #204]	@ (8003ef0 <main+0x2b8>)
 8003e22:	f009 f92d 	bl	800d080 <puts>
  printf("[INIT] Starting FreeRTOS Scheduler...\r\n");
 8003e26:	4833      	ldr	r0, [pc, #204]	@ (8003ef4 <main+0x2bc>)
 8003e28:	f009 f92a 	bl	800d080 <puts>
  printf("\r\n\r\n");
 8003e2c:	4832      	ldr	r0, [pc, #200]	@ (8003ef8 <main+0x2c0>)
 8003e2e:	f009 f927 	bl	800d080 <puts>
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */


  /* Start the scheduler */
  vTaskStartScheduler();
 8003e32:	f006 fa37 	bl	800a2a4 <vTaskStartScheduler>

  /* Should never reach here */
  printf("[ERROR] Scheduler failed to start!\r\n");
 8003e36:	4831      	ldr	r0, [pc, #196]	@ (8003efc <main+0x2c4>)
 8003e38:	f009 f922 	bl	800d080 <puts>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003e3c:	bf00      	nop
 8003e3e:	e7fd      	b.n	8003e3c <main+0x204>
 8003e40:	20003cec 	.word	0x20003cec
 8003e44:	20003d7c 	.word	0x20003d7c
 8003e48:	08010bf0 	.word	0x08010bf0
 8003e4c:	08010c7c 	.word	0x08010c7c
 8003e50:	08010cb0 	.word	0x08010cb0
 8003e54:	08010ce4 	.word	0x08010ce4
 8003e58:	08010d18 	.word	0x08010d18
 8003e5c:	08010da4 	.word	0x08010da4
 8003e60:	20000014 	.word	0x20000014
 8003e64:	431bde83 	.word	0x431bde83
 8003e68:	08010da8 	.word	0x08010da8
 8003e6c:	08010dc8 	.word	0x08010dc8
 8003e70:	08010dd0 	.word	0x08010dd0
 8003e74:	08010df0 	.word	0x08010df0
 8003e78:	20003e24 	.word	0x20003e24
 8003e7c:	08010e20 	.word	0x08010e20
 8003e80:	20003e20 	.word	0x20003e20
 8003e84:	08010e40 	.word	0x08010e40
 8003e88:	08004cc9 	.word	0x08004cc9
 8003e8c:	08010e70 	.word	0x08010e70
 8003e90:	20003e28 	.word	0x20003e28
 8003e94:	08010e7c 	.word	0x08010e7c
 8003e98:	20003e1c 	.word	0x20003e1c
 8003e9c:	08010eb0 	.word	0x08010eb0
 8003ea0:	20003e0c 	.word	0x20003e0c
 8003ea4:	08010ee4 	.word	0x08010ee4
 8003ea8:	080047e5 	.word	0x080047e5
 8003eac:	08010ef4 	.word	0x08010ef4
 8003eb0:	08010f20 	.word	0x08010f20
 8003eb4:	20003e10 	.word	0x20003e10
 8003eb8:	08010f44 	.word	0x08010f44
 8003ebc:	08004a45 	.word	0x08004a45
 8003ec0:	08010f54 	.word	0x08010f54
 8003ec4:	08010f84 	.word	0x08010f84
 8003ec8:	20003e14 	.word	0x20003e14
 8003ecc:	08010fac 	.word	0x08010fac
 8003ed0:	08004ba5 	.word	0x08004ba5
 8003ed4:	08010fbc 	.word	0x08010fbc
 8003ed8:	08010fe4 	.word	0x08010fe4
 8003edc:	20003e18 	.word	0x20003e18
 8003ee0:	08011008 	.word	0x08011008
 8003ee4:	08004be1 	.word	0x08004be1
 8003ee8:	08011014 	.word	0x08011014
 8003eec:	08011040 	.word	0x08011040
 8003ef0:	08011064 	.word	0x08011064
 8003ef4:	08011090 	.word	0x08011090
 8003ef8:	080110b8 	.word	0x080110b8
 8003efc:	08011140 	.word	0x08011140

08003f00 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b094      	sub	sp, #80	@ 0x50
 8003f04:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003f06:	f107 031c 	add.w	r3, r7, #28
 8003f0a:	2234      	movs	r2, #52	@ 0x34
 8003f0c:	2100      	movs	r1, #0
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f009 f9b8 	bl	800d284 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003f14:	f107 0308 	add.w	r3, r7, #8
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	609a      	str	r2, [r3, #8]
 8003f20:	60da      	str	r2, [r3, #12]
 8003f22:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f24:	2300      	movs	r3, #0
 8003f26:	607b      	str	r3, [r7, #4]
 8003f28:	4b2c      	ldr	r3, [pc, #176]	@ (8003fdc <SystemClock_Config+0xdc>)
 8003f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f2c:	4a2b      	ldr	r2, [pc, #172]	@ (8003fdc <SystemClock_Config+0xdc>)
 8003f2e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f32:	6413      	str	r3, [r2, #64]	@ 0x40
 8003f34:	4b29      	ldr	r3, [pc, #164]	@ (8003fdc <SystemClock_Config+0xdc>)
 8003f36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3c:	607b      	str	r3, [r7, #4]
 8003f3e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f40:	2300      	movs	r3, #0
 8003f42:	603b      	str	r3, [r7, #0]
 8003f44:	4b26      	ldr	r3, [pc, #152]	@ (8003fe0 <SystemClock_Config+0xe0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	4a25      	ldr	r2, [pc, #148]	@ (8003fe0 <SystemClock_Config+0xe0>)
 8003f4a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003f4e:	6013      	str	r3, [r2, #0]
 8003f50:	4b23      	ldr	r3, [pc, #140]	@ (8003fe0 <SystemClock_Config+0xe0>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003f58:	603b      	str	r3, [r7, #0]
 8003f5a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f60:	2301      	movs	r3, #1
 8003f62:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f64:	2310      	movs	r3, #16
 8003f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f68:	2302      	movs	r3, #2
 8003f6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f70:	2308      	movs	r3, #8
 8003f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8003f74:	23b4      	movs	r3, #180	@ 0xb4
 8003f76:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f78:	2302      	movs	r3, #2
 8003f7a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003f7c:	2302      	movs	r3, #2
 8003f7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f80:	2302      	movs	r3, #2
 8003f82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f84:	f107 031c 	add.w	r3, r7, #28
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f002 f9cd 	bl	8006328 <HAL_RCC_OscConfig>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8003f94:	f000 faaf 	bl	80044f6 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8003f98:	f001 fdfa 	bl	8005b90 <HAL_PWREx_EnableOverDrive>
 8003f9c:	4603      	mov	r3, r0
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d001      	beq.n	8003fa6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8003fa2:	f000 faa8 	bl	80044f6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003fa6:	230f      	movs	r3, #15
 8003fa8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003faa:	2302      	movs	r3, #2
 8003fac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003fae:	2300      	movs	r3, #0
 8003fb0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003fb2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003fb6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003fb8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003fbc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003fbe:	f107 0308 	add.w	r3, r7, #8
 8003fc2:	2105      	movs	r1, #5
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	f001 fe33 	bl	8005c30 <HAL_RCC_ClockConfig>
 8003fca:	4603      	mov	r3, r0
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d001      	beq.n	8003fd4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8003fd0:	f000 fa91 	bl	80044f6 <Error_Handler>
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	3750      	adds	r7, #80	@ 0x50
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40023800 	.word	0x40023800
 8003fe0:	40007000 	.word	0x40007000

08003fe4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b096      	sub	sp, #88	@ 0x58
 8003fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003fea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003fee:	2200      	movs	r2, #0
 8003ff0:	601a      	str	r2, [r3, #0]
 8003ff2:	605a      	str	r2, [r3, #4]
 8003ff4:	609a      	str	r2, [r3, #8]
 8003ff6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ff8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003ffc:	2200      	movs	r2, #0
 8003ffe:	601a      	str	r2, [r3, #0]
 8004000:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004002:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004006:	2200      	movs	r2, #0
 8004008:	601a      	str	r2, [r3, #0]
 800400a:	605a      	str	r2, [r3, #4]
 800400c:	609a      	str	r2, [r3, #8]
 800400e:	60da      	str	r2, [r3, #12]
 8004010:	611a      	str	r2, [r3, #16]
 8004012:	615a      	str	r2, [r3, #20]
 8004014:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004016:	1d3b      	adds	r3, r7, #4
 8004018:	2220      	movs	r2, #32
 800401a:	2100      	movs	r1, #0
 800401c:	4618      	mov	r0, r3
 800401e:	f009 f931 	bl	800d284 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004022:	4b50      	ldr	r3, [pc, #320]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004024:	4a50      	ldr	r2, [pc, #320]	@ (8004168 <MX_TIM1_Init+0x184>)
 8004026:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 89;
 8004028:	4b4e      	ldr	r3, [pc, #312]	@ (8004164 <MX_TIM1_Init+0x180>)
 800402a:	2259      	movs	r2, #89	@ 0x59
 800402c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800402e:	4b4d      	ldr	r3, [pc, #308]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004030:	2200      	movs	r2, #0
 8004032:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1999;
 8004034:	4b4b      	ldr	r3, [pc, #300]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004036:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 800403a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800403c:	4b49      	ldr	r3, [pc, #292]	@ (8004164 <MX_TIM1_Init+0x180>)
 800403e:	2200      	movs	r2, #0
 8004040:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004042:	4b48      	ldr	r3, [pc, #288]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004044:	2200      	movs	r2, #0
 8004046:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004048:	4b46      	ldr	r3, [pc, #280]	@ (8004164 <MX_TIM1_Init+0x180>)
 800404a:	2280      	movs	r2, #128	@ 0x80
 800404c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800404e:	4845      	ldr	r0, [pc, #276]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004050:	f002 fc08 	bl	8006864 <HAL_TIM_Base_Init>
 8004054:	4603      	mov	r3, r0
 8004056:	2b00      	cmp	r3, #0
 8004058:	d001      	beq.n	800405e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800405a:	f000 fa4c 	bl	80044f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800405e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004062:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004064:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8004068:	4619      	mov	r1, r3
 800406a:	483e      	ldr	r0, [pc, #248]	@ (8004164 <MX_TIM1_Init+0x180>)
 800406c:	f003 f9ac 	bl	80073c8 <HAL_TIM_ConfigClockSource>
 8004070:	4603      	mov	r3, r0
 8004072:	2b00      	cmp	r3, #0
 8004074:	d001      	beq.n	800407a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004076:	f000 fa3e 	bl	80044f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800407a:	483a      	ldr	r0, [pc, #232]	@ (8004164 <MX_TIM1_Init+0x180>)
 800407c:	f002 fcb2 	bl	80069e4 <HAL_TIM_PWM_Init>
 8004080:	4603      	mov	r3, r0
 8004082:	2b00      	cmp	r3, #0
 8004084:	d001      	beq.n	800408a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004086:	f000 fa36 	bl	80044f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800408a:	2300      	movs	r3, #0
 800408c:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800408e:	2300      	movs	r3, #0
 8004090:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004092:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8004096:	4619      	mov	r1, r3
 8004098:	4832      	ldr	r0, [pc, #200]	@ (8004164 <MX_TIM1_Init+0x180>)
 800409a:	f003 feff 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80040a4:	f000 fa27 	bl	80044f6 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040a8:	2360      	movs	r3, #96	@ 0x60
 80040aa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80040ac:	2300      	movs	r3, #0
 80040ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040b0:	2300      	movs	r3, #0
 80040b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040b4:	2300      	movs	r3, #0
 80040b6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80040b8:	2304      	movs	r3, #4
 80040ba:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040bc:	2300      	movs	r3, #0
 80040be:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040c0:	2300      	movs	r3, #0
 80040c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040c8:	2200      	movs	r2, #0
 80040ca:	4619      	mov	r1, r3
 80040cc:	4825      	ldr	r0, [pc, #148]	@ (8004164 <MX_TIM1_Init+0x180>)
 80040ce:	f003 f8b9 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d001      	beq.n	80040dc <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80040d8:	f000 fa0d 	bl	80044f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040e0:	2204      	movs	r2, #4
 80040e2:	4619      	mov	r1, r3
 80040e4:	481f      	ldr	r0, [pc, #124]	@ (8004164 <MX_TIM1_Init+0x180>)
 80040e6:	f003 f8ad 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 80040f0:	f000 fa01 	bl	80044f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80040f8:	2208      	movs	r2, #8
 80040fa:	4619      	mov	r1, r3
 80040fc:	4819      	ldr	r0, [pc, #100]	@ (8004164 <MX_TIM1_Init+0x180>)
 80040fe:	f003 f8a1 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8004108:	f000 f9f5 	bl	80044f6 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800410c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004110:	220c      	movs	r2, #12
 8004112:	4619      	mov	r1, r3
 8004114:	4813      	ldr	r0, [pc, #76]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004116:	f003 f895 	bl	8007244 <HAL_TIM_PWM_ConfigChannel>
 800411a:	4603      	mov	r3, r0
 800411c:	2b00      	cmp	r3, #0
 800411e:	d001      	beq.n	8004124 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8004120:	f000 f9e9 	bl	80044f6 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004124:	2300      	movs	r3, #0
 8004126:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004128:	2300      	movs	r3, #0
 800412a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800412c:	2300      	movs	r3, #0
 800412e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004130:	2300      	movs	r3, #0
 8004132:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004134:	2300      	movs	r3, #0
 8004136:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004138:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800413c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800413e:	2300      	movs	r3, #0
 8004140:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004142:	1d3b      	adds	r3, r7, #4
 8004144:	4619      	mov	r1, r3
 8004146:	4807      	ldr	r0, [pc, #28]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004148:	f003 ff24 	bl	8007f94 <HAL_TIMEx_ConfigBreakDeadTime>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8004152:	f000 f9d0 	bl	80044f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004156:	4803      	ldr	r0, [pc, #12]	@ (8004164 <MX_TIM1_Init+0x180>)
 8004158:	f000 ffd4 	bl	8005104 <HAL_TIM_MspPostInit>

}
 800415c:	bf00      	nop
 800415e:	3758      	adds	r7, #88	@ 0x58
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	20003cec 	.word	0x20003cec
 8004168:	40010000 	.word	0x40010000

0800416c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004172:	f107 0308 	add.w	r3, r7, #8
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]
 800417a:	605a      	str	r2, [r3, #4]
 800417c:	609a      	str	r2, [r3, #8]
 800417e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004180:	463b      	mov	r3, r7
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004188:	4b1d      	ldr	r3, [pc, #116]	@ (8004200 <MX_TIM3_Init+0x94>)
 800418a:	4a1e      	ldr	r2, [pc, #120]	@ (8004204 <MX_TIM3_Init+0x98>)
 800418c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 89;
 800418e:	4b1c      	ldr	r3, [pc, #112]	@ (8004200 <MX_TIM3_Init+0x94>)
 8004190:	2259      	movs	r2, #89	@ 0x59
 8004192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004194:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <MX_TIM3_Init+0x94>)
 8004196:	2200      	movs	r2, #0
 8004198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1999;
 800419a:	4b19      	ldr	r3, [pc, #100]	@ (8004200 <MX_TIM3_Init+0x94>)
 800419c:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80041a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041a2:	4b17      	ldr	r3, [pc, #92]	@ (8004200 <MX_TIM3_Init+0x94>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80041a8:	4b15      	ldr	r3, [pc, #84]	@ (8004200 <MX_TIM3_Init+0x94>)
 80041aa:	2280      	movs	r2, #128	@ 0x80
 80041ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80041ae:	4814      	ldr	r0, [pc, #80]	@ (8004200 <MX_TIM3_Init+0x94>)
 80041b0:	f002 fb58 	bl	8006864 <HAL_TIM_Base_Init>
 80041b4:	4603      	mov	r3, r0
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d001      	beq.n	80041be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80041ba:	f000 f99c 	bl	80044f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80041c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80041c4:	f107 0308 	add.w	r3, r7, #8
 80041c8:	4619      	mov	r1, r3
 80041ca:	480d      	ldr	r0, [pc, #52]	@ (8004200 <MX_TIM3_Init+0x94>)
 80041cc:	f003 f8fc 	bl	80073c8 <HAL_TIM_ConfigClockSource>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d001      	beq.n	80041da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80041d6:	f000 f98e 	bl	80044f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041da:	2300      	movs	r3, #0
 80041dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041de:	2300      	movs	r3, #0
 80041e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80041e2:	463b      	mov	r3, r7
 80041e4:	4619      	mov	r1, r3
 80041e6:	4806      	ldr	r0, [pc, #24]	@ (8004200 <MX_TIM3_Init+0x94>)
 80041e8:	f003 fe58 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d001      	beq.n	80041f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80041f2:	f000 f980 	bl	80044f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80041f6:	bf00      	nop
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	20003d34 	.word	0x20003d34
 8004204:	40000400 	.word	0x40000400

08004208 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08a      	sub	sp, #40	@ 0x28
 800420c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800420e:	f107 0318 	add.w	r3, r7, #24
 8004212:	2200      	movs	r2, #0
 8004214:	601a      	str	r2, [r3, #0]
 8004216:	605a      	str	r2, [r3, #4]
 8004218:	609a      	str	r2, [r3, #8]
 800421a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800421c:	f107 0310 	add.w	r3, r7, #16
 8004220:	2200      	movs	r2, #0
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004226:	463b      	mov	r3, r7
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
 800422c:	605a      	str	r2, [r3, #4]
 800422e:	609a      	str	r2, [r3, #8]
 8004230:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004232:	4b2b      	ldr	r3, [pc, #172]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004234:	4a2b      	ldr	r2, [pc, #172]	@ (80042e4 <MX_TIM4_Init+0xdc>)
 8004236:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 89;
 8004238:	4b29      	ldr	r3, [pc, #164]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 800423a:	2259      	movs	r2, #89	@ 0x59
 800423c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800423e:	4b28      	ldr	r3, [pc, #160]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004240:	2200      	movs	r2, #0
 8004242:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004244:	4b26      	ldr	r3, [pc, #152]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004246:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800424a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800424c:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 800424e:	2200      	movs	r2, #0
 8004250:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004252:	4b23      	ldr	r3, [pc, #140]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004254:	2200      	movs	r2, #0
 8004256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8004258:	4821      	ldr	r0, [pc, #132]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 800425a:	f002 fb03 	bl	8006864 <HAL_TIM_Base_Init>
 800425e:	4603      	mov	r3, r0
 8004260:	2b00      	cmp	r3, #0
 8004262:	d001      	beq.n	8004268 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8004264:	f000 f947 	bl	80044f6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004268:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800426c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800426e:	f107 0318 	add.w	r3, r7, #24
 8004272:	4619      	mov	r1, r3
 8004274:	481a      	ldr	r0, [pc, #104]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004276:	f003 f8a7 	bl	80073c8 <HAL_TIM_ConfigClockSource>
 800427a:	4603      	mov	r3, r0
 800427c:	2b00      	cmp	r3, #0
 800427e:	d001      	beq.n	8004284 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004280:	f000 f939 	bl	80044f6 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8004284:	4816      	ldr	r0, [pc, #88]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 8004286:	f002 fccf 	bl	8006c28 <HAL_TIM_IC_Init>
 800428a:	4603      	mov	r3, r0
 800428c:	2b00      	cmp	r3, #0
 800428e:	d001      	beq.n	8004294 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8004290:	f000 f931 	bl	80044f6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004294:	2300      	movs	r3, #0
 8004296:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004298:	2300      	movs	r3, #0
 800429a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800429c:	f107 0310 	add.w	r3, r7, #16
 80042a0:	4619      	mov	r1, r3
 80042a2:	480f      	ldr	r0, [pc, #60]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 80042a4:	f003 fdfa 	bl	8007e9c <HAL_TIMEx_MasterConfigSynchronization>
 80042a8:	4603      	mov	r3, r0
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d001      	beq.n	80042b2 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80042ae:	f000 f922 	bl	80044f6 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80042b2:	230a      	movs	r3, #10
 80042b4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80042b6:	2301      	movs	r3, #1
 80042b8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80042ba:	2300      	movs	r3, #0
 80042bc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 4;
 80042be:	2304      	movs	r3, #4
 80042c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80042c2:	463b      	mov	r3, r7
 80042c4:	2204      	movs	r2, #4
 80042c6:	4619      	mov	r1, r3
 80042c8:	4805      	ldr	r0, [pc, #20]	@ (80042e0 <MX_TIM4_Init+0xd8>)
 80042ca:	f002 ff1f 	bl	800710c <HAL_TIM_IC_ConfigChannel>
 80042ce:	4603      	mov	r3, r0
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d001      	beq.n	80042d8 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80042d4:	f000 f90f 	bl	80044f6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80042d8:	bf00      	nop
 80042da:	3728      	adds	r7, #40	@ 0x28
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}
 80042e0:	20003d7c 	.word	0x20003d7c
 80042e4:	40000800 	.word	0x40000800

080042e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 80042ee:	4a12      	ldr	r2, [pc, #72]	@ (8004338 <MX_USART2_UART_Init+0x50>)
 80042f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80042f2:	4b10      	ldr	r3, [pc, #64]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 80042f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80042f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80042fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 80042fc:	2200      	movs	r2, #0
 80042fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004300:	4b0c      	ldr	r3, [pc, #48]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 8004302:	2200      	movs	r2, #0
 8004304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004306:	4b0b      	ldr	r3, [pc, #44]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 8004308:	2200      	movs	r2, #0
 800430a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800430c:	4b09      	ldr	r3, [pc, #36]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 800430e:	220c      	movs	r2, #12
 8004310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004312:	4b08      	ldr	r3, [pc, #32]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 8004314:	2200      	movs	r2, #0
 8004316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004318:	4b06      	ldr	r3, [pc, #24]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 800431a:	2200      	movs	r2, #0
 800431c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800431e:	4805      	ldr	r0, [pc, #20]	@ (8004334 <MX_USART2_UART_Init+0x4c>)
 8004320:	f003 fe9e 	bl	8008060 <HAL_UART_Init>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800432a:	f000 f8e4 	bl	80044f6 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800432e:	bf00      	nop
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20003dc4 	.word	0x20003dc4
 8004338:	40004400 	.word	0x40004400

0800433c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b08a      	sub	sp, #40	@ 0x28
 8004340:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004342:	f107 0314 	add.w	r3, r7, #20
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	605a      	str	r2, [r3, #4]
 800434c:	609a      	str	r2, [r3, #8]
 800434e:	60da      	str	r2, [r3, #12]
 8004350:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004352:	2300      	movs	r3, #0
 8004354:	613b      	str	r3, [r7, #16]
 8004356:	4b3d      	ldr	r3, [pc, #244]	@ (800444c <MX_GPIO_Init+0x110>)
 8004358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800435a:	4a3c      	ldr	r2, [pc, #240]	@ (800444c <MX_GPIO_Init+0x110>)
 800435c:	f043 0304 	orr.w	r3, r3, #4
 8004360:	6313      	str	r3, [r2, #48]	@ 0x30
 8004362:	4b3a      	ldr	r3, [pc, #232]	@ (800444c <MX_GPIO_Init+0x110>)
 8004364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004366:	f003 0304 	and.w	r3, r3, #4
 800436a:	613b      	str	r3, [r7, #16]
 800436c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800436e:	2300      	movs	r3, #0
 8004370:	60fb      	str	r3, [r7, #12]
 8004372:	4b36      	ldr	r3, [pc, #216]	@ (800444c <MX_GPIO_Init+0x110>)
 8004374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004376:	4a35      	ldr	r2, [pc, #212]	@ (800444c <MX_GPIO_Init+0x110>)
 8004378:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800437c:	6313      	str	r3, [r2, #48]	@ 0x30
 800437e:	4b33      	ldr	r3, [pc, #204]	@ (800444c <MX_GPIO_Init+0x110>)
 8004380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004382:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004386:	60fb      	str	r3, [r7, #12]
 8004388:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800438a:	2300      	movs	r3, #0
 800438c:	60bb      	str	r3, [r7, #8]
 800438e:	4b2f      	ldr	r3, [pc, #188]	@ (800444c <MX_GPIO_Init+0x110>)
 8004390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004392:	4a2e      	ldr	r2, [pc, #184]	@ (800444c <MX_GPIO_Init+0x110>)
 8004394:	f043 0301 	orr.w	r3, r3, #1
 8004398:	6313      	str	r3, [r2, #48]	@ 0x30
 800439a:	4b2c      	ldr	r3, [pc, #176]	@ (800444c <MX_GPIO_Init+0x110>)
 800439c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800439e:	f003 0301 	and.w	r3, r3, #1
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80043a6:	2300      	movs	r3, #0
 80043a8:	607b      	str	r3, [r7, #4]
 80043aa:	4b28      	ldr	r3, [pc, #160]	@ (800444c <MX_GPIO_Init+0x110>)
 80043ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ae:	4a27      	ldr	r2, [pc, #156]	@ (800444c <MX_GPIO_Init+0x110>)
 80043b0:	f043 0302 	orr.w	r3, r3, #2
 80043b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80043b6:	4b25      	ldr	r3, [pc, #148]	@ (800444c <MX_GPIO_Init+0x110>)
 80043b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ba:	f003 0302 	and.w	r3, r3, #2
 80043be:	607b      	str	r3, [r7, #4]
 80043c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80043c2:	2200      	movs	r2, #0
 80043c4:	2120      	movs	r1, #32
 80043c6:	4822      	ldr	r0, [pc, #136]	@ (8004450 <MX_GPIO_Init+0x114>)
 80043c8:	f001 fbae 	bl	8005b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Trig_pin_GPIO_Port, Trig_pin_Pin, GPIO_PIN_RESET);
 80043cc:	2200      	movs	r2, #0
 80043ce:	2140      	movs	r1, #64	@ 0x40
 80043d0:	4820      	ldr	r0, [pc, #128]	@ (8004454 <MX_GPIO_Init+0x118>)
 80043d2:	f001 fba9 	bl	8005b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80043d6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80043da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80043dc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80043e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e2:	2300      	movs	r3, #0
 80043e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80043e6:	f107 0314 	add.w	r3, r7, #20
 80043ea:	4619      	mov	r1, r3
 80043ec:	481a      	ldr	r0, [pc, #104]	@ (8004458 <MX_GPIO_Init+0x11c>)
 80043ee:	f001 f9ef 	bl	80057d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IR_LEFT_MOST_Pin IR_LEFT_Pin IR_CENTER_Pin IR_RIGHT_Pin
                           IR_RIGHT_MOST_Pin */
  GPIO_InitStruct.Pin = IR_LEFT_MOST_Pin|IR_LEFT_Pin|IR_CENTER_Pin|IR_RIGHT_Pin
 80043f2:	231f      	movs	r3, #31
 80043f4:	617b      	str	r3, [r7, #20]
                          |IR_RIGHT_MOST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80043f6:	2300      	movs	r3, #0
 80043f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043fe:	f107 0314 	add.w	r3, r7, #20
 8004402:	4619      	mov	r1, r3
 8004404:	4814      	ldr	r0, [pc, #80]	@ (8004458 <MX_GPIO_Init+0x11c>)
 8004406:	f001 f9e3 	bl	80057d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800440a:	2320      	movs	r3, #32
 800440c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800440e:	2301      	movs	r3, #1
 8004410:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004412:	2300      	movs	r3, #0
 8004414:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004416:	2300      	movs	r3, #0
 8004418:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800441a:	f107 0314 	add.w	r3, r7, #20
 800441e:	4619      	mov	r1, r3
 8004420:	480b      	ldr	r0, [pc, #44]	@ (8004450 <MX_GPIO_Init+0x114>)
 8004422:	f001 f9d5 	bl	80057d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : Trig_pin_Pin */
  GPIO_InitStruct.Pin = Trig_pin_Pin;
 8004426:	2340      	movs	r3, #64	@ 0x40
 8004428:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800442a:	2301      	movs	r3, #1
 800442c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800442e:	2300      	movs	r3, #0
 8004430:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004432:	2300      	movs	r3, #0
 8004434:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Trig_pin_GPIO_Port, &GPIO_InitStruct);
 8004436:	f107 0314 	add.w	r3, r7, #20
 800443a:	4619      	mov	r1, r3
 800443c:	4805      	ldr	r0, [pc, #20]	@ (8004454 <MX_GPIO_Init+0x118>)
 800443e:	f001 f9c7 	bl	80057d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004442:	bf00      	nop
 8004444:	3728      	adds	r7, #40	@ 0x28
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	40023800 	.word	0x40023800
 8004450:	40020000 	.word	0x40020000
 8004454:	40020400 	.word	0x40020400
 8004458:	40020800 	.word	0x40020800

0800445c <vApplicationStackOverflowHook>:

/* USER CODE BEGIN 4 */

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b084      	sub	sp, #16
 8004460:	af00      	add	r7, sp, #0
 8004462:	6078      	str	r0, [r7, #4]
 8004464:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004466:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800446a:	f383 8811 	msr	BASEPRI, r3
 800446e:	f3bf 8f6f 	isb	sy
 8004472:	f3bf 8f4f 	dsb	sy
 8004476:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004478:	bf00      	nop
    // This will be called if stack overflow detected
    taskDISABLE_INTERRUPTS();
    printf("\r\n\r\n*** STACK OVERFLOW in task: %s ***\r\n\r\n", pcTaskName);
 800447a:	6839      	ldr	r1, [r7, #0]
 800447c:	4805      	ldr	r0, [pc, #20]	@ (8004494 <vApplicationStackOverflowHook+0x38>)
 800447e:	f008 fd97 	bl	800cfb0 <iprintf>
    while(1) {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Blink LED rapidly
 8004482:	2120      	movs	r1, #32
 8004484:	4804      	ldr	r0, [pc, #16]	@ (8004498 <vApplicationStackOverflowHook+0x3c>)
 8004486:	f001 fb68 	bl	8005b5a <HAL_GPIO_TogglePin>
        HAL_Delay(100);
 800448a:	2064      	movs	r0, #100	@ 0x64
 800448c:	f001 f89a 	bl	80055c4 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Blink LED rapidly
 8004490:	bf00      	nop
 8004492:	e7f6      	b.n	8004482 <vApplicationStackOverflowHook+0x26>
 8004494:	08011164 	.word	0x08011164
 8004498:	40020000 	.word	0x40020000

0800449c <vApplicationMallocFailedHook>:
    }
}

void vApplicationMallocFailedHook(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	b082      	sub	sp, #8
 80044a0:	af00      	add	r7, sp, #0
	__asm volatile
 80044a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044a6:	f383 8811 	msr	BASEPRI, r3
 80044aa:	f3bf 8f6f 	isb	sy
 80044ae:	f3bf 8f4f 	dsb	sy
 80044b2:	607b      	str	r3, [r7, #4]
}
 80044b4:	bf00      	nop
    taskDISABLE_INTERRUPTS();
    printf("\r\n\r\n*** MALLOC FAILED - Out of heap! ***\r\n\r\n");
 80044b6:	4806      	ldr	r0, [pc, #24]	@ (80044d0 <vApplicationMallocFailedHook+0x34>)
 80044b8:	f008 fde2 	bl	800d080 <puts>
    while(1) {
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80044bc:	2120      	movs	r1, #32
 80044be:	4805      	ldr	r0, [pc, #20]	@ (80044d4 <vApplicationMallocFailedHook+0x38>)
 80044c0:	f001 fb4b 	bl	8005b5a <HAL_GPIO_TogglePin>
        HAL_Delay(200);
 80044c4:	20c8      	movs	r0, #200	@ 0xc8
 80044c6:	f001 f87d 	bl	80055c4 <HAL_Delay>
        HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 80044ca:	bf00      	nop
 80044cc:	e7f6      	b.n	80044bc <vApplicationMallocFailedHook+0x20>
 80044ce:	bf00      	nop
 80044d0:	08011190 	.word	0x08011190
 80044d4:	40020000 	.word	0x40020000

080044d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044e8:	d101      	bne.n	80044ee <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80044ea:	f001 f84b 	bl	8005584 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80044ee:	bf00      	nop
 80044f0:	3708      	adds	r7, #8
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bd80      	pop	{r7, pc}

080044f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80044f6:	b480      	push	{r7}
 80044f8:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80044fa:	b672      	cpsid	i
}
 80044fc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80044fe:	bf00      	nop
 8004500:	e7fd      	b.n	80044fe <Error_Handler+0x8>
	...

08004504 <Motor_SetSpeedsPID>:
#include <stdio.h>

extern TIM_HandleTypeDef htim1;

void Motor_SetSpeedsPID(int16_t leftPercent, int16_t rightPercent)
{
 8004504:	b480      	push	{r7}
 8004506:	b085      	sub	sp, #20
 8004508:	af00      	add	r7, sp, #0
 800450a:	4603      	mov	r3, r0
 800450c:	460a      	mov	r2, r1
 800450e:	80fb      	strh	r3, [r7, #6]
 8004510:	4613      	mov	r3, r2
 8004512:	80bb      	strh	r3, [r7, #4]
    if (leftPercent > 100)  leftPercent = 100;
 8004514:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004518:	2b64      	cmp	r3, #100	@ 0x64
 800451a:	dd01      	ble.n	8004520 <Motor_SetSpeedsPID+0x1c>
 800451c:	2364      	movs	r3, #100	@ 0x64
 800451e:	80fb      	strh	r3, [r7, #6]
    if (leftPercent < -100) leftPercent = -100;
 8004520:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004524:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8004528:	da02      	bge.n	8004530 <Motor_SetSpeedsPID+0x2c>
 800452a:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 800452e:	80fb      	strh	r3, [r7, #6]
    if (rightPercent > 100)  rightPercent = 100;
 8004530:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004534:	2b64      	cmp	r3, #100	@ 0x64
 8004536:	dd01      	ble.n	800453c <Motor_SetSpeedsPID+0x38>
 8004538:	2364      	movs	r3, #100	@ 0x64
 800453a:	80bb      	strh	r3, [r7, #4]
    if (rightPercent < -100) rightPercent = -100;
 800453c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004540:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8004544:	da02      	bge.n	800454c <Motor_SetSpeedsPID+0x48>
 8004546:	f64f 739c 	movw	r3, #65436	@ 0xff9c
 800454a:	80bb      	strh	r3, [r7, #4]

    uint32_t leftPwm  = (abs(leftPercent)  * MAX_PWM_VALUE) / 100;
 800454c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004550:	2b00      	cmp	r3, #0
 8004552:	bfb8      	it	lt
 8004554:	425b      	neglt	r3, r3
 8004556:	b29b      	uxth	r3, r3
 8004558:	461a      	mov	r2, r3
 800455a:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 800455e:	fb02 f303 	mul.w	r3, r2, r3
 8004562:	4a24      	ldr	r2, [pc, #144]	@ (80045f4 <Motor_SetSpeedsPID+0xf0>)
 8004564:	fb82 1203 	smull	r1, r2, r2, r3
 8004568:	1152      	asrs	r2, r2, #5
 800456a:	17db      	asrs	r3, r3, #31
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	60fb      	str	r3, [r7, #12]
    uint32_t rightPwm = (abs(rightPercent) * MAX_PWM_VALUE) / 100;
 8004570:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004574:	2b00      	cmp	r3, #0
 8004576:	bfb8      	it	lt
 8004578:	425b      	neglt	r3, r3
 800457a:	b29b      	uxth	r3, r3
 800457c:	461a      	mov	r2, r3
 800457e:	f240 73cf 	movw	r3, #1999	@ 0x7cf
 8004582:	fb02 f303 	mul.w	r3, r2, r3
 8004586:	4a1b      	ldr	r2, [pc, #108]	@ (80045f4 <Motor_SetSpeedsPID+0xf0>)
 8004588:	fb82 1203 	smull	r1, r2, r2, r3
 800458c:	1152      	asrs	r2, r2, #5
 800458e:	17db      	asrs	r3, r3, #31
 8004590:	1ad3      	subs	r3, r2, r3
 8004592:	60bb      	str	r3, [r7, #8]

    if (leftPercent >= 0) {
 8004594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004598:	2b00      	cmp	r3, #0
 800459a:	db08      	blt.n	80045ae <Motor_SetSpeedsPID+0xaa>
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, leftPwm);
 800459c:	4b16      	ldr	r3, [pc, #88]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68fa      	ldr	r2, [r7, #12]
 80045a2:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, 0);
 80045a4:	4b14      	ldr	r3, [pc, #80]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	2200      	movs	r2, #0
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80045ac:	e007      	b.n	80045be <Motor_SetSpeedsPID+0xba>
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, 0);
 80045ae:	4b12      	ldr	r3, [pc, #72]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2200      	movs	r2, #0
 80045b4:	63da      	str	r2, [r3, #60]	@ 0x3c
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, leftPwm);
 80045b6:	4b10      	ldr	r3, [pc, #64]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	68fa      	ldr	r2, [r7, #12]
 80045bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    if (rightPercent >= 0) {
 80045be:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	db08      	blt.n	80045d8 <Motor_SetSpeedsPID+0xd4>
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, rightPwm);
 80045c6:	4b0c      	ldr	r3, [pc, #48]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68ba      	ldr	r2, [r7, #8]
 80045cc:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, 0);
 80045ce:	4b0a      	ldr	r3, [pc, #40]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	2200      	movs	r2, #0
 80045d4:	639a      	str	r2, [r3, #56]	@ 0x38
    } else {
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, rightPwm);
    }
}
 80045d6:	e007      	b.n	80045e8 <Motor_SetSpeedsPID+0xe4>
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
 80045d8:	4b07      	ldr	r3, [pc, #28]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2200      	movs	r2, #0
 80045de:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, rightPwm);
 80045e0:	4b05      	ldr	r3, [pc, #20]	@ (80045f8 <Motor_SetSpeedsPID+0xf4>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	68ba      	ldr	r2, [r7, #8]
 80045e6:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80045e8:	bf00      	nop
 80045ea:	3714      	adds	r7, #20
 80045ec:	46bd      	mov	sp, r7
 80045ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045f2:	4770      	bx	lr
 80045f4:	51eb851f 	.word	0x51eb851f
 80045f8:	20003cec 	.word	0x20003cec

080045fc <MotorControl>:

void MotorControl(MotorCommand_t cmd, uint8_t speed)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	4603      	mov	r3, r0
 8004604:	460a      	mov	r2, r1
 8004606:	71fb      	strb	r3, [r7, #7]
 8004608:	4613      	mov	r3, r2
 800460a:	71bb      	strb	r3, [r7, #6]
    uint32_t speedPwm = (speed * MAX_PWM_VALUE) / 100;
 800460c:	79bb      	ldrb	r3, [r7, #6]
 800460e:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 8004612:	fb02 f303 	mul.w	r3, r2, r3
 8004616:	4a4d      	ldr	r2, [pc, #308]	@ (800474c <MotorControl+0x150>)
 8004618:	fb82 1203 	smull	r1, r2, r2, r3
 800461c:	1152      	asrs	r2, r2, #5
 800461e:	17db      	asrs	r3, r3, #31
 8004620:	1ad3      	subs	r3, r2, r3
 8004622:	60fb      	str	r3, [r7, #12]
    uint32_t turnPwm = (TURN_SPEED * MAX_PWM_VALUE) / 100;
 8004624:	f240 2357 	movw	r3, #599	@ 0x257
 8004628:	60bb      	str	r3, [r7, #8]

    switch(cmd)
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	3b01      	subs	r3, #1
 800462e:	2b05      	cmp	r3, #5
 8004630:	d874      	bhi.n	800471c <MotorControl+0x120>
 8004632:	a201      	add	r2, pc, #4	@ (adr r2, 8004638 <MotorControl+0x3c>)
 8004634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004638:	08004651 	.word	0x08004651
 800463c:	08004673 	.word	0x08004673
 8004640:	08004695 	.word	0x08004695
 8004644:	080046b7 	.word	0x080046b7
 8004648:	080046d9 	.word	0x080046d9
 800464c:	080046fb 	.word	0x080046fb
    {
        case MOTOR_FORWARD:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, speedPwm);
 8004650:	4b3f      	ldr	r3, [pc, #252]	@ (8004750 <MotorControl+0x154>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	68fa      	ldr	r2, [r7, #12]
 8004656:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, 0);
 8004658:	4b3d      	ldr	r3, [pc, #244]	@ (8004750 <MotorControl+0x154>)
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	2200      	movs	r2, #0
 800465e:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, speedPwm);
 8004660:	4b3b      	ldr	r3, [pc, #236]	@ (8004750 <MotorControl+0x154>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	68fa      	ldr	r2, [r7, #12]
 8004666:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, 0);
 8004668:	4b39      	ldr	r3, [pc, #228]	@ (8004750 <MotorControl+0x154>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2200      	movs	r2, #0
 800466e:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004670:	e065      	b.n	800473e <MotorControl+0x142>

        case MOTOR_BACKWARD:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, 0);
 8004672:	4b37      	ldr	r3, [pc, #220]	@ (8004750 <MotorControl+0x154>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	2200      	movs	r2, #0
 8004678:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, speedPwm);
 800467a:	4b35      	ldr	r3, [pc, #212]	@ (8004750 <MotorControl+0x154>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	68fa      	ldr	r2, [r7, #12]
 8004680:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
 8004682:	4b33      	ldr	r3, [pc, #204]	@ (8004750 <MotorControl+0x154>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	2200      	movs	r2, #0
 8004688:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, speedPwm);
 800468a:	4b31      	ldr	r3, [pc, #196]	@ (8004750 <MotorControl+0x154>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 8004692:	e054      	b.n	800473e <MotorControl+0x142>

        case MOTOR_LEFT:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH,0 );
 8004694:	4b2e      	ldr	r3, [pc, #184]	@ (8004750 <MotorControl+0x154>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	2200      	movs	r2, #0
 800469a:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH,speedPwm);
 800469c:	4b2c      	ldr	r3, [pc, #176]	@ (8004750 <MotorControl+0x154>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH,speedPwm);
 80046a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004750 <MotorControl+0x154>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH,0);
 80046ac:	4b28      	ldr	r3, [pc, #160]	@ (8004750 <MotorControl+0x154>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	2200      	movs	r2, #0
 80046b2:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80046b4:	e043      	b.n	800473e <MotorControl+0x142>

        case MOTOR_RIGHT:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, speedPwm);
 80046b6:	4b26      	ldr	r3, [pc, #152]	@ (8004750 <MotorControl+0x154>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, 0);
 80046be:	4b24      	ldr	r3, [pc, #144]	@ (8004750 <MotorControl+0x154>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2200      	movs	r2, #0
 80046c4:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
 80046c6:	4b22      	ldr	r3, [pc, #136]	@ (8004750 <MotorControl+0x154>)
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2200      	movs	r2, #0
 80046cc:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, speedPwm);
 80046ce:	4b20      	ldr	r3, [pc, #128]	@ (8004750 <MotorControl+0x154>)
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80046d6:	e032      	b.n	800473e <MotorControl+0x142>

        case MOTOR_SHARP_LEFT:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, 0);
 80046d8:	4b1d      	ldr	r3, [pc, #116]	@ (8004750 <MotorControl+0x154>)
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2200      	movs	r2, #0
 80046de:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, turnPwm);
 80046e0:	4b1b      	ldr	r3, [pc, #108]	@ (8004750 <MotorControl+0x154>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68ba      	ldr	r2, [r7, #8]
 80046e6:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, turnPwm);
 80046e8:	4b19      	ldr	r3, [pc, #100]	@ (8004750 <MotorControl+0x154>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	68ba      	ldr	r2, [r7, #8]
 80046ee:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, 0);
 80046f0:	4b17      	ldr	r3, [pc, #92]	@ (8004750 <MotorControl+0x154>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	2200      	movs	r2, #0
 80046f6:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 80046f8:	e021      	b.n	800473e <MotorControl+0x142>

        case MOTOR_SHARP_RIGHT:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, turnPwm);
 80046fa:	4b15      	ldr	r3, [pc, #84]	@ (8004750 <MotorControl+0x154>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, 0);
 8004702:	4b13      	ldr	r3, [pc, #76]	@ (8004750 <MotorControl+0x154>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	2200      	movs	r2, #0
 8004708:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
 800470a:	4b11      	ldr	r3, [pc, #68]	@ (8004750 <MotorControl+0x154>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	2200      	movs	r2, #0
 8004710:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, turnPwm);
 8004712:	4b0f      	ldr	r3, [pc, #60]	@ (8004750 <MotorControl+0x154>)
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	68ba      	ldr	r2, [r7, #8]
 8004718:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800471a:	e010      	b.n	800473e <MotorControl+0x142>

        case MOTOR_STOP:
        default:
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN1_CH, 0);
 800471c:	4b0c      	ldr	r3, [pc, #48]	@ (8004750 <MotorControl+0x154>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2200      	movs	r2, #0
 8004722:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_A_IN2_CH, 0);
 8004724:	4b0a      	ldr	r3, [pc, #40]	@ (8004750 <MotorControl+0x154>)
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	2200      	movs	r2, #0
 800472a:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN3_CH, 0);
 800472c:	4b08      	ldr	r3, [pc, #32]	@ (8004750 <MotorControl+0x154>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2200      	movs	r2, #0
 8004732:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, MOTOR_B_IN4_CH, 0);
 8004734:	4b06      	ldr	r3, [pc, #24]	@ (8004750 <MotorControl+0x154>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	2200      	movs	r2, #0
 800473a:	639a      	str	r2, [r3, #56]	@ 0x38
            break;
 800473c:	bf00      	nop
    }
}
 800473e:	bf00      	nop
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	51eb851f 	.word	0x51eb851f
 8004750:	20003cec 	.word	0x20003cec

08004754 <PID_Compute>:


#include "pid.h"

float PID_Compute(PID_t *pid, float error, float dt)
{
 8004754:	b480      	push	{r7}
 8004756:	b087      	sub	sp, #28
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	ed87 0a02 	vstr	s0, [r7, #8]
 8004760:	edc7 0a01 	vstr	s1, [r7, #4]
    pid->integral += error * dt;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	ed93 7a04 	vldr	s14, [r3, #16]
 800476a:	edd7 6a02 	vldr	s13, [r7, #8]
 800476e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004772:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004776:	ee77 7a27 	vadd.f32	s15, s14, s15
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	edc3 7a04 	vstr	s15, [r3, #16]
    float derivative = (error - pid->prevError) / dt;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	edd3 7a03 	vldr	s15, [r3, #12]
 8004786:	ed97 7a02 	vldr	s14, [r7, #8]
 800478a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800478e:	ed97 7a01 	vldr	s14, [r7, #4]
 8004792:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004796:	edc7 7a05 	vstr	s15, [r7, #20]
    pid->prevError = error;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	68ba      	ldr	r2, [r7, #8]
 800479e:	60da      	str	r2, [r3, #12]
    return (pid->Kp * error) + (pid->Ki * pid->integral) + (pid->Kd * derivative);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	ed93 7a00 	vldr	s14, [r3]
 80047a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80047aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	edd3 6a01 	vldr	s13, [r3, #4]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80047ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	edd3 6a02 	vldr	s13, [r3, #8]
 80047c8:	edd7 7a05 	vldr	s15, [r7, #20]
 80047cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047d0:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80047d4:	eeb0 0a67 	vmov.f32	s0, s15
 80047d8:	371c      	adds	r7, #28
 80047da:	46bd      	mov	sp, r7
 80047dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e0:	4770      	bx	lr
	...

080047e4 <vLineFollowerTask>:
extern volatile uint32_t  distance;


// ==== LINE FOLLOWER TASK ==================================================
void vLineFollowerTask(void *pvParameters)
{
 80047e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80047e6:	b097      	sub	sp, #92	@ 0x5c
 80047e8:	af06      	add	r7, sp, #24
 80047ea:	6078      	str	r0, [r7, #4]
    printf("[TASK] Line Follower Started!\r\n");
 80047ec:	4889      	ldr	r0, [pc, #548]	@ (8004a14 <vLineFollowerTask+0x230>)
 80047ee:	f008 fc47 	bl	800d080 <puts>

    TickType_t xLastWakeTime = xTaskGetTickCount();
 80047f2:	f005 fe83 	bl	800a4fc <xTaskGetTickCount>
 80047f6:	4603      	mov	r3, r0
 80047f8:	617b      	str	r3, [r7, #20]
    const float kOut = 10.0f;
 80047fa:	4b87      	ldr	r3, [pc, #540]	@ (8004a18 <vLineFollowerTask+0x234>)
 80047fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint32_t debugCounter = 0;
 80047fe:	2300      	movs	r3, #0
 8004800:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (;;)
    {
        //Periodic wake-up
        vTaskDelayUntil(&xLastWakeTime, LINE_PERIOD_TICKS);
 8004802:	f107 0314 	add.w	r3, r7, #20
 8004806:	210a      	movs	r1, #10
 8004808:	4618      	mov	r0, r3
 800480a:	f005 fc8d 	bl	800a128 <vTaskDelayUntil>

        debugCounter++;
 800480e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004810:	3301      	adds	r3, #1
 8004812:	63fb      	str	r3, [r7, #60]	@ 0x3c

        //Skip control while obstacle handler is doing avoidance
        if (obstacleDetected)
 8004814:	4b81      	ldr	r3, [pc, #516]	@ (8004a1c <vLineFollowerTask+0x238>)
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b00      	cmp	r3, #0
 800481c:	f040 80f3 	bne.w	8004a06 <vLineFollowerTask+0x222>
            continue;

        ReadIRSensors();
 8004820:	f000 fa7a 	bl	8004d18 <ReadIRSensors>

        int8_t weights[5] = { -2, -1, 0, 1, 2 };
 8004824:	4a7e      	ldr	r2, [pc, #504]	@ (8004a20 <vLineFollowerTask+0x23c>)
 8004826:	f107 030c 	add.w	r3, r7, #12
 800482a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800482e:	6018      	str	r0, [r3, #0]
 8004830:	3304      	adds	r3, #4
 8004832:	7019      	strb	r1, [r3, #0]
        int sum = 0, ones = 0;
 8004834:	2300      	movs	r3, #0
 8004836:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004838:	2300      	movs	r3, #0
 800483a:	637b      	str	r3, [r7, #52]	@ 0x34

        for (int i = 0; i < 5; i++) {
 800483c:	2300      	movs	r3, #0
 800483e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004840:	e015      	b.n	800486e <vLineFollowerTask+0x8a>
            if (irSensorValues[i]) {
 8004842:	4a78      	ldr	r2, [pc, #480]	@ (8004a24 <vLineFollowerTask+0x240>)
 8004844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004846:	4413      	add	r3, r2
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d00c      	beq.n	8004868 <vLineFollowerTask+0x84>
                sum += weights[i];
 800484e:	f107 020c 	add.w	r2, r7, #12
 8004852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004854:	4413      	add	r3, r2
 8004856:	f993 3000 	ldrsb.w	r3, [r3]
 800485a:	461a      	mov	r2, r3
 800485c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800485e:	4413      	add	r3, r2
 8004860:	63bb      	str	r3, [r7, #56]	@ 0x38
                ones++;
 8004862:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004864:	3301      	adds	r3, #1
 8004866:	637b      	str	r3, [r7, #52]	@ 0x34
        for (int i = 0; i < 5; i++) {
 8004868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486a:	3301      	adds	r3, #1
 800486c:	633b      	str	r3, [r7, #48]	@ 0x30
 800486e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004870:	2b04      	cmp	r3, #4
 8004872:	dde6      	ble.n	8004842 <vLineFollowerTask+0x5e>
            }
        }

        //debug (every 100 ms)
        if ((debugCounter % 10) == 0) {
 8004874:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004876:	4b6c      	ldr	r3, [pc, #432]	@ (8004a28 <vLineFollowerTask+0x244>)
 8004878:	fba3 2301 	umull	r2, r3, r3, r1
 800487c:	08da      	lsrs	r2, r3, #3
 800487e:	4613      	mov	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	4413      	add	r3, r2
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	1aca      	subs	r2, r1, r3
 8004888:	2a00      	cmp	r2, #0
 800488a:	d118      	bne.n	80048be <vLineFollowerTask+0xda>
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
                   irSensorValues[0], irSensorValues[1],
 800488c:	4b65      	ldr	r3, [pc, #404]	@ (8004a24 <vLineFollowerTask+0x240>)
 800488e:	781b      	ldrb	r3, [r3, #0]
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
 8004890:	4618      	mov	r0, r3
                   irSensorValues[0], irSensorValues[1],
 8004892:	4b64      	ldr	r3, [pc, #400]	@ (8004a24 <vLineFollowerTask+0x240>)
 8004894:	785b      	ldrb	r3, [r3, #1]
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
 8004896:	461c      	mov	r4, r3
                   irSensorValues[2], irSensorValues[3],
 8004898:	4b62      	ldr	r3, [pc, #392]	@ (8004a24 <vLineFollowerTask+0x240>)
 800489a:	789b      	ldrb	r3, [r3, #2]
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
 800489c:	461d      	mov	r5, r3
                   irSensorValues[2], irSensorValues[3],
 800489e:	4b61      	ldr	r3, [pc, #388]	@ (8004a24 <vLineFollowerTask+0x240>)
 80048a0:	78db      	ldrb	r3, [r3, #3]
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
 80048a2:	461a      	mov	r2, r3
                   irSensorValues[4], ones);
 80048a4:	4b5f      	ldr	r3, [pc, #380]	@ (8004a24 <vLineFollowerTask+0x240>)
 80048a6:	791b      	ldrb	r3, [r3, #4]
            printf("[LINE] IR:[%d%d%d%d%d] ones=%d\r\n",
 80048a8:	4619      	mov	r1, r3
 80048aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048ac:	9302      	str	r3, [sp, #8]
 80048ae:	9101      	str	r1, [sp, #4]
 80048b0:	9200      	str	r2, [sp, #0]
 80048b2:	462b      	mov	r3, r5
 80048b4:	4622      	mov	r2, r4
 80048b6:	4601      	mov	r1, r0
 80048b8:	485c      	ldr	r0, [pc, #368]	@ (8004a2c <vLineFollowerTask+0x248>)
 80048ba:	f008 fb79 	bl	800cfb0 <iprintf>
        }

        if (ones == 0) {
 80048be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d114      	bne.n	80048ee <vLineFollowerTask+0x10a>
            // Line lost -> stop
            Motor_SetSpeedsPID(0, 0);
 80048c4:	2100      	movs	r1, #0
 80048c6:	2000      	movs	r0, #0
 80048c8:	f7ff fe1c 	bl	8004504 <Motor_SetSpeedsPID>
            if ((debugCounter % 10) == 0)
 80048cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048ce:	4b56      	ldr	r3, [pc, #344]	@ (8004a28 <vLineFollowerTask+0x244>)
 80048d0:	fba3 2301 	umull	r2, r3, r3, r1
 80048d4:	08da      	lsrs	r2, r3, #3
 80048d6:	4613      	mov	r3, r2
 80048d8:	009b      	lsls	r3, r3, #2
 80048da:	4413      	add	r3, r2
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	1aca      	subs	r2, r1, r3
 80048e0:	2a00      	cmp	r2, #0
 80048e2:	f040 8092 	bne.w	8004a0a <vLineFollowerTask+0x226>
                printf("[LINE] Line lost (ones=0)\r\n");
 80048e6:	4852      	ldr	r0, [pc, #328]	@ (8004a30 <vLineFollowerTask+0x24c>)
 80048e8:	f008 fbca 	bl	800d080 <puts>
            continue;
 80048ec:	e08d      	b.n	8004a0a <vLineFollowerTask+0x226>
        }

        if (ones >= 4) {
 80048ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048f0:	2b03      	cmp	r3, #3
 80048f2:	dd13      	ble.n	800491c <vLineFollowerTask+0x138>
            // Full black / intersection -> go straight
            Motor_SetSpeedsPID(BASE_SPEED, BASE_SPEED);
 80048f4:	211e      	movs	r1, #30
 80048f6:	201e      	movs	r0, #30
 80048f8:	f7ff fe04 	bl	8004504 <Motor_SetSpeedsPID>
            if ((debugCounter % 10) == 0)
 80048fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048fe:	4b4a      	ldr	r3, [pc, #296]	@ (8004a28 <vLineFollowerTask+0x244>)
 8004900:	fba3 2301 	umull	r2, r3, r3, r1
 8004904:	08da      	lsrs	r2, r3, #3
 8004906:	4613      	mov	r3, r2
 8004908:	009b      	lsls	r3, r3, #2
 800490a:	4413      	add	r3, r2
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	1aca      	subs	r2, r1, r3
 8004910:	2a00      	cmp	r2, #0
 8004912:	d17c      	bne.n	8004a0e <vLineFollowerTask+0x22a>
                printf("[LINE] Full black -> straight\r\n");
 8004914:	4847      	ldr	r0, [pc, #284]	@ (8004a34 <vLineFollowerTask+0x250>)
 8004916:	f008 fbb3 	bl	800d080 <puts>
            continue;
 800491a:	e078      	b.n	8004a0e <vLineFollowerTask+0x22a>
        }

        // Normal PID control
        float pos = (float)sum / (float)ones;
 800491c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491e:	ee07 3a90 	vmov	s15, r3
 8004922:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004926:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004928:	ee07 3a90 	vmov	s15, r3
 800492c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004930:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004934:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        float err = pos;
 8004938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493a:	623b      	str	r3, [r7, #32]
        float corr = PID_Compute(&linePID, err, LINE_DT_SEC);
 800493c:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 8004a38 <vLineFollowerTask+0x254>
 8004940:	ed97 0a08 	vldr	s0, [r7, #32]
 8004944:	483d      	ldr	r0, [pc, #244]	@ (8004a3c <vLineFollowerTask+0x258>)
 8004946:	f7ff ff05 	bl	8004754 <PID_Compute>
 800494a:	ed87 0a07 	vstr	s0, [r7, #28]
        int16_t corrP = (int16_t)(corr * kOut);
 800494e:	ed97 7a07 	vldr	s14, [r7, #28]
 8004952:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800495a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800495e:	ee17 3a90 	vmov	r3, s15
 8004962:	837b      	strh	r3, [r7, #26]

        int16_t left  = BASE_SPEED - corrP;
 8004964:	8b7b      	ldrh	r3, [r7, #26]
 8004966:	f1c3 031e 	rsb	r3, r3, #30
 800496a:	b29b      	uxth	r3, r3
 800496c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        int16_t right = BASE_SPEED + corrP;
 800496e:	8b7b      	ldrh	r3, [r7, #26]
 8004970:	331e      	adds	r3, #30
 8004972:	b29b      	uxth	r3, r3
 8004974:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        // Clamp to [0..100]
        if (left  < 0)   left  = 0;
 8004976:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 800497a:	2b00      	cmp	r3, #0
 800497c:	da01      	bge.n	8004982 <vLineFollowerTask+0x19e>
 800497e:	2300      	movs	r3, #0
 8004980:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if (left  > 100) left  = 100;
 8004982:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 8004986:	2b64      	cmp	r3, #100	@ 0x64
 8004988:	dd01      	ble.n	800498e <vLineFollowerTask+0x1aa>
 800498a:	2364      	movs	r3, #100	@ 0x64
 800498c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
        if (right < 0)   right = 0;
 800498e:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8004992:	2b00      	cmp	r3, #0
 8004994:	da01      	bge.n	800499a <vLineFollowerTask+0x1b6>
 8004996:	2300      	movs	r3, #0
 8004998:	85bb      	strh	r3, [r7, #44]	@ 0x2c
        if (right > 100) right = 100;
 800499a:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 800499e:	2b64      	cmp	r3, #100	@ 0x64
 80049a0:	dd01      	ble.n	80049a6 <vLineFollowerTask+0x1c2>
 80049a2:	2364      	movs	r3, #100	@ 0x64
 80049a4:	85bb      	strh	r3, [r7, #44]	@ 0x2c

        Motor_SetSpeedsPID(left, right);
 80049a6:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 80049aa:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80049ae:	4611      	mov	r1, r2
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff fda7 	bl	8004504 <Motor_SetSpeedsPID>

        if ((debugCounter % 10) == 0) {
 80049b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004a28 <vLineFollowerTask+0x244>)
 80049ba:	fba3 2301 	umull	r2, r3, r3, r1
 80049be:	08da      	lsrs	r2, r3, #3
 80049c0:	4613      	mov	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	005b      	lsls	r3, r3, #1
 80049c8:	1aca      	subs	r2, r1, r3
 80049ca:	2a00      	cmp	r2, #0
 80049cc:	f47f af19 	bne.w	8004802 <vLineFollowerTask+0x1e>
            printf("[LINE] pos=%.2f err=%.2f corr=%d L=%d R=%d\r\n",
 80049d0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80049d2:	f7fb fdd9 	bl	8000588 <__aeabi_f2d>
 80049d6:	4604      	mov	r4, r0
 80049d8:	460d      	mov	r5, r1
 80049da:	6a38      	ldr	r0, [r7, #32]
 80049dc:	f7fb fdd4 	bl	8000588 <__aeabi_f2d>
 80049e0:	4602      	mov	r2, r0
 80049e2:	460b      	mov	r3, r1
 80049e4:	f9b7 101a 	ldrsh.w	r1, [r7, #26]
 80049e8:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80049ec:	f9b7 602c 	ldrsh.w	r6, [r7, #44]	@ 0x2c
 80049f0:	9604      	str	r6, [sp, #16]
 80049f2:	9003      	str	r0, [sp, #12]
 80049f4:	9102      	str	r1, [sp, #8]
 80049f6:	e9cd 2300 	strd	r2, r3, [sp]
 80049fa:	4622      	mov	r2, r4
 80049fc:	462b      	mov	r3, r5
 80049fe:	4810      	ldr	r0, [pc, #64]	@ (8004a40 <vLineFollowerTask+0x25c>)
 8004a00:	f008 fad6 	bl	800cfb0 <iprintf>
 8004a04:	e6fd      	b.n	8004802 <vLineFollowerTask+0x1e>
            continue;
 8004a06:	bf00      	nop
 8004a08:	e6fb      	b.n	8004802 <vLineFollowerTask+0x1e>
            continue;
 8004a0a:	bf00      	nop
 8004a0c:	e6f9      	b.n	8004802 <vLineFollowerTask+0x1e>
            continue;
 8004a0e:	bf00      	nop
    {
 8004a10:	e6f7      	b.n	8004802 <vLineFollowerTask+0x1e>
 8004a12:	bf00      	nop
 8004a14:	080111bc 	.word	0x080111bc
 8004a18:	41200000 	.word	0x41200000
 8004a1c:	20003e48 	.word	0x20003e48
 8004a20:	0801126c 	.word	0x0801126c
 8004a24:	20003e30 	.word	0x20003e30
 8004a28:	cccccccd 	.word	0xcccccccd
 8004a2c:	080111dc 	.word	0x080111dc
 8004a30:	08011200 	.word	0x08011200
 8004a34:	0801121c 	.word	0x0801121c
 8004a38:	3c23d70a 	.word	0x3c23d70a
 8004a3c:	20000000 	.word	0x20000000
 8004a40:	0801123c 	.word	0x0801123c

08004a44 <vObstacleDetectionTask>:
    }
}

// ==== OBSTACLE DETECTION TASK ============================================
void vObstacleDetectionTask(void *pvParameters)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
    printf("[TASK] Obstacle Detect task Started!\r\n");
 8004a4c:	484b      	ldr	r0, [pc, #300]	@ (8004b7c <vObstacleDetectionTask+0x138>)
 8004a4e:	f008 fb17 	bl	800d080 <puts>

    static uint32_t dbgCnt = 0;
    MotorCommand_t stopCmd    = MOTOR_STOP;
 8004a52:	2300      	movs	r3, #0
 8004a54:	73fb      	strb	r3, [r7, #15]
    MotorCommand_t turnRight  = MOTOR_SHARP_RIGHT;
 8004a56:	2306      	movs	r3, #6
 8004a58:	73bb      	strb	r3, [r7, #14]
    MotorCommand_t turnLeft   = MOTOR_SHARP_LEFT;
 8004a5a:	2305      	movs	r3, #5
 8004a5c:	737b      	strb	r3, [r7, #13]
    MotorCommand_t forwardCmd = MOTOR_FORWARD;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	733b      	strb	r3, [r7, #12]

    TickType_t xLastWakeTime = xTaskGetTickCount();
 8004a62:	f005 fd4b 	bl	800a4fc <xTaskGetTickCount>
 8004a66:	4603      	mov	r3, r0
 8004a68:	60bb      	str	r3, [r7, #8]

    for (;;)
    {
        // Run every OBST_PERIOD_TICKS
        vTaskDelayUntil(&xLastWakeTime, OBST_PERIOD_TICKS);
 8004a6a:	f107 0308 	add.w	r3, r7, #8
 8004a6e:	2150      	movs	r1, #80	@ 0x50
 8004a70:	4618      	mov	r0, r3
 8004a72:	f005 fb59 	bl	800a128 <vTaskDelayUntil>

        // Take semaphore briefly to read the sensor
        if (xSemaphoreTake(xUltrasonicSemaphore, pdMS_TO_TICKS(10)) == pdTRUE)
 8004a76:	4b42      	ldr	r3, [pc, #264]	@ (8004b80 <vObstacleDetectionTask+0x13c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	210a      	movs	r1, #10
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	f004 fe29 	bl	80096d4 <xQueueSemaphoreTake>
 8004a82:	4603      	mov	r3, r0
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d1f0      	bne.n	8004a6a <vObstacleDetectionTask+0x26>
        {
            distance = ReadUltrasonic();
 8004a88:	f000 f9de 	bl	8004e48 <ReadUltrasonic>
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	4a3d      	ldr	r2, [pc, #244]	@ (8004b84 <vObstacleDetectionTask+0x140>)
 8004a90:	6013      	str	r3, [r2, #0]
               dbgCnt++;
 8004a92:	4b3d      	ldr	r3, [pc, #244]	@ (8004b88 <vObstacleDetectionTask+0x144>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3301      	adds	r3, #1
 8004a98:	4a3b      	ldr	r2, [pc, #236]	@ (8004b88 <vObstacleDetectionTask+0x144>)
 8004a9a:	6013      	str	r3, [r2, #0]

               // Print distance every 10th measurement (~2 s if period 200 ms)
               if (dbgCnt % 10 == 0)
 8004a9c:	4b3a      	ldr	r3, [pc, #232]	@ (8004b88 <vObstacleDetectionTask+0x144>)
 8004a9e:	6819      	ldr	r1, [r3, #0]
 8004aa0:	4b3a      	ldr	r3, [pc, #232]	@ (8004b8c <vObstacleDetectionTask+0x148>)
 8004aa2:	fba3 2301 	umull	r2, r3, r3, r1
 8004aa6:	08da      	lsrs	r2, r3, #3
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	4413      	add	r3, r2
 8004aae:	005b      	lsls	r3, r3, #1
 8004ab0:	1aca      	subs	r2, r1, r3
 8004ab2:	2a00      	cmp	r2, #0
 8004ab4:	d105      	bne.n	8004ac2 <vObstacleDetectionTask+0x7e>
               {
                   printf("\n[OBSTACLE] Distance = %lu cm\r\n", distance);
 8004ab6:	4b33      	ldr	r3, [pc, #204]	@ (8004b84 <vObstacleDetectionTask+0x140>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	4619      	mov	r1, r3
 8004abc:	4834      	ldr	r0, [pc, #208]	@ (8004b90 <vObstacleDetectionTask+0x14c>)
 8004abe:	f008 fa77 	bl	800cfb0 <iprintf>
               }
            if (distance > 0 && distance < OBSTACLE_THRESHOLD && !obstacleDetected)
 8004ac2:	4b30      	ldr	r3, [pc, #192]	@ (8004b84 <vObstacleDetectionTask+0x140>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d04f      	beq.n	8004b6a <vObstacleDetectionTask+0x126>
 8004aca:	4b2e      	ldr	r3, [pc, #184]	@ (8004b84 <vObstacleDetectionTask+0x140>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	2b09      	cmp	r3, #9
 8004ad0:	d84b      	bhi.n	8004b6a <vObstacleDetectionTask+0x126>
 8004ad2:	4b30      	ldr	r3, [pc, #192]	@ (8004b94 <vObstacleDetectionTask+0x150>)
 8004ad4:	781b      	ldrb	r3, [r3, #0]
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d146      	bne.n	8004b6a <vObstacleDetectionTask+0x126>
            {
                obstacleDetected = 1;
 8004adc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b94 <vObstacleDetectionTask+0x150>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	701a      	strb	r2, [r3, #0]
                xQueueSend(xMotorQueue, &stopCmd, 0);
 8004ae2:	4b2d      	ldr	r3, [pc, #180]	@ (8004b98 <vObstacleDetectionTask+0x154>)
 8004ae4:	6818      	ldr	r0, [r3, #0]
 8004ae6:	f107 010f 	add.w	r1, r7, #15
 8004aea:	2300      	movs	r3, #0
 8004aec:	2200      	movs	r2, #0
 8004aee:	f004 f9b5 	bl	8008e5c <xQueueGenericSend>
                printf("[OBSTACLE] DETECTED at %lu cm - STOP\r\n", distance);
 8004af2:	4b24      	ldr	r3, [pc, #144]	@ (8004b84 <vObstacleDetectionTask+0x140>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4619      	mov	r1, r3
 8004af8:	4828      	ldr	r0, [pc, #160]	@ (8004b9c <vObstacleDetectionTask+0x158>)
 8004afa:	f008 fa59 	bl	800cfb0 <iprintf>

                // Simple avoidance  all via MotorControl task
                xQueueSend(xMotorQueue, &turnRight, 0);
 8004afe:	4b26      	ldr	r3, [pc, #152]	@ (8004b98 <vObstacleDetectionTask+0x154>)
 8004b00:	6818      	ldr	r0, [r3, #0]
 8004b02:	f107 010e 	add.w	r1, r7, #14
 8004b06:	2300      	movs	r3, #0
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f004 f9a7 	bl	8008e5c <xQueueGenericSend>
                vTaskDelay(pdMS_TO_TICKS(400));
 8004b0e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004b12:	f005 fb8d 	bl	800a230 <vTaskDelay>

                xQueueSend(xMotorQueue, &forwardCmd, 0);
 8004b16:	4b20      	ldr	r3, [pc, #128]	@ (8004b98 <vObstacleDetectionTask+0x154>)
 8004b18:	6818      	ldr	r0, [r3, #0]
 8004b1a:	f107 010c 	add.w	r1, r7, #12
 8004b1e:	2300      	movs	r3, #0
 8004b20:	2200      	movs	r2, #0
 8004b22:	f004 f99b 	bl	8008e5c <xQueueGenericSend>
                vTaskDelay(pdMS_TO_TICKS(600));
 8004b26:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8004b2a:	f005 fb81 	bl	800a230 <vTaskDelay>

                xQueueSend(xMotorQueue, &turnLeft, 0);
 8004b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8004b98 <vObstacleDetectionTask+0x154>)
 8004b30:	6818      	ldr	r0, [r3, #0]
 8004b32:	f107 010d 	add.w	r1, r7, #13
 8004b36:	2300      	movs	r3, #0
 8004b38:	2200      	movs	r2, #0
 8004b3a:	f004 f98f 	bl	8008e5c <xQueueGenericSend>
                vTaskDelay(pdMS_TO_TICKS(400));
 8004b3e:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004b42:	f005 fb75 	bl	800a230 <vTaskDelay>

                xQueueSend(xMotorQueue, &forwardCmd, 0);
 8004b46:	4b14      	ldr	r3, [pc, #80]	@ (8004b98 <vObstacleDetectionTask+0x154>)
 8004b48:	6818      	ldr	r0, [r3, #0]
 8004b4a:	f107 010c 	add.w	r1, r7, #12
 8004b4e:	2300      	movs	r3, #0
 8004b50:	2200      	movs	r2, #0
 8004b52:	f004 f983 	bl	8008e5c <xQueueGenericSend>
                vTaskDelay(pdMS_TO_TICKS(400));
 8004b56:	f44f 70c8 	mov.w	r0, #400	@ 0x190
 8004b5a:	f005 fb69 	bl	800a230 <vTaskDelay>

                obstacleDetected = 0;
 8004b5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004b94 <vObstacleDetectionTask+0x150>)
 8004b60:	2200      	movs	r2, #0
 8004b62:	701a      	strb	r2, [r3, #0]
                printf("[OBSTACLE] Avoidance complete\r\n");
 8004b64:	480e      	ldr	r0, [pc, #56]	@ (8004ba0 <vObstacleDetectionTask+0x15c>)
 8004b66:	f008 fa8b 	bl	800d080 <puts>
            }

            xSemaphoreGive(xUltrasonicSemaphore);
 8004b6a:	4b05      	ldr	r3, [pc, #20]	@ (8004b80 <vObstacleDetectionTask+0x13c>)
 8004b6c:	6818      	ldr	r0, [r3, #0]
 8004b6e:	2300      	movs	r3, #0
 8004b70:	2200      	movs	r2, #0
 8004b72:	2100      	movs	r1, #0
 8004b74:	f004 f972 	bl	8008e5c <xQueueGenericSend>
        vTaskDelayUntil(&xLastWakeTime, OBST_PERIOD_TICKS);
 8004b78:	e777      	b.n	8004a6a <vObstacleDetectionTask+0x26>
 8004b7a:	bf00      	nop
 8004b7c:	08011274 	.word	0x08011274
 8004b80:	20003e20 	.word	0x20003e20
 8004b84:	20003e44 	.word	0x20003e44
 8004b88:	20003e2c 	.word	0x20003e2c
 8004b8c:	cccccccd 	.word	0xcccccccd
 8004b90:	0801129c 	.word	0x0801129c
 8004b94:	20003e48 	.word	0x20003e48
 8004b98:	20003e1c 	.word	0x20003e1c
 8004b9c:	080112bc 	.word	0x080112bc
 8004ba0:	080112e4 	.word	0x080112e4

08004ba4 <vMotorControlTask>:
    }
}

// ==== MOTOR CONTROL TASK ==================================================
void vMotorControlTask(void *pvParameters)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
    printf("[TASK] Motor Control Started!\r\n");
 8004bac:	480a      	ldr	r0, [pc, #40]	@ (8004bd8 <vMotorControlTask+0x34>)
 8004bae:	f008 fa67 	bl	800d080 <puts>
    MotorCommand_t command;

    for (;;)
    {
        // BLOCKED until some task sends a command
        if (xQueueReceive(xMotorQueue, &command, portMAX_DELAY) == pdPASS) {
 8004bb2:	4b0a      	ldr	r3, [pc, #40]	@ (8004bdc <vMotorControlTask+0x38>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f107 010f 	add.w	r1, r7, #15
 8004bba:	f04f 32ff 	mov.w	r2, #4294967295
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f004 fbe6 	bl	8009390 <xQueueReceive>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	2b01      	cmp	r3, #1
 8004bc8:	d1f3      	bne.n	8004bb2 <vMotorControlTask+0xe>
            MotorControl(command, BASE_SPEED);
 8004bca:	7bfb      	ldrb	r3, [r7, #15]
 8004bcc:	211e      	movs	r1, #30
 8004bce:	4618      	mov	r0, r3
 8004bd0:	f7ff fd14 	bl	80045fc <MotorControl>
        if (xQueueReceive(xMotorQueue, &command, portMAX_DELAY) == pdPASS) {
 8004bd4:	e7ed      	b.n	8004bb2 <vMotorControlTask+0xe>
 8004bd6:	bf00      	nop
 8004bd8:	08011304 	.word	0x08011304
 8004bdc:	20003e1c 	.word	0x20003e1c

08004be0 <vSystemMonitorTask>:
    }
}

// ==== SYSTEM MONITOR TASK ================================================
void vSystemMonitorTask(void *pvParameters)
{
 8004be0:	b590      	push	{r4, r7, lr}
 8004be2:	b087      	sub	sp, #28
 8004be4:	af02      	add	r7, sp, #8
 8004be6:	6078      	str	r0, [r7, #4]
	printf("[TASK] System Monitor Started!\r\n");
 8004be8:	4827      	ldr	r0, [pc, #156]	@ (8004c88 <vSystemMonitorTask+0xa8>)
 8004bea:	f008 fa49 	bl	800d080 <puts>

	    for (;;)
	    {
	        uint32_t freeHeap       = xPortGetFreeHeapSize();
 8004bee:	f007 f9f1 	bl	800bfd4 <xPortGetFreeHeapSize>
 8004bf2:	60f8      	str	r0, [r7, #12]
	        UBaseType_t stackFree   = uxTaskGetStackHighWaterMark(NULL);
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	f005 ffef 	bl	800abd8 <uxTaskGetStackHighWaterMark>
 8004bfa:	60b8      	str	r0, [r7, #8]
//	        uint32_t qItems         = (uint32_t)uxQueueMessagesWaiting(xMotorQueue);
	        printf("\r\n");
 8004bfc:	4823      	ldr	r0, [pc, #140]	@ (8004c8c <vSystemMonitorTask+0xac>)
 8004bfe:	f008 fa3f 	bl	800d080 <puts>
	        printf("\r\n");
 8004c02:	4823      	ldr	r0, [pc, #140]	@ (8004c90 <vSystemMonitorTask+0xb0>)
 8004c04:	f008 fa3c 	bl	800d080 <puts>
	        printf("        SYSTEM MONITOR REPORT          \r\n");
 8004c08:	4822      	ldr	r0, [pc, #136]	@ (8004c94 <vSystemMonitorTask+0xb4>)
 8004c0a:	f008 fa39 	bl	800d080 <puts>
	        printf("\r\n");
 8004c0e:	4822      	ldr	r0, [pc, #136]	@ (8004c98 <vSystemMonitorTask+0xb8>)
 8004c10:	f008 fa36 	bl	800d080 <puts>
	        printf(" Free Heap      : %-6lu bytes          \r\n", freeHeap);
 8004c14:	68f9      	ldr	r1, [r7, #12]
 8004c16:	4821      	ldr	r0, [pc, #132]	@ (8004c9c <vSystemMonitorTask+0xbc>)
 8004c18:	f008 f9ca 	bl	800cfb0 <iprintf>
	        printf(" Stack Free     : %-6lu words          \r\n", stackFree);
 8004c1c:	68b9      	ldr	r1, [r7, #8]
 8004c1e:	4820      	ldr	r0, [pc, #128]	@ (8004ca0 <vSystemMonitorTask+0xc0>)
 8004c20:	f008 f9c6 	bl	800cfb0 <iprintf>
	        printf(" Obstacle Status: %-6s                 \r\n",
	               obstacleDetected ? "DETECT" : "CLEAR");
 8004c24:	4b1f      	ldr	r3, [pc, #124]	@ (8004ca4 <vSystemMonitorTask+0xc4>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	b2db      	uxtb	r3, r3
	        printf(" Obstacle Status: %-6s                 \r\n",
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <vSystemMonitorTask+0x52>
 8004c2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004ca8 <vSystemMonitorTask+0xc8>)
 8004c30:	e000      	b.n	8004c34 <vSystemMonitorTask+0x54>
 8004c32:	4b1e      	ldr	r3, [pc, #120]	@ (8004cac <vSystemMonitorTask+0xcc>)
 8004c34:	4619      	mov	r1, r3
 8004c36:	481e      	ldr	r0, [pc, #120]	@ (8004cb0 <vSystemMonitorTask+0xd0>)
 8004c38:	f008 f9ba 	bl	800cfb0 <iprintf>
	        printf(" Distance       : %-6lu cm             \r\n", distance);
 8004c3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004cb4 <vSystemMonitorTask+0xd4>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4619      	mov	r1, r3
 8004c42:	481d      	ldr	r0, [pc, #116]	@ (8004cb8 <vSystemMonitorTask+0xd8>)
 8004c44:	f008 f9b4 	bl	800cfb0 <iprintf>
	        printf("\r\n");
 8004c48:	4813      	ldr	r0, [pc, #76]	@ (8004c98 <vSystemMonitorTask+0xb8>)
 8004c4a:	f008 fa19 	bl	800d080 <puts>
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
	               irSensorValues[0], irSensorValues[1], irSensorValues[2],
 8004c4e:	4b1b      	ldr	r3, [pc, #108]	@ (8004cbc <vSystemMonitorTask+0xdc>)
 8004c50:	781b      	ldrb	r3, [r3, #0]
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
 8004c52:	4619      	mov	r1, r3
	               irSensorValues[0], irSensorValues[1], irSensorValues[2],
 8004c54:	4b19      	ldr	r3, [pc, #100]	@ (8004cbc <vSystemMonitorTask+0xdc>)
 8004c56:	785b      	ldrb	r3, [r3, #1]
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
 8004c58:	4618      	mov	r0, r3
	               irSensorValues[0], irSensorValues[1], irSensorValues[2],
 8004c5a:	4b18      	ldr	r3, [pc, #96]	@ (8004cbc <vSystemMonitorTask+0xdc>)
 8004c5c:	789b      	ldrb	r3, [r3, #2]
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
 8004c5e:	461c      	mov	r4, r3
	               irSensorValues[3], irSensorValues[4]);
 8004c60:	4b16      	ldr	r3, [pc, #88]	@ (8004cbc <vSystemMonitorTask+0xdc>)
 8004c62:	78db      	ldrb	r3, [r3, #3]
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
 8004c64:	461a      	mov	r2, r3
	               irSensorValues[3], irSensorValues[4]);
 8004c66:	4b15      	ldr	r3, [pc, #84]	@ (8004cbc <vSystemMonitorTask+0xdc>)
 8004c68:	791b      	ldrb	r3, [r3, #4]
	        printf(" IR Sensors: [%d][%d][%d][%d][%d]      \r\n",
 8004c6a:	9301      	str	r3, [sp, #4]
 8004c6c:	9200      	str	r2, [sp, #0]
 8004c6e:	4623      	mov	r3, r4
 8004c70:	4602      	mov	r2, r0
 8004c72:	4813      	ldr	r0, [pc, #76]	@ (8004cc0 <vSystemMonitorTask+0xe0>)
 8004c74:	f008 f99c 	bl	800cfb0 <iprintf>
	        printf("\r\n\r\n");
 8004c78:	4812      	ldr	r0, [pc, #72]	@ (8004cc4 <vSystemMonitorTask+0xe4>)
 8004c7a:	f008 fa01 	bl	800d080 <puts>

	        vTaskDelay(pdMS_TO_TICKS(5000));   // run every 5 s
 8004c7e:	f241 3088 	movw	r0, #5000	@ 0x1388
 8004c82:	f005 fad5 	bl	800a230 <vTaskDelay>
	    {
 8004c86:	e7b2      	b.n	8004bee <vSystemMonitorTask+0xe>
 8004c88:	08011324 	.word	0x08011324
 8004c8c:	08011344 	.word	0x08011344
 8004c90:	08011348 	.word	0x08011348
 8004c94:	080113c8 	.word	0x080113c8
 8004c98:	080113f8 	.word	0x080113f8
 8004c9c:	08011478 	.word	0x08011478
 8004ca0:	080114a8 	.word	0x080114a8
 8004ca4:	20003e48 	.word	0x20003e48
 8004ca8:	080114d8 	.word	0x080114d8
 8004cac:	080114e0 	.word	0x080114e0
 8004cb0:	080114e8 	.word	0x080114e8
 8004cb4:	20003e44 	.word	0x20003e44
 8004cb8:	08011518 	.word	0x08011518
 8004cbc:	20003e30 	.word	0x20003e30
 8004cc0:	08011548 	.word	0x08011548
 8004cc4:	08011578 	.word	0x08011578

08004cc8 <vSensorTimerCallback>:
	    }
}
void vSensorTimerCallback(TimerHandle_t xTimer)
{
 8004cc8:	b580      	push	{r7, lr}
 8004cca:	b082      	sub	sp, #8
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
	 Ultrasonic_Trigger();                   // send ping every period
 8004cd0:	f000 f87e 	bl	8004dd0 <Ultrasonic_Trigger>
	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);  // debug LED
 8004cd4:	2120      	movs	r1, #32
 8004cd6:	4803      	ldr	r0, [pc, #12]	@ (8004ce4 <vSensorTimerCallback+0x1c>)
 8004cd8:	f000 ff3f 	bl	8005b5a <HAL_GPIO_TogglePin>
}
 8004cdc:	bf00      	nop
 8004cde:	3708      	adds	r7, #8
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bd80      	pop	{r7, pc}
 8004ce4:	40020000 	.word	0x40020000

08004ce8 <ul_delay_us>:
volatile uint32_t distance = 0;
volatile uint8_t  obstacleDetected = 0;


static void ul_delay_us(uint32_t us)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
    volatile uint32_t count = us * 60U;  // ~10 s at 180 MHz (rough)
 8004cf0:	687a      	ldr	r2, [r7, #4]
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	011b      	lsls	r3, r3, #4
 8004cf6:	1a9b      	subs	r3, r3, r2
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	60fb      	str	r3, [r7, #12]
    while (count--)
 8004cfc:	e000      	b.n	8004d00 <ul_delay_us+0x18>
    {
        __NOP();
 8004cfe:	bf00      	nop
    while (count--)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	1e5a      	subs	r2, r3, #1
 8004d04:	60fa      	str	r2, [r7, #12]
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d1f9      	bne.n	8004cfe <ul_delay_us+0x16>
    }
}
 8004d0a:	bf00      	nop
 8004d0c:	bf00      	nop
 8004d0e:	3714      	adds	r7, #20
 8004d10:	46bd      	mov	sp, r7
 8004d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d16:	4770      	bx	lr

08004d18 <ReadIRSensors>:


void ReadIRSensors(void)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004d1e:	2300      	movs	r3, #0
 8004d20:	607b      	str	r3, [r7, #4]
 8004d22:	4b28      	ldr	r3, [pc, #160]	@ (8004dc4 <ReadIRSensors+0xac>)
 8004d24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d26:	4a27      	ldr	r2, [pc, #156]	@ (8004dc4 <ReadIRSensors+0xac>)
 8004d28:	f043 0304 	orr.w	r3, r3, #4
 8004d2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8004d2e:	4b25      	ldr	r3, [pc, #148]	@ (8004dc4 <ReadIRSensors+0xac>)
 8004d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d32:	f003 0304 	and.w	r3, r3, #4
 8004d36:	607b      	str	r3, [r7, #4]
 8004d38:	687b      	ldr	r3, [r7, #4]
    irSensorValues[IR_LEFT_MOST]  = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8004d3a:	2101      	movs	r1, #1
 8004d3c:	4822      	ldr	r0, [pc, #136]	@ (8004dc8 <ReadIRSensors+0xb0>)
 8004d3e:	f000 fedb 	bl	8005af8 <HAL_GPIO_ReadPin>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bf0c      	ite	eq
 8004d48:	2301      	moveq	r3, #1
 8004d4a:	2300      	movne	r3, #0
 8004d4c:	b2db      	uxtb	r3, r3
 8004d4e:	461a      	mov	r2, r3
 8004d50:	4b1e      	ldr	r3, [pc, #120]	@ (8004dcc <ReadIRSensors+0xb4>)
 8004d52:	701a      	strb	r2, [r3, #0]
    irSensorValues[IR_LEFT]       = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8004d54:	2102      	movs	r1, #2
 8004d56:	481c      	ldr	r0, [pc, #112]	@ (8004dc8 <ReadIRSensors+0xb0>)
 8004d58:	f000 fece 	bl	8005af8 <HAL_GPIO_ReadPin>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	bf0c      	ite	eq
 8004d62:	2301      	moveq	r3, #1
 8004d64:	2300      	movne	r3, #0
 8004d66:	b2db      	uxtb	r3, r3
 8004d68:	461a      	mov	r2, r3
 8004d6a:	4b18      	ldr	r3, [pc, #96]	@ (8004dcc <ReadIRSensors+0xb4>)
 8004d6c:	705a      	strb	r2, [r3, #1]
    irSensorValues[IR_CENTER]     = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2);
 8004d6e:	2104      	movs	r1, #4
 8004d70:	4815      	ldr	r0, [pc, #84]	@ (8004dc8 <ReadIRSensors+0xb0>)
 8004d72:	f000 fec1 	bl	8005af8 <HAL_GPIO_ReadPin>
 8004d76:	4603      	mov	r3, r0
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	bf0c      	ite	eq
 8004d7c:	2301      	moveq	r3, #1
 8004d7e:	2300      	movne	r3, #0
 8004d80:	b2db      	uxtb	r3, r3
 8004d82:	461a      	mov	r2, r3
 8004d84:	4b11      	ldr	r3, [pc, #68]	@ (8004dcc <ReadIRSensors+0xb4>)
 8004d86:	709a      	strb	r2, [r3, #2]
    irSensorValues[IR_RIGHT]      = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3);
 8004d88:	2108      	movs	r1, #8
 8004d8a:	480f      	ldr	r0, [pc, #60]	@ (8004dc8 <ReadIRSensors+0xb0>)
 8004d8c:	f000 feb4 	bl	8005af8 <HAL_GPIO_ReadPin>
 8004d90:	4603      	mov	r3, r0
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bf0c      	ite	eq
 8004d96:	2301      	moveq	r3, #1
 8004d98:	2300      	movne	r3, #0
 8004d9a:	b2db      	uxtb	r3, r3
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	4b0b      	ldr	r3, [pc, #44]	@ (8004dcc <ReadIRSensors+0xb4>)
 8004da0:	70da      	strb	r2, [r3, #3]
    irSensorValues[IR_RIGHT_MOST] = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 8004da2:	2110      	movs	r1, #16
 8004da4:	4808      	ldr	r0, [pc, #32]	@ (8004dc8 <ReadIRSensors+0xb0>)
 8004da6:	f000 fea7 	bl	8005af8 <HAL_GPIO_ReadPin>
 8004daa:	4603      	mov	r3, r0
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	bf0c      	ite	eq
 8004db0:	2301      	moveq	r3, #1
 8004db2:	2300      	movne	r3, #0
 8004db4:	b2db      	uxtb	r3, r3
 8004db6:	461a      	mov	r2, r3
 8004db8:	4b04      	ldr	r3, [pc, #16]	@ (8004dcc <ReadIRSensors+0xb4>)
 8004dba:	711a      	strb	r2, [r3, #4]
}
 8004dbc:	bf00      	nop
 8004dbe:	3708      	adds	r7, #8
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}
 8004dc4:	40023800 	.word	0x40023800
 8004dc8:	40020800 	.word	0x40020800
 8004dcc:	20003e30 	.word	0x20003e30

08004dd0 <Ultrasonic_Trigger>:
 *   - Generates a short pulse on TRIG pin
 *   - Arms TIM4 CH2 capture interrupt and resets state
 *   - Can safely be called from the FreeRTOS timer callback.
 * --------------------------------------------------------------------*/
void Ultrasonic_Trigger(void)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	af00      	add	r7, sp, #0
    // Prepare capture state
    captureFlag = 0;
 8004dd4:	4b19      	ldr	r3, [pc, #100]	@ (8004e3c <Ultrasonic_Trigger+0x6c>)
 8004dd6:	2200      	movs	r2, #0
 8004dd8:	701a      	strb	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&htim4, 0);
 8004dda:	4b19      	ldr	r3, [pc, #100]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2200      	movs	r2, #0
 8004de0:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_TIM_SET_CAPTUREPOLARITY(&htim4, TIM_CHANNEL_2,
 8004de2:	4b17      	ldr	r3, [pc, #92]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	6a1a      	ldr	r2, [r3, #32]
 8004de8:	4b15      	ldr	r3, [pc, #84]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004df0:	621a      	str	r2, [r3, #32]
 8004df2:	4b13      	ldr	r3, [pc, #76]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	4b12      	ldr	r3, [pc, #72]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	6a12      	ldr	r2, [r2, #32]
 8004dfc:	621a      	str	r2, [r3, #32]
                                  TIM_INPUTCHANNELPOLARITY_RISING);
    __HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC2);
 8004dfe:	4b10      	ldr	r3, [pc, #64]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	68da      	ldr	r2, [r3, #12]
 8004e04:	4b0e      	ldr	r3, [pc, #56]	@ (8004e40 <Ultrasonic_Trigger+0x70>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f042 0204 	orr.w	r2, r2, #4
 8004e0c:	60da      	str	r2, [r3, #12]

    // Generate ~10 s trigger pulse on PB6
    HAL_GPIO_WritePin(ULTRASONIC_TRIG_PORT, ULTRASONIC_TRIG_PIN, GPIO_PIN_RESET);
 8004e0e:	2200      	movs	r2, #0
 8004e10:	2140      	movs	r1, #64	@ 0x40
 8004e12:	480c      	ldr	r0, [pc, #48]	@ (8004e44 <Ultrasonic_Trigger+0x74>)
 8004e14:	f000 fe88 	bl	8005b28 <HAL_GPIO_WritePin>
    ul_delay_us(2);
 8004e18:	2002      	movs	r0, #2
 8004e1a:	f7ff ff65 	bl	8004ce8 <ul_delay_us>
    HAL_GPIO_WritePin(ULTRASONIC_TRIG_PORT, ULTRASONIC_TRIG_PIN, GPIO_PIN_SET);
 8004e1e:	2201      	movs	r2, #1
 8004e20:	2140      	movs	r1, #64	@ 0x40
 8004e22:	4808      	ldr	r0, [pc, #32]	@ (8004e44 <Ultrasonic_Trigger+0x74>)
 8004e24:	f000 fe80 	bl	8005b28 <HAL_GPIO_WritePin>
    ul_delay_us(10);
 8004e28:	200a      	movs	r0, #10
 8004e2a:	f7ff ff5d 	bl	8004ce8 <ul_delay_us>
    HAL_GPIO_WritePin(ULTRASONIC_TRIG_PORT, ULTRASONIC_TRIG_PIN, GPIO_PIN_RESET);
 8004e2e:	2200      	movs	r2, #0
 8004e30:	2140      	movs	r1, #64	@ 0x40
 8004e32:	4804      	ldr	r0, [pc, #16]	@ (8004e44 <Ultrasonic_Trigger+0x74>)
 8004e34:	f000 fe78 	bl	8005b28 <HAL_GPIO_WritePin>
}
 8004e38:	bf00      	nop
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	20003e40 	.word	0x20003e40
 8004e40:	20003d7c 	.word	0x20003d7c
 8004e44:	40020400 	.word	0x40020400

08004e48 <ReadUltrasonic>:
 *   - Assumes Ultrasonic_Trigger() was called shortly before.
 *   - Waits (max 50 ms) for captureFlag == 2 and then computes distance.
 *   - Returns 999 on timeout (no echo / no obstacle).
 * --------------------------------------------------------------------*/
uint32_t ReadUltrasonic(void)
{
 8004e48:	b580      	push	{r7, lr}
 8004e4a:	b084      	sub	sp, #16
 8004e4c:	af00      	add	r7, sp, #0
    uint32_t localDistance = 0;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	60fb      	str	r3, [r7, #12]
    TickType_t startTick = xTaskGetTickCount();
 8004e52:	f005 fb53 	bl	800a4fc <xTaskGetTickCount>
 8004e56:	6078      	str	r0, [r7, #4]

    // Wait for echo with timeout
    while (captureFlag != 2 &&
 8004e58:	e002      	b.n	8004e60 <ReadUltrasonic+0x18>
           (xTaskGetTickCount() - startTick) < pdMS_TO_TICKS(50))
    {
        vTaskDelay(pdMS_TO_TICKS(1));
 8004e5a:	2001      	movs	r0, #1
 8004e5c:	f005 f9e8 	bl	800a230 <vTaskDelay>
    while (captureFlag != 2 &&
 8004e60:	4b1e      	ldr	r3, [pc, #120]	@ (8004edc <ReadUltrasonic+0x94>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	b2db      	uxtb	r3, r3
 8004e66:	2b02      	cmp	r3, #2
 8004e68:	d006      	beq.n	8004e78 <ReadUltrasonic+0x30>
           (xTaskGetTickCount() - startTick) < pdMS_TO_TICKS(50))
 8004e6a:	f005 fb47 	bl	800a4fc <xTaskGetTickCount>
 8004e6e:	4602      	mov	r2, r0
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	1ad3      	subs	r3, r2, r3
    while (captureFlag != 2 &&
 8004e74:	2b31      	cmp	r3, #49	@ 0x31
 8004e76:	d9f0      	bls.n	8004e5a <ReadUltrasonic+0x12>
    }

    if (captureFlag == 2)
 8004e78:	4b18      	ldr	r3, [pc, #96]	@ (8004edc <ReadUltrasonic+0x94>)
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b02      	cmp	r3, #2
 8004e80:	d120      	bne.n	8004ec4 <ReadUltrasonic+0x7c>
    {
        uint32_t timeDiff;
        if (icValue2 > icValue1)
 8004e82:	4b17      	ldr	r3, [pc, #92]	@ (8004ee0 <ReadUltrasonic+0x98>)
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	4b17      	ldr	r3, [pc, #92]	@ (8004ee4 <ReadUltrasonic+0x9c>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d906      	bls.n	8004e9c <ReadUltrasonic+0x54>
            timeDiff = icValue2 - icValue1;
 8004e8e:	4b14      	ldr	r3, [pc, #80]	@ (8004ee0 <ReadUltrasonic+0x98>)
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	4b14      	ldr	r3, [pc, #80]	@ (8004ee4 <ReadUltrasonic+0x9c>)
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	1ad3      	subs	r3, r2, r3
 8004e98:	60bb      	str	r3, [r7, #8]
 8004e9a:	e008      	b.n	8004eae <ReadUltrasonic+0x66>
        else
            timeDiff = (0xFFFFu - icValue1) + icValue2;
 8004e9c:	4b10      	ldr	r3, [pc, #64]	@ (8004ee0 <ReadUltrasonic+0x98>)
 8004e9e:	681a      	ldr	r2, [r3, #0]
 8004ea0:	4b10      	ldr	r3, [pc, #64]	@ (8004ee4 <ReadUltrasonic+0x9c>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 8004eaa:	33ff      	adds	r3, #255	@ 0xff
 8004eac:	60bb      	str	r3, [r7, #8]

        // timeDiff in timer ticks, prescaler 89 => 1 MHz => 1 s per tick
        // distance (cm) = (time_us * speed_of_sound_cm_per_us) / 2
        // speed_of_sound  0.0343 cm/us => multiply by 343 and divide by 10000
        localDistance = (timeDiff * 343u) / (2u * 10000u);
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	f240 1257 	movw	r2, #343	@ 0x157
 8004eb4:	fb02 f303 	mul.w	r3, r2, r3
 8004eb8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ee8 <ReadUltrasonic+0xa0>)
 8004eba:	fba2 2303 	umull	r2, r3, r2, r3
 8004ebe:	0b9b      	lsrs	r3, r3, #14
 8004ec0:	60fb      	str	r3, [r7, #12]
 8004ec2:	e002      	b.n	8004eca <ReadUltrasonic+0x82>
    }
    else
    {
        // Timeout => no echo
        localDistance = 999;
 8004ec4:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004ec8:	60fb      	str	r3, [r7, #12]
    }

    // Ready for next measurement
    captureFlag = 0;
 8004eca:	4b04      	ldr	r3, [pc, #16]	@ (8004edc <ReadUltrasonic+0x94>)
 8004ecc:	2200      	movs	r2, #0
 8004ece:	701a      	strb	r2, [r3, #0]
    return localDistance;
 8004ed0:	68fb      	ldr	r3, [r7, #12]
}
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	3710      	adds	r7, #16
 8004ed6:	46bd      	mov	sp, r7
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20003e40 	.word	0x20003e40
 8004ee0:	20003e3c 	.word	0x20003e3c
 8004ee4:	20003e38 	.word	0x20003e38
 8004ee8:	d1b71759 	.word	0xd1b71759

08004eec <Ultrasonic_IC_Callback>:
 *   - Called from HAL_TIM_IRQHandler (TIM4)
 *   - Captures rising and falling edges and signals completion via
 *     captureFlag == 2.
 * --------------------------------------------------------------------*/
void Ultrasonic_IC_Callback(TIM_HandleTypeDef *htim)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b082      	sub	sp, #8
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
    if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	7f1b      	ldrb	r3, [r3, #28]
 8004ef8:	2b02      	cmp	r3, #2
 8004efa:	d148      	bne.n	8004f8e <Ultrasonic_IC_Callback+0xa2>
    {
        if (captureFlag == 0)
 8004efc:	4b26      	ldr	r3, [pc, #152]	@ (8004f98 <Ultrasonic_IC_Callback+0xac>)
 8004efe:	781b      	ldrb	r3, [r3, #0]
 8004f00:	b2db      	uxtb	r3, r3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d11a      	bne.n	8004f3c <Ultrasonic_IC_Callback+0x50>
        {
            icValue1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8004f06:	2104      	movs	r1, #4
 8004f08:	6878      	ldr	r0, [r7, #4]
 8004f0a:	f002 fb25 	bl	8007558 <HAL_TIM_ReadCapturedValue>
 8004f0e:	4603      	mov	r3, r0
 8004f10:	4a22      	ldr	r2, [pc, #136]	@ (8004f9c <Ultrasonic_IC_Callback+0xb0>)
 8004f12:	6013      	str	r3, [r2, #0]
            captureFlag = 1;
 8004f14:	4b20      	ldr	r3, [pc, #128]	@ (8004f98 <Ultrasonic_IC_Callback+0xac>)
 8004f16:	2201      	movs	r2, #1
 8004f18:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6a1a      	ldr	r2, [r3, #32]
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f28:	621a      	str	r2, [r3, #32]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	6a1a      	ldr	r2, [r3, #32]
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f042 0220 	orr.w	r2, r2, #32
 8004f38:	621a      	str	r2, [r3, #32]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
                                          TIM_INPUTCHANNELPOLARITY_RISING);
            __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
        }
    }
}
 8004f3a:	e028      	b.n	8004f8e <Ultrasonic_IC_Callback+0xa2>
        else if (captureFlag == 1)
 8004f3c:	4b16      	ldr	r3, [pc, #88]	@ (8004f98 <Ultrasonic_IC_Callback+0xac>)
 8004f3e:	781b      	ldrb	r3, [r3, #0]
 8004f40:	b2db      	uxtb	r3, r3
 8004f42:	2b01      	cmp	r3, #1
 8004f44:	d123      	bne.n	8004f8e <Ultrasonic_IC_Callback+0xa2>
            icValue2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8004f46:	2104      	movs	r1, #4
 8004f48:	6878      	ldr	r0, [r7, #4]
 8004f4a:	f002 fb05 	bl	8007558 <HAL_TIM_ReadCapturedValue>
 8004f4e:	4603      	mov	r3, r0
 8004f50:	4a13      	ldr	r2, [pc, #76]	@ (8004fa0 <Ultrasonic_IC_Callback+0xb4>)
 8004f52:	6013      	str	r3, [r2, #0]
            __HAL_TIM_SET_COUNTER(htim, 0);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	625a      	str	r2, [r3, #36]	@ 0x24
            captureFlag = 2;
 8004f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8004f98 <Ultrasonic_IC_Callback+0xac>)
 8004f5e:	2202      	movs	r2, #2
 8004f60:	701a      	strb	r2, [r3, #0]
            __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2,
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	6a1a      	ldr	r2, [r3, #32]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8004f70:	621a      	str	r2, [r3, #32]
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681a      	ldr	r2, [r3, #0]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	6a12      	ldr	r2, [r2, #32]
 8004f7c:	621a      	str	r2, [r3, #32]
            __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68da      	ldr	r2, [r3, #12]
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f022 0204 	bic.w	r2, r2, #4
 8004f8c:	60da      	str	r2, [r3, #12]
}
 8004f8e:	bf00      	nop
 8004f90:	3708      	adds	r7, #8
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20003e40 	.word	0x20003e40
 8004f9c:	20003e38 	.word	0x20003e38
 8004fa0:	20003e3c 	.word	0x20003e3c

08004fa4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004faa:	2300      	movs	r3, #0
 8004fac:	607b      	str	r3, [r7, #4]
 8004fae:	4b12      	ldr	r3, [pc, #72]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fb2:	4a11      	ldr	r2, [pc, #68]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004fb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004fba:	4b0f      	ldr	r3, [pc, #60]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fbe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004fc2:	607b      	str	r3, [r7, #4]
 8004fc4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	603b      	str	r3, [r7, #0]
 8004fca:	4b0b      	ldr	r3, [pc, #44]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fce:	4a0a      	ldr	r2, [pc, #40]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fd0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8004fd6:	4b08      	ldr	r3, [pc, #32]	@ (8004ff8 <HAL_MspInit+0x54>)
 8004fd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	603b      	str	r3, [r7, #0]
 8004fe0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	210f      	movs	r1, #15
 8004fe6:	f06f 0001 	mvn.w	r0, #1
 8004fea:	f000 fbc7 	bl	800577c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004fee:	bf00      	nop
 8004ff0:	3708      	adds	r7, #8
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	bf00      	nop
 8004ff8:	40023800 	.word	0x40023800

08004ffc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b08c      	sub	sp, #48	@ 0x30
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005004:	f107 031c 	add.w	r3, r7, #28
 8005008:	2200      	movs	r2, #0
 800500a:	601a      	str	r2, [r3, #0]
 800500c:	605a      	str	r2, [r3, #4]
 800500e:	609a      	str	r2, [r3, #8]
 8005010:	60da      	str	r2, [r3, #12]
 8005012:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a35      	ldr	r2, [pc, #212]	@ (80050f0 <HAL_TIM_Base_MspInit+0xf4>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d116      	bne.n	800504c <HAL_TIM_Base_MspInit+0x50>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800501e:	2300      	movs	r3, #0
 8005020:	61bb      	str	r3, [r7, #24]
 8005022:	4b34      	ldr	r3, [pc, #208]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005026:	4a33      	ldr	r2, [pc, #204]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005028:	f043 0301 	orr.w	r3, r3, #1
 800502c:	6453      	str	r3, [r2, #68]	@ 0x44
 800502e:	4b31      	ldr	r3, [pc, #196]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	61bb      	str	r3, [r7, #24]
 8005038:	69bb      	ldr	r3, [r7, #24]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 800503a:	2200      	movs	r2, #0
 800503c:	2105      	movs	r1, #5
 800503e:	201a      	movs	r0, #26
 8005040:	f000 fb9c 	bl	800577c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8005044:	201a      	movs	r0, #26
 8005046:	f000 fbb5 	bl	80057b4 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 800504a:	e04c      	b.n	80050e6 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM3)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a29      	ldr	r2, [pc, #164]	@ (80050f8 <HAL_TIM_Base_MspInit+0xfc>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d10e      	bne.n	8005074 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8005056:	2300      	movs	r3, #0
 8005058:	617b      	str	r3, [r7, #20]
 800505a:	4b26      	ldr	r3, [pc, #152]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 800505c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800505e:	4a25      	ldr	r2, [pc, #148]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005060:	f043 0302 	orr.w	r3, r3, #2
 8005064:	6413      	str	r3, [r2, #64]	@ 0x40
 8005066:	4b23      	ldr	r3, [pc, #140]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005068:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800506a:	f003 0302 	and.w	r3, r3, #2
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	697b      	ldr	r3, [r7, #20]
}
 8005072:	e038      	b.n	80050e6 <HAL_TIM_Base_MspInit+0xea>
  else if(htim_base->Instance==TIM4)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a20      	ldr	r2, [pc, #128]	@ (80050fc <HAL_TIM_Base_MspInit+0x100>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d133      	bne.n	80050e6 <HAL_TIM_Base_MspInit+0xea>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800507e:	2300      	movs	r3, #0
 8005080:	613b      	str	r3, [r7, #16]
 8005082:	4b1c      	ldr	r3, [pc, #112]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005086:	4a1b      	ldr	r2, [pc, #108]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005088:	f043 0304 	orr.w	r3, r3, #4
 800508c:	6413      	str	r3, [r2, #64]	@ 0x40
 800508e:	4b19      	ldr	r3, [pc, #100]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 8005090:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	613b      	str	r3, [r7, #16]
 8005098:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800509a:	2300      	movs	r3, #0
 800509c:	60fb      	str	r3, [r7, #12]
 800509e:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 80050a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050a2:	4a14      	ldr	r2, [pc, #80]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 80050a4:	f043 0302 	orr.w	r3, r3, #2
 80050a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80050aa:	4b12      	ldr	r3, [pc, #72]	@ (80050f4 <HAL_TIM_Base_MspInit+0xf8>)
 80050ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050ae:	f003 0302 	and.w	r3, r3, #2
 80050b2:	60fb      	str	r3, [r7, #12]
 80050b4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Echo_pin_Pin;
 80050b6:	2380      	movs	r3, #128	@ 0x80
 80050b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80050ba:	2302      	movs	r3, #2
 80050bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80050be:	2300      	movs	r3, #0
 80050c0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80050c2:	2300      	movs	r3, #0
 80050c4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80050c6:	2302      	movs	r3, #2
 80050c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(Echo_pin_GPIO_Port, &GPIO_InitStruct);
 80050ca:	f107 031c 	add.w	r3, r7, #28
 80050ce:	4619      	mov	r1, r3
 80050d0:	480b      	ldr	r0, [pc, #44]	@ (8005100 <HAL_TIM_Base_MspInit+0x104>)
 80050d2:	f000 fb7d 	bl	80057d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 80050d6:	2200      	movs	r2, #0
 80050d8:	2105      	movs	r1, #5
 80050da:	201e      	movs	r0, #30
 80050dc:	f000 fb4e 	bl	800577c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80050e0:	201e      	movs	r0, #30
 80050e2:	f000 fb67 	bl	80057b4 <HAL_NVIC_EnableIRQ>
}
 80050e6:	bf00      	nop
 80050e8:	3730      	adds	r7, #48	@ 0x30
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	40010000 	.word	0x40010000
 80050f4:	40023800 	.word	0x40023800
 80050f8:	40000400 	.word	0x40000400
 80050fc:	40000800 	.word	0x40000800
 8005100:	40020400 	.word	0x40020400

08005104 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b088      	sub	sp, #32
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800510c:	f107 030c 	add.w	r3, r7, #12
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
 8005114:	605a      	str	r2, [r3, #4]
 8005116:	609a      	str	r2, [r3, #8]
 8005118:	60da      	str	r2, [r3, #12]
 800511a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a12      	ldr	r2, [pc, #72]	@ (800516c <HAL_TIM_MspPostInit+0x68>)
 8005122:	4293      	cmp	r3, r2
 8005124:	d11e      	bne.n	8005164 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005126:	2300      	movs	r3, #0
 8005128:	60bb      	str	r3, [r7, #8]
 800512a:	4b11      	ldr	r3, [pc, #68]	@ (8005170 <HAL_TIM_MspPostInit+0x6c>)
 800512c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800512e:	4a10      	ldr	r2, [pc, #64]	@ (8005170 <HAL_TIM_MspPostInit+0x6c>)
 8005130:	f043 0301 	orr.w	r3, r3, #1
 8005134:	6313      	str	r3, [r2, #48]	@ 0x30
 8005136:	4b0e      	ldr	r3, [pc, #56]	@ (8005170 <HAL_TIM_MspPostInit+0x6c>)
 8005138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513a:	f003 0301 	and.w	r3, r3, #1
 800513e:	60bb      	str	r3, [r7, #8]
 8005140:	68bb      	ldr	r3, [r7, #8]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_IN3_Pin|MOTOR_IN4_Pin|MOTOR_IN1_Pin|MOTOR_IN2_Pin;
 8005142:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8005146:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005148:	2302      	movs	r3, #2
 800514a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800514c:	2300      	movs	r3, #0
 800514e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005150:	2300      	movs	r3, #0
 8005152:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8005154:	2301      	movs	r3, #1
 8005156:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005158:	f107 030c 	add.w	r3, r7, #12
 800515c:	4619      	mov	r1, r3
 800515e:	4805      	ldr	r0, [pc, #20]	@ (8005174 <HAL_TIM_MspPostInit+0x70>)
 8005160:	f000 fb36 	bl	80057d0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005164:	bf00      	nop
 8005166:	3720      	adds	r7, #32
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	40010000 	.word	0x40010000
 8005170:	40023800 	.word	0x40023800
 8005174:	40020000 	.word	0x40020000

08005178 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b08a      	sub	sp, #40	@ 0x28
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005180:	f107 0314 	add.w	r3, r7, #20
 8005184:	2200      	movs	r2, #0
 8005186:	601a      	str	r2, [r3, #0]
 8005188:	605a      	str	r2, [r3, #4]
 800518a:	609a      	str	r2, [r3, #8]
 800518c:	60da      	str	r2, [r3, #12]
 800518e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a19      	ldr	r2, [pc, #100]	@ (80051fc <HAL_UART_MspInit+0x84>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d12b      	bne.n	80051f2 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800519a:	2300      	movs	r3, #0
 800519c:	613b      	str	r3, [r7, #16]
 800519e:	4b18      	ldr	r3, [pc, #96]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051a2:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80051a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80051aa:	4b15      	ldr	r3, [pc, #84]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b2:	613b      	str	r3, [r7, #16]
 80051b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051b6:	2300      	movs	r3, #0
 80051b8:	60fb      	str	r3, [r7, #12]
 80051ba:	4b11      	ldr	r3, [pc, #68]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051be:	4a10      	ldr	r2, [pc, #64]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051c0:	f043 0301 	orr.w	r3, r3, #1
 80051c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80051c6:	4b0e      	ldr	r3, [pc, #56]	@ (8005200 <HAL_UART_MspInit+0x88>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051ca:	f003 0301 	and.w	r3, r3, #1
 80051ce:	60fb      	str	r3, [r7, #12]
 80051d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80051d2:	230c      	movs	r3, #12
 80051d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051d6:	2302      	movs	r3, #2
 80051d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051da:	2300      	movs	r3, #0
 80051dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051de:	2303      	movs	r3, #3
 80051e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80051e2:	2307      	movs	r3, #7
 80051e4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051e6:	f107 0314 	add.w	r3, r7, #20
 80051ea:	4619      	mov	r1, r3
 80051ec:	4805      	ldr	r0, [pc, #20]	@ (8005204 <HAL_UART_MspInit+0x8c>)
 80051ee:	f000 faef 	bl	80057d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80051f2:	bf00      	nop
 80051f4:	3728      	adds	r7, #40	@ 0x28
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}
 80051fa:	bf00      	nop
 80051fc:	40004400 	.word	0x40004400
 8005200:	40023800 	.word	0x40023800
 8005204:	40020000 	.word	0x40020000

08005208 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b08e      	sub	sp, #56	@ 0x38
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8005214:	2300      	movs	r3, #0
 8005216:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8005218:	2300      	movs	r3, #0
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	4b34      	ldr	r3, [pc, #208]	@ (80052f0 <HAL_InitTick+0xe8>)
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	4a33      	ldr	r2, [pc, #204]	@ (80052f0 <HAL_InitTick+0xe8>)
 8005222:	f043 0301 	orr.w	r3, r3, #1
 8005226:	6413      	str	r3, [r2, #64]	@ 0x40
 8005228:	4b31      	ldr	r3, [pc, #196]	@ (80052f0 <HAL_InitTick+0xe8>)
 800522a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800522c:	f003 0301 	and.w	r3, r3, #1
 8005230:	60fb      	str	r3, [r7, #12]
 8005232:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005234:	f107 0210 	add.w	r2, r7, #16
 8005238:	f107 0314 	add.w	r3, r7, #20
 800523c:	4611      	mov	r1, r2
 800523e:	4618      	mov	r0, r3
 8005240:	f000 fe10 	bl	8005e64 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8005244:	6a3b      	ldr	r3, [r7, #32]
 8005246:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8005248:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800524a:	2b00      	cmp	r3, #0
 800524c:	d103      	bne.n	8005256 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800524e:	f000 fde1 	bl	8005e14 <HAL_RCC_GetPCLK1Freq>
 8005252:	6378      	str	r0, [r7, #52]	@ 0x34
 8005254:	e004      	b.n	8005260 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8005256:	f000 fddd 	bl	8005e14 <HAL_RCC_GetPCLK1Freq>
 800525a:	4603      	mov	r3, r0
 800525c:	005b      	lsls	r3, r3, #1
 800525e:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005260:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005262:	4a24      	ldr	r2, [pc, #144]	@ (80052f4 <HAL_InitTick+0xec>)
 8005264:	fba2 2303 	umull	r2, r3, r2, r3
 8005268:	0c9b      	lsrs	r3, r3, #18
 800526a:	3b01      	subs	r3, #1
 800526c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800526e:	4b22      	ldr	r3, [pc, #136]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005270:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8005274:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8005276:	4b20      	ldr	r3, [pc, #128]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005278:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800527c:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800527e:	4a1e      	ldr	r2, [pc, #120]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005282:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8005284:	4b1c      	ldr	r3, [pc, #112]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005286:	2200      	movs	r2, #0
 8005288:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800528a:	4b1b      	ldr	r3, [pc, #108]	@ (80052f8 <HAL_InitTick+0xf0>)
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8005290:	4b19      	ldr	r3, [pc, #100]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005292:	2200      	movs	r2, #0
 8005294:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8005296:	4818      	ldr	r0, [pc, #96]	@ (80052f8 <HAL_InitTick+0xf0>)
 8005298:	f001 fae4 	bl	8006864 <HAL_TIM_Base_Init>
 800529c:	4603      	mov	r3, r0
 800529e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80052a2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d11b      	bne.n	80052e2 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80052aa:	4813      	ldr	r0, [pc, #76]	@ (80052f8 <HAL_InitTick+0xf0>)
 80052ac:	f001 fb2a 	bl	8006904 <HAL_TIM_Base_Start_IT>
 80052b0:	4603      	mov	r3, r0
 80052b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80052b6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d111      	bne.n	80052e2 <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80052be:	201c      	movs	r0, #28
 80052c0:	f000 fa78 	bl	80057b4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b0f      	cmp	r3, #15
 80052c8:	d808      	bhi.n	80052dc <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80052ca:	2200      	movs	r2, #0
 80052cc:	6879      	ldr	r1, [r7, #4]
 80052ce:	201c      	movs	r0, #28
 80052d0:	f000 fa54 	bl	800577c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80052d4:	4a09      	ldr	r2, [pc, #36]	@ (80052fc <HAL_InitTick+0xf4>)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6013      	str	r3, [r2, #0]
 80052da:	e002      	b.n	80052e2 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80052dc:	2301      	movs	r3, #1
 80052de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80052e2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3738      	adds	r7, #56	@ 0x38
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}
 80052ee:	bf00      	nop
 80052f0:	40023800 	.word	0x40023800
 80052f4:	431bde83 	.word	0x431bde83
 80052f8:	20003e4c 	.word	0x20003e4c
 80052fc:	20000018 	.word	0x20000018

08005300 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8005300:	b480      	push	{r7}
 8005302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005304:	bf00      	nop
 8005306:	e7fd      	b.n	8005304 <NMI_Handler+0x4>

08005308 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005308:	b480      	push	{r7}
 800530a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800530c:	bf00      	nop
 800530e:	e7fd      	b.n	800530c <HardFault_Handler+0x4>

08005310 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005310:	b480      	push	{r7}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8005314:	bf00      	nop
 8005316:	e7fd      	b.n	8005314 <MemManage_Handler+0x4>

08005318 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005318:	b480      	push	{r7}
 800531a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800531c:	bf00      	nop
 800531e:	e7fd      	b.n	800531c <BusFault_Handler+0x4>

08005320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005320:	b480      	push	{r7}
 8005322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <UsageFault_Handler+0x4>

08005328 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005328:	b480      	push	{r7}
 800532a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800532c:	bf00      	nop
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr
	...

08005338 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800533c:	4802      	ldr	r0, [pc, #8]	@ (8005348 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800533e:	f001 fdf5 	bl	8006f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8005342:	bf00      	nop
 8005344:	bd80      	pop	{r7, pc}
 8005346:	bf00      	nop
 8005348:	20003cec 	.word	0x20003cec

0800534c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800534c:	b580      	push	{r7, lr}
 800534e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8005350:	4802      	ldr	r0, [pc, #8]	@ (800535c <TIM2_IRQHandler+0x10>)
 8005352:	f001 fdeb 	bl	8006f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005356:	bf00      	nop
 8005358:	bd80      	pop	{r7, pc}
 800535a:	bf00      	nop
 800535c:	20003e4c 	.word	0x20003e4c

08005360 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8005364:	4802      	ldr	r0, [pc, #8]	@ (8005370 <TIM4_IRQHandler+0x10>)
 8005366:	f001 fde1 	bl	8006f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800536a:	bf00      	nop
 800536c:	bd80      	pop	{r7, pc}
 800536e:	bf00      	nop
 8005370:	20003d7c 	.word	0x20003d7c

08005374 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005374:	b480      	push	{r7}
 8005376:	af00      	add	r7, sp, #0
  return 1;
 8005378:	2301      	movs	r3, #1
}
 800537a:	4618      	mov	r0, r3
 800537c:	46bd      	mov	sp, r7
 800537e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005382:	4770      	bx	lr

08005384 <_kill>:

int _kill(int pid, int sig)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b082      	sub	sp, #8
 8005388:	af00      	add	r7, sp, #0
 800538a:	6078      	str	r0, [r7, #4]
 800538c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800538e:	f008 f829 	bl	800d3e4 <__errno>
 8005392:	4603      	mov	r3, r0
 8005394:	2216      	movs	r2, #22
 8005396:	601a      	str	r2, [r3, #0]
  return -1;
 8005398:	f04f 33ff 	mov.w	r3, #4294967295
}
 800539c:	4618      	mov	r0, r3
 800539e:	3708      	adds	r7, #8
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <_exit>:

void _exit (int status)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80053ac:	f04f 31ff 	mov.w	r1, #4294967295
 80053b0:	6878      	ldr	r0, [r7, #4]
 80053b2:	f7ff ffe7 	bl	8005384 <_kill>
  while (1) {}    /* Make sure we hang here */
 80053b6:	bf00      	nop
 80053b8:	e7fd      	b.n	80053b6 <_exit+0x12>

080053ba <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80053ba:	b580      	push	{r7, lr}
 80053bc:	b086      	sub	sp, #24
 80053be:	af00      	add	r7, sp, #0
 80053c0:	60f8      	str	r0, [r7, #12]
 80053c2:	60b9      	str	r1, [r7, #8]
 80053c4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053c6:	2300      	movs	r3, #0
 80053c8:	617b      	str	r3, [r7, #20]
 80053ca:	e00a      	b.n	80053e2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80053cc:	f3af 8000 	nop.w
 80053d0:	4601      	mov	r1, r0
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	1c5a      	adds	r2, r3, #1
 80053d6:	60ba      	str	r2, [r7, #8]
 80053d8:	b2ca      	uxtb	r2, r1
 80053da:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	3301      	adds	r3, #1
 80053e0:	617b      	str	r3, [r7, #20]
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	429a      	cmp	r2, r3
 80053e8:	dbf0      	blt.n	80053cc <_read+0x12>
  }

  return len;
 80053ea:	687b      	ldr	r3, [r7, #4]
}
 80053ec:	4618      	mov	r0, r3
 80053ee:	3718      	adds	r7, #24
 80053f0:	46bd      	mov	sp, r7
 80053f2:	bd80      	pop	{r7, pc}

080053f4 <_close>:
  }
  return len;
}

int _close(int file)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80053fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005400:	4618      	mov	r0, r3
 8005402:	370c      	adds	r7, #12
 8005404:	46bd      	mov	sp, r7
 8005406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540a:	4770      	bx	lr

0800540c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800540c:	b480      	push	{r7}
 800540e:	b083      	sub	sp, #12
 8005410:	af00      	add	r7, sp, #0
 8005412:	6078      	str	r0, [r7, #4]
 8005414:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800541c:	605a      	str	r2, [r3, #4]
  return 0;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	370c      	adds	r7, #12
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <_isatty>:

int _isatty(int file)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005434:	2301      	movs	r3, #1
}
 8005436:	4618      	mov	r0, r3
 8005438:	370c      	adds	r7, #12
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr

08005442 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005442:	b480      	push	{r7}
 8005444:	b085      	sub	sp, #20
 8005446:	af00      	add	r7, sp, #0
 8005448:	60f8      	str	r0, [r7, #12]
 800544a:	60b9      	str	r1, [r7, #8]
 800544c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3714      	adds	r7, #20
 8005454:	46bd      	mov	sp, r7
 8005456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545a:	4770      	bx	lr

0800545c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	b086      	sub	sp, #24
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005464:	4a14      	ldr	r2, [pc, #80]	@ (80054b8 <_sbrk+0x5c>)
 8005466:	4b15      	ldr	r3, [pc, #84]	@ (80054bc <_sbrk+0x60>)
 8005468:	1ad3      	subs	r3, r2, r3
 800546a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005470:	4b13      	ldr	r3, [pc, #76]	@ (80054c0 <_sbrk+0x64>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	2b00      	cmp	r3, #0
 8005476:	d102      	bne.n	800547e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005478:	4b11      	ldr	r3, [pc, #68]	@ (80054c0 <_sbrk+0x64>)
 800547a:	4a12      	ldr	r2, [pc, #72]	@ (80054c4 <_sbrk+0x68>)
 800547c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800547e:	4b10      	ldr	r3, [pc, #64]	@ (80054c0 <_sbrk+0x64>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	4413      	add	r3, r2
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	429a      	cmp	r2, r3
 800548a:	d207      	bcs.n	800549c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800548c:	f007 ffaa 	bl	800d3e4 <__errno>
 8005490:	4603      	mov	r3, r0
 8005492:	220c      	movs	r2, #12
 8005494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005496:	f04f 33ff 	mov.w	r3, #4294967295
 800549a:	e009      	b.n	80054b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800549c:	4b08      	ldr	r3, [pc, #32]	@ (80054c0 <_sbrk+0x64>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80054a2:	4b07      	ldr	r3, [pc, #28]	@ (80054c0 <_sbrk+0x64>)
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4413      	add	r3, r2
 80054aa:	4a05      	ldr	r2, [pc, #20]	@ (80054c0 <_sbrk+0x64>)
 80054ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80054ae:	68fb      	ldr	r3, [r7, #12]
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3718      	adds	r7, #24
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	20020000 	.word	0x20020000
 80054bc:	00000400 	.word	0x00000400
 80054c0:	20003e94 	.word	0x20003e94
 80054c4:	20009dd0 	.word	0x20009dd0

080054c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80054cc:	4b06      	ldr	r3, [pc, #24]	@ (80054e8 <SystemInit+0x20>)
 80054ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80054d2:	4a05      	ldr	r2, [pc, #20]	@ (80054e8 <SystemInit+0x20>)
 80054d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80054d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80054dc:	bf00      	nop
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
 80054e6:	bf00      	nop
 80054e8:	e000ed00 	.word	0xe000ed00

080054ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80054ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005524 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80054f0:	f7ff ffea 	bl	80054c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80054f4:	480c      	ldr	r0, [pc, #48]	@ (8005528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80054f6:	490d      	ldr	r1, [pc, #52]	@ (800552c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80054f8:	4a0d      	ldr	r2, [pc, #52]	@ (8005530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80054fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80054fc:	e002      	b.n	8005504 <LoopCopyDataInit>

080054fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80054fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005502:	3304      	adds	r3, #4

08005504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005508:	d3f9      	bcc.n	80054fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800550a:	4a0a      	ldr	r2, [pc, #40]	@ (8005534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800550c:	4c0a      	ldr	r4, [pc, #40]	@ (8005538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800550e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005510:	e001      	b.n	8005516 <LoopFillZerobss>

08005512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005514:	3204      	adds	r2, #4

08005516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005518:	d3fb      	bcc.n	8005512 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800551a:	f007 ff69 	bl	800d3f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800551e:	f7fe fb8b 	bl	8003c38 <main>
  bx  lr    
 8005522:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005524:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800552c:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8005530:	08011a64 	.word	0x08011a64
  ldr r2, =_sbss
 8005534:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8005538:	20009dcc 	.word	0x20009dcc

0800553c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800553c:	e7fe      	b.n	800553c <ADC_IRQHandler>
	...

08005540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005544:	4b0e      	ldr	r3, [pc, #56]	@ (8005580 <HAL_Init+0x40>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	4a0d      	ldr	r2, [pc, #52]	@ (8005580 <HAL_Init+0x40>)
 800554a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800554e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005550:	4b0b      	ldr	r3, [pc, #44]	@ (8005580 <HAL_Init+0x40>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	4a0a      	ldr	r2, [pc, #40]	@ (8005580 <HAL_Init+0x40>)
 8005556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800555a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800555c:	4b08      	ldr	r3, [pc, #32]	@ (8005580 <HAL_Init+0x40>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a07      	ldr	r2, [pc, #28]	@ (8005580 <HAL_Init+0x40>)
 8005562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005568:	2003      	movs	r0, #3
 800556a:	f000 f8fc 	bl	8005766 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800556e:	200f      	movs	r0, #15
 8005570:	f7ff fe4a 	bl	8005208 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005574:	f7ff fd16 	bl	8004fa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005578:	2300      	movs	r3, #0
}
 800557a:	4618      	mov	r0, r3
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	40023c00 	.word	0x40023c00

08005584 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005588:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <HAL_IncTick+0x20>)
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <HAL_IncTick+0x24>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4413      	add	r3, r2
 8005594:	4a04      	ldr	r2, [pc, #16]	@ (80055a8 <HAL_IncTick+0x24>)
 8005596:	6013      	str	r3, [r2, #0]
}
 8005598:	bf00      	nop
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	2000001c 	.word	0x2000001c
 80055a8:	20003e98 	.word	0x20003e98

080055ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  return uwTick;
 80055b0:	4b03      	ldr	r3, [pc, #12]	@ (80055c0 <HAL_GetTick+0x14>)
 80055b2:	681b      	ldr	r3, [r3, #0]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20003e98 	.word	0x20003e98

080055c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055cc:	f7ff ffee 	bl	80055ac <HAL_GetTick>
 80055d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055dc:	d005      	beq.n	80055ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055de:	4b0a      	ldr	r3, [pc, #40]	@ (8005608 <HAL_Delay+0x44>)
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	461a      	mov	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	4413      	add	r3, r2
 80055e8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80055ea:	bf00      	nop
 80055ec:	f7ff ffde 	bl	80055ac <HAL_GetTick>
 80055f0:	4602      	mov	r2, r0
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	68fa      	ldr	r2, [r7, #12]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d8f7      	bhi.n	80055ec <HAL_Delay+0x28>
  {
  }
}
 80055fc:	bf00      	nop
 80055fe:	bf00      	nop
 8005600:	3710      	adds	r7, #16
 8005602:	46bd      	mov	sp, r7
 8005604:	bd80      	pop	{r7, pc}
 8005606:	bf00      	nop
 8005608:	2000001c 	.word	0x2000001c

0800560c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800560c:	b480      	push	{r7}
 800560e:	b085      	sub	sp, #20
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800561c:	4b0c      	ldr	r3, [pc, #48]	@ (8005650 <__NVIC_SetPriorityGrouping+0x44>)
 800561e:	68db      	ldr	r3, [r3, #12]
 8005620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005622:	68ba      	ldr	r2, [r7, #8]
 8005624:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005628:	4013      	ands	r3, r2
 800562a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005634:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005638:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800563c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800563e:	4a04      	ldr	r2, [pc, #16]	@ (8005650 <__NVIC_SetPriorityGrouping+0x44>)
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	60d3      	str	r3, [r2, #12]
}
 8005644:	bf00      	nop
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr
 8005650:	e000ed00 	.word	0xe000ed00

08005654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005654:	b480      	push	{r7}
 8005656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005658:	4b04      	ldr	r3, [pc, #16]	@ (800566c <__NVIC_GetPriorityGrouping+0x18>)
 800565a:	68db      	ldr	r3, [r3, #12]
 800565c:	0a1b      	lsrs	r3, r3, #8
 800565e:	f003 0307 	and.w	r3, r3, #7
}
 8005662:	4618      	mov	r0, r3
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	e000ed00 	.word	0xe000ed00

08005670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	4603      	mov	r3, r0
 8005678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800567a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800567e:	2b00      	cmp	r3, #0
 8005680:	db0b      	blt.n	800569a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005682:	79fb      	ldrb	r3, [r7, #7]
 8005684:	f003 021f 	and.w	r2, r3, #31
 8005688:	4907      	ldr	r1, [pc, #28]	@ (80056a8 <__NVIC_EnableIRQ+0x38>)
 800568a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800568e:	095b      	lsrs	r3, r3, #5
 8005690:	2001      	movs	r0, #1
 8005692:	fa00 f202 	lsl.w	r2, r0, r2
 8005696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800569a:	bf00      	nop
 800569c:	370c      	adds	r7, #12
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr
 80056a6:	bf00      	nop
 80056a8:	e000e100 	.word	0xe000e100

080056ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	4603      	mov	r3, r0
 80056b4:	6039      	str	r1, [r7, #0]
 80056b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	db0a      	blt.n	80056d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	b2da      	uxtb	r2, r3
 80056c4:	490c      	ldr	r1, [pc, #48]	@ (80056f8 <__NVIC_SetPriority+0x4c>)
 80056c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ca:	0112      	lsls	r2, r2, #4
 80056cc:	b2d2      	uxtb	r2, r2
 80056ce:	440b      	add	r3, r1
 80056d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056d4:	e00a      	b.n	80056ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	b2da      	uxtb	r2, r3
 80056da:	4908      	ldr	r1, [pc, #32]	@ (80056fc <__NVIC_SetPriority+0x50>)
 80056dc:	79fb      	ldrb	r3, [r7, #7]
 80056de:	f003 030f 	and.w	r3, r3, #15
 80056e2:	3b04      	subs	r3, #4
 80056e4:	0112      	lsls	r2, r2, #4
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	440b      	add	r3, r1
 80056ea:	761a      	strb	r2, [r3, #24]
}
 80056ec:	bf00      	nop
 80056ee:	370c      	adds	r7, #12
 80056f0:	46bd      	mov	sp, r7
 80056f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f6:	4770      	bx	lr
 80056f8:	e000e100 	.word	0xe000e100
 80056fc:	e000ed00 	.word	0xe000ed00

08005700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005700:	b480      	push	{r7}
 8005702:	b089      	sub	sp, #36	@ 0x24
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	f003 0307 	and.w	r3, r3, #7
 8005712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005714:	69fb      	ldr	r3, [r7, #28]
 8005716:	f1c3 0307 	rsb	r3, r3, #7
 800571a:	2b04      	cmp	r3, #4
 800571c:	bf28      	it	cs
 800571e:	2304      	movcs	r3, #4
 8005720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005722:	69fb      	ldr	r3, [r7, #28]
 8005724:	3304      	adds	r3, #4
 8005726:	2b06      	cmp	r3, #6
 8005728:	d902      	bls.n	8005730 <NVIC_EncodePriority+0x30>
 800572a:	69fb      	ldr	r3, [r7, #28]
 800572c:	3b03      	subs	r3, #3
 800572e:	e000      	b.n	8005732 <NVIC_EncodePriority+0x32>
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005734:	f04f 32ff 	mov.w	r2, #4294967295
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	fa02 f303 	lsl.w	r3, r2, r3
 800573e:	43da      	mvns	r2, r3
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	401a      	ands	r2, r3
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005748:	f04f 31ff 	mov.w	r1, #4294967295
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	fa01 f303 	lsl.w	r3, r1, r3
 8005752:	43d9      	mvns	r1, r3
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005758:	4313      	orrs	r3, r2
         );
}
 800575a:	4618      	mov	r0, r3
 800575c:	3724      	adds	r7, #36	@ 0x24
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b082      	sub	sp, #8
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f7ff ff4c 	bl	800560c <__NVIC_SetPriorityGrouping>
}
 8005774:	bf00      	nop
 8005776:	3708      	adds	r7, #8
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}

0800577c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800577c:	b580      	push	{r7, lr}
 800577e:	b086      	sub	sp, #24
 8005780:	af00      	add	r7, sp, #0
 8005782:	4603      	mov	r3, r0
 8005784:	60b9      	str	r1, [r7, #8]
 8005786:	607a      	str	r2, [r7, #4]
 8005788:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800578a:	2300      	movs	r3, #0
 800578c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800578e:	f7ff ff61 	bl	8005654 <__NVIC_GetPriorityGrouping>
 8005792:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005794:	687a      	ldr	r2, [r7, #4]
 8005796:	68b9      	ldr	r1, [r7, #8]
 8005798:	6978      	ldr	r0, [r7, #20]
 800579a:	f7ff ffb1 	bl	8005700 <NVIC_EncodePriority>
 800579e:	4602      	mov	r2, r0
 80057a0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057a4:	4611      	mov	r1, r2
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff ff80 	bl	80056ac <__NVIC_SetPriority>
}
 80057ac:	bf00      	nop
 80057ae:	3718      	adds	r7, #24
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	b082      	sub	sp, #8
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	4603      	mov	r3, r0
 80057bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7ff ff54 	bl	8005670 <__NVIC_EnableIRQ>
}
 80057c8:	bf00      	nop
 80057ca:	3708      	adds	r7, #8
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}

080057d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80057d0:	b480      	push	{r7}
 80057d2:	b089      	sub	sp, #36	@ 0x24
 80057d4:	af00      	add	r7, sp, #0
 80057d6:	6078      	str	r0, [r7, #4]
 80057d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80057da:	2300      	movs	r3, #0
 80057dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80057de:	2300      	movs	r3, #0
 80057e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80057e2:	2300      	movs	r3, #0
 80057e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80057e6:	2300      	movs	r3, #0
 80057e8:	61fb      	str	r3, [r7, #28]
 80057ea:	e165      	b.n	8005ab8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80057ec:	2201      	movs	r2, #1
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	fa02 f303 	lsl.w	r3, r2, r3
 80057f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	697a      	ldr	r2, [r7, #20]
 80057fc:	4013      	ands	r3, r2
 80057fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005800:	693a      	ldr	r2, [r7, #16]
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	429a      	cmp	r2, r3
 8005806:	f040 8154 	bne.w	8005ab2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	685b      	ldr	r3, [r3, #4]
 800580e:	f003 0303 	and.w	r3, r3, #3
 8005812:	2b01      	cmp	r3, #1
 8005814:	d005      	beq.n	8005822 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005816:	683b      	ldr	r3, [r7, #0]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800581e:	2b02      	cmp	r3, #2
 8005820:	d130      	bne.n	8005884 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005828:	69fb      	ldr	r3, [r7, #28]
 800582a:	005b      	lsls	r3, r3, #1
 800582c:	2203      	movs	r2, #3
 800582e:	fa02 f303 	lsl.w	r3, r2, r3
 8005832:	43db      	mvns	r3, r3
 8005834:	69ba      	ldr	r2, [r7, #24]
 8005836:	4013      	ands	r3, r2
 8005838:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800583a:	683b      	ldr	r3, [r7, #0]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	fa02 f303 	lsl.w	r3, r2, r3
 8005846:	69ba      	ldr	r2, [r7, #24]
 8005848:	4313      	orrs	r3, r2
 800584a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	69ba      	ldr	r2, [r7, #24]
 8005850:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005858:	2201      	movs	r2, #1
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	fa02 f303 	lsl.w	r3, r2, r3
 8005860:	43db      	mvns	r3, r3
 8005862:	69ba      	ldr	r2, [r7, #24]
 8005864:	4013      	ands	r3, r2
 8005866:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005868:	683b      	ldr	r3, [r7, #0]
 800586a:	685b      	ldr	r3, [r3, #4]
 800586c:	091b      	lsrs	r3, r3, #4
 800586e:	f003 0201 	and.w	r2, r3, #1
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	fa02 f303 	lsl.w	r3, r2, r3
 8005878:	69ba      	ldr	r2, [r7, #24]
 800587a:	4313      	orrs	r3, r2
 800587c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69ba      	ldr	r2, [r7, #24]
 8005882:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	f003 0303 	and.w	r3, r3, #3
 800588c:	2b03      	cmp	r3, #3
 800588e:	d017      	beq.n	80058c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005896:	69fb      	ldr	r3, [r7, #28]
 8005898:	005b      	lsls	r3, r3, #1
 800589a:	2203      	movs	r2, #3
 800589c:	fa02 f303 	lsl.w	r3, r2, r3
 80058a0:	43db      	mvns	r3, r3
 80058a2:	69ba      	ldr	r2, [r7, #24]
 80058a4:	4013      	ands	r3, r2
 80058a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	689a      	ldr	r2, [r3, #8]
 80058ac:	69fb      	ldr	r3, [r7, #28]
 80058ae:	005b      	lsls	r3, r3, #1
 80058b0:	fa02 f303 	lsl.w	r3, r2, r3
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80058c0:	683b      	ldr	r3, [r7, #0]
 80058c2:	685b      	ldr	r3, [r3, #4]
 80058c4:	f003 0303 	and.w	r3, r3, #3
 80058c8:	2b02      	cmp	r3, #2
 80058ca:	d123      	bne.n	8005914 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80058cc:	69fb      	ldr	r3, [r7, #28]
 80058ce:	08da      	lsrs	r2, r3, #3
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	3208      	adds	r2, #8
 80058d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80058d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80058da:	69fb      	ldr	r3, [r7, #28]
 80058dc:	f003 0307 	and.w	r3, r3, #7
 80058e0:	009b      	lsls	r3, r3, #2
 80058e2:	220f      	movs	r2, #15
 80058e4:	fa02 f303 	lsl.w	r3, r2, r3
 80058e8:	43db      	mvns	r3, r3
 80058ea:	69ba      	ldr	r2, [r7, #24]
 80058ec:	4013      	ands	r3, r2
 80058ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	691a      	ldr	r2, [r3, #16]
 80058f4:	69fb      	ldr	r3, [r7, #28]
 80058f6:	f003 0307 	and.w	r3, r3, #7
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005900:	69ba      	ldr	r2, [r7, #24]
 8005902:	4313      	orrs	r3, r2
 8005904:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005906:	69fb      	ldr	r3, [r7, #28]
 8005908:	08da      	lsrs	r2, r3, #3
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	3208      	adds	r2, #8
 800590e:	69b9      	ldr	r1, [r7, #24]
 8005910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800591a:	69fb      	ldr	r3, [r7, #28]
 800591c:	005b      	lsls	r3, r3, #1
 800591e:	2203      	movs	r2, #3
 8005920:	fa02 f303 	lsl.w	r3, r2, r3
 8005924:	43db      	mvns	r3, r3
 8005926:	69ba      	ldr	r2, [r7, #24]
 8005928:	4013      	ands	r3, r2
 800592a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800592c:	683b      	ldr	r3, [r7, #0]
 800592e:	685b      	ldr	r3, [r3, #4]
 8005930:	f003 0203 	and.w	r2, r3, #3
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	005b      	lsls	r3, r3, #1
 8005938:	fa02 f303 	lsl.w	r3, r2, r3
 800593c:	69ba      	ldr	r2, [r7, #24]
 800593e:	4313      	orrs	r3, r2
 8005940:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	69ba      	ldr	r2, [r7, #24]
 8005946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	685b      	ldr	r3, [r3, #4]
 800594c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005950:	2b00      	cmp	r3, #0
 8005952:	f000 80ae 	beq.w	8005ab2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	4b5d      	ldr	r3, [pc, #372]	@ (8005ad0 <HAL_GPIO_Init+0x300>)
 800595c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800595e:	4a5c      	ldr	r2, [pc, #368]	@ (8005ad0 <HAL_GPIO_Init+0x300>)
 8005960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005964:	6453      	str	r3, [r2, #68]	@ 0x44
 8005966:	4b5a      	ldr	r3, [pc, #360]	@ (8005ad0 <HAL_GPIO_Init+0x300>)
 8005968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8005972:	4a58      	ldr	r2, [pc, #352]	@ (8005ad4 <HAL_GPIO_Init+0x304>)
 8005974:	69fb      	ldr	r3, [r7, #28]
 8005976:	089b      	lsrs	r3, r3, #2
 8005978:	3302      	adds	r3, #2
 800597a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800597e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	f003 0303 	and.w	r3, r3, #3
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	220f      	movs	r2, #15
 800598a:	fa02 f303 	lsl.w	r3, r2, r3
 800598e:	43db      	mvns	r3, r3
 8005990:	69ba      	ldr	r2, [r7, #24]
 8005992:	4013      	ands	r3, r2
 8005994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	4a4f      	ldr	r2, [pc, #316]	@ (8005ad8 <HAL_GPIO_Init+0x308>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d025      	beq.n	80059ea <HAL_GPIO_Init+0x21a>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	4a4e      	ldr	r2, [pc, #312]	@ (8005adc <HAL_GPIO_Init+0x30c>)
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d01f      	beq.n	80059e6 <HAL_GPIO_Init+0x216>
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	4a4d      	ldr	r2, [pc, #308]	@ (8005ae0 <HAL_GPIO_Init+0x310>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d019      	beq.n	80059e2 <HAL_GPIO_Init+0x212>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	4a4c      	ldr	r2, [pc, #304]	@ (8005ae4 <HAL_GPIO_Init+0x314>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d013      	beq.n	80059de <HAL_GPIO_Init+0x20e>
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	4a4b      	ldr	r2, [pc, #300]	@ (8005ae8 <HAL_GPIO_Init+0x318>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d00d      	beq.n	80059da <HAL_GPIO_Init+0x20a>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	4a4a      	ldr	r2, [pc, #296]	@ (8005aec <HAL_GPIO_Init+0x31c>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d007      	beq.n	80059d6 <HAL_GPIO_Init+0x206>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	4a49      	ldr	r2, [pc, #292]	@ (8005af0 <HAL_GPIO_Init+0x320>)
 80059ca:	4293      	cmp	r3, r2
 80059cc:	d101      	bne.n	80059d2 <HAL_GPIO_Init+0x202>
 80059ce:	2306      	movs	r3, #6
 80059d0:	e00c      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059d2:	2307      	movs	r3, #7
 80059d4:	e00a      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059d6:	2305      	movs	r3, #5
 80059d8:	e008      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059da:	2304      	movs	r3, #4
 80059dc:	e006      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059de:	2303      	movs	r3, #3
 80059e0:	e004      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059e2:	2302      	movs	r3, #2
 80059e4:	e002      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059e6:	2301      	movs	r3, #1
 80059e8:	e000      	b.n	80059ec <HAL_GPIO_Init+0x21c>
 80059ea:	2300      	movs	r3, #0
 80059ec:	69fa      	ldr	r2, [r7, #28]
 80059ee:	f002 0203 	and.w	r2, r2, #3
 80059f2:	0092      	lsls	r2, r2, #2
 80059f4:	4093      	lsls	r3, r2
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80059fc:	4935      	ldr	r1, [pc, #212]	@ (8005ad4 <HAL_GPIO_Init+0x304>)
 80059fe:	69fb      	ldr	r3, [r7, #28]
 8005a00:	089b      	lsrs	r3, r3, #2
 8005a02:	3302      	adds	r3, #2
 8005a04:	69ba      	ldr	r2, [r7, #24]
 8005a06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005a0a:	4b3a      	ldr	r3, [pc, #232]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a10:	693b      	ldr	r3, [r7, #16]
 8005a12:	43db      	mvns	r3, r3
 8005a14:	69ba      	ldr	r2, [r7, #24]
 8005a16:	4013      	ands	r3, r2
 8005a18:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005a1a:	683b      	ldr	r3, [r7, #0]
 8005a1c:	685b      	ldr	r3, [r3, #4]
 8005a1e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005a26:	69ba      	ldr	r2, [r7, #24]
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005a2e:	4a31      	ldr	r2, [pc, #196]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a30:	69bb      	ldr	r3, [r7, #24]
 8005a32:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005a34:	4b2f      	ldr	r3, [pc, #188]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a36:	68db      	ldr	r3, [r3, #12]
 8005a38:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	43db      	mvns	r3, r3
 8005a3e:	69ba      	ldr	r2, [r7, #24]
 8005a40:	4013      	ands	r3, r2
 8005a42:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8005a50:	69ba      	ldr	r2, [r7, #24]
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	4313      	orrs	r3, r2
 8005a56:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005a58:	4a26      	ldr	r2, [pc, #152]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a5a:	69bb      	ldr	r3, [r7, #24]
 8005a5c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005a5e:	4b25      	ldr	r3, [pc, #148]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a60:	685b      	ldr	r3, [r3, #4]
 8005a62:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	43db      	mvns	r3, r3
 8005a68:	69ba      	ldr	r2, [r7, #24]
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685b      	ldr	r3, [r3, #4]
 8005a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d003      	beq.n	8005a82 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005a7a:	69ba      	ldr	r2, [r7, #24]
 8005a7c:	693b      	ldr	r3, [r7, #16]
 8005a7e:	4313      	orrs	r3, r2
 8005a80:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005a82:	4a1c      	ldr	r2, [pc, #112]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005a88:	4b1a      	ldr	r3, [pc, #104]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005a8e:	693b      	ldr	r3, [r7, #16]
 8005a90:	43db      	mvns	r3, r3
 8005a92:	69ba      	ldr	r2, [r7, #24]
 8005a94:	4013      	ands	r3, r2
 8005a96:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d003      	beq.n	8005aac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005aa4:	69ba      	ldr	r2, [r7, #24]
 8005aa6:	693b      	ldr	r3, [r7, #16]
 8005aa8:	4313      	orrs	r3, r2
 8005aaa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005aac:	4a11      	ldr	r2, [pc, #68]	@ (8005af4 <HAL_GPIO_Init+0x324>)
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005ab2:	69fb      	ldr	r3, [r7, #28]
 8005ab4:	3301      	adds	r3, #1
 8005ab6:	61fb      	str	r3, [r7, #28]
 8005ab8:	69fb      	ldr	r3, [r7, #28]
 8005aba:	2b0f      	cmp	r3, #15
 8005abc:	f67f ae96 	bls.w	80057ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005ac0:	bf00      	nop
 8005ac2:	bf00      	nop
 8005ac4:	3724      	adds	r7, #36	@ 0x24
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005acc:	4770      	bx	lr
 8005ace:	bf00      	nop
 8005ad0:	40023800 	.word	0x40023800
 8005ad4:	40013800 	.word	0x40013800
 8005ad8:	40020000 	.word	0x40020000
 8005adc:	40020400 	.word	0x40020400
 8005ae0:	40020800 	.word	0x40020800
 8005ae4:	40020c00 	.word	0x40020c00
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	40021400 	.word	0x40021400
 8005af0:	40021800 	.word	0x40021800
 8005af4:	40013c00 	.word	0x40013c00

08005af8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b085      	sub	sp, #20
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
 8005b00:	460b      	mov	r3, r1
 8005b02:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	691a      	ldr	r2, [r3, #16]
 8005b08:	887b      	ldrh	r3, [r7, #2]
 8005b0a:	4013      	ands	r3, r2
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d002      	beq.n	8005b16 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005b10:	2301      	movs	r3, #1
 8005b12:	73fb      	strb	r3, [r7, #15]
 8005b14:	e001      	b.n	8005b1a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005b16:	2300      	movs	r3, #0
 8005b18:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b083      	sub	sp, #12
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
 8005b30:	460b      	mov	r3, r1
 8005b32:	807b      	strh	r3, [r7, #2]
 8005b34:	4613      	mov	r3, r2
 8005b36:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005b38:	787b      	ldrb	r3, [r7, #1]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d003      	beq.n	8005b46 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005b3e:	887a      	ldrh	r2, [r7, #2]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005b44:	e003      	b.n	8005b4e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005b46:	887b      	ldrh	r3, [r7, #2]
 8005b48:	041a      	lsls	r2, r3, #16
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	619a      	str	r2, [r3, #24]
}
 8005b4e:	bf00      	nop
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b58:	4770      	bx	lr

08005b5a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005b5a:	b480      	push	{r7}
 8005b5c:	b085      	sub	sp, #20
 8005b5e:	af00      	add	r7, sp, #0
 8005b60:	6078      	str	r0, [r7, #4]
 8005b62:	460b      	mov	r3, r1
 8005b64:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	695b      	ldr	r3, [r3, #20]
 8005b6a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005b6c:	887a      	ldrh	r2, [r7, #2]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	4013      	ands	r3, r2
 8005b72:	041a      	lsls	r2, r3, #16
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	43d9      	mvns	r1, r3
 8005b78:	887b      	ldrh	r3, [r7, #2]
 8005b7a:	400b      	ands	r3, r1
 8005b7c:	431a      	orrs	r2, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	619a      	str	r2, [r3, #24]
}
 8005b82:	bf00      	nop
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr
	...

08005b90 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005b90:	b580      	push	{r7, lr}
 8005b92:	b082      	sub	sp, #8
 8005b94:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	603b      	str	r3, [r7, #0]
 8005b9e:	4b20      	ldr	r3, [pc, #128]	@ (8005c20 <HAL_PWREx_EnableOverDrive+0x90>)
 8005ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ba2:	4a1f      	ldr	r2, [pc, #124]	@ (8005c20 <HAL_PWREx_EnableOverDrive+0x90>)
 8005ba4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ba8:	6413      	str	r3, [r2, #64]	@ 0x40
 8005baa:	4b1d      	ldr	r3, [pc, #116]	@ (8005c20 <HAL_PWREx_EnableOverDrive+0x90>)
 8005bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005bae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005bb2:	603b      	str	r3, [r7, #0]
 8005bb4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005bb6:	4b1b      	ldr	r3, [pc, #108]	@ (8005c24 <HAL_PWREx_EnableOverDrive+0x94>)
 8005bb8:	2201      	movs	r2, #1
 8005bba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005bbc:	f7ff fcf6 	bl	80055ac <HAL_GetTick>
 8005bc0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005bc2:	e009      	b.n	8005bd8 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005bc4:	f7ff fcf2 	bl	80055ac <HAL_GetTick>
 8005bc8:	4602      	mov	r2, r0
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	1ad3      	subs	r3, r2, r3
 8005bce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bd2:	d901      	bls.n	8005bd8 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005bd4:	2303      	movs	r3, #3
 8005bd6:	e01f      	b.n	8005c18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005bd8:	4b13      	ldr	r3, [pc, #76]	@ (8005c28 <HAL_PWREx_EnableOverDrive+0x98>)
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005be0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005be4:	d1ee      	bne.n	8005bc4 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005be6:	4b11      	ldr	r3, [pc, #68]	@ (8005c2c <HAL_PWREx_EnableOverDrive+0x9c>)
 8005be8:	2201      	movs	r2, #1
 8005bea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005bec:	f7ff fcde 	bl	80055ac <HAL_GetTick>
 8005bf0:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005bf2:	e009      	b.n	8005c08 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005bf4:	f7ff fcda 	bl	80055ac <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005c02:	d901      	bls.n	8005c08 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005c04:	2303      	movs	r3, #3
 8005c06:	e007      	b.n	8005c18 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005c08:	4b07      	ldr	r3, [pc, #28]	@ (8005c28 <HAL_PWREx_EnableOverDrive+0x98>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c10:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c14:	d1ee      	bne.n	8005bf4 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005c16:	2300      	movs	r3, #0
}
 8005c18:	4618      	mov	r0, r3
 8005c1a:	3708      	adds	r7, #8
 8005c1c:	46bd      	mov	sp, r7
 8005c1e:	bd80      	pop	{r7, pc}
 8005c20:	40023800 	.word	0x40023800
 8005c24:	420e0040 	.word	0x420e0040
 8005c28:	40007000 	.word	0x40007000
 8005c2c:	420e0044 	.word	0x420e0044

08005c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b084      	sub	sp, #16
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d101      	bne.n	8005c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e0cc      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c44:	4b68      	ldr	r3, [pc, #416]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 030f 	and.w	r3, r3, #15
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d90c      	bls.n	8005c6c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c52:	4b65      	ldr	r3, [pc, #404]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c54:	683a      	ldr	r2, [r7, #0]
 8005c56:	b2d2      	uxtb	r2, r2
 8005c58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c5a:	4b63      	ldr	r3, [pc, #396]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	683a      	ldr	r2, [r7, #0]
 8005c64:	429a      	cmp	r2, r3
 8005c66:	d001      	beq.n	8005c6c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005c68:	2301      	movs	r3, #1
 8005c6a:	e0b8      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0302 	and.w	r3, r3, #2
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d020      	beq.n	8005cba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0304 	and.w	r3, r3, #4
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d005      	beq.n	8005c90 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005c84:	4b59      	ldr	r3, [pc, #356]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005c86:	689b      	ldr	r3, [r3, #8]
 8005c88:	4a58      	ldr	r2, [pc, #352]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005c8a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c8e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0308 	and.w	r3, r3, #8
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d005      	beq.n	8005ca8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c9c:	4b53      	ldr	r3, [pc, #332]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005c9e:	689b      	ldr	r3, [r3, #8]
 8005ca0:	4a52      	ldr	r2, [pc, #328]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005ca2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005ca6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ca8:	4b50      	ldr	r3, [pc, #320]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005caa:	689b      	ldr	r3, [r3, #8]
 8005cac:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	494d      	ldr	r1, [pc, #308]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	f003 0301 	and.w	r3, r3, #1
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d044      	beq.n	8005d50 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d107      	bne.n	8005cde <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cce:	4b47      	ldr	r3, [pc, #284]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d119      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e07f      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	685b      	ldr	r3, [r3, #4]
 8005ce2:	2b02      	cmp	r3, #2
 8005ce4:	d003      	beq.n	8005cee <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005cea:	2b03      	cmp	r3, #3
 8005cec:	d107      	bne.n	8005cfe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005cee:	4b3f      	ldr	r3, [pc, #252]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d109      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e06f      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cfe:	4b3b      	ldr	r3, [pc, #236]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0302 	and.w	r3, r3, #2
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e067      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d0e:	4b37      	ldr	r3, [pc, #220]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d10:	689b      	ldr	r3, [r3, #8]
 8005d12:	f023 0203 	bic.w	r2, r3, #3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	4934      	ldr	r1, [pc, #208]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d20:	f7ff fc44 	bl	80055ac <HAL_GetTick>
 8005d24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d26:	e00a      	b.n	8005d3e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d28:	f7ff fc40 	bl	80055ac <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d901      	bls.n	8005d3e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d3a:	2303      	movs	r3, #3
 8005d3c:	e04f      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3e:	4b2b      	ldr	r3, [pc, #172]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d40:	689b      	ldr	r3, [r3, #8]
 8005d42:	f003 020c 	and.w	r2, r3, #12
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d1eb      	bne.n	8005d28 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d50:	4b25      	ldr	r3, [pc, #148]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 030f 	and.w	r3, r3, #15
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d20c      	bcs.n	8005d78 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d5e:	4b22      	ldr	r3, [pc, #136]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d60:	683a      	ldr	r2, [r7, #0]
 8005d62:	b2d2      	uxtb	r2, r2
 8005d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d66:	4b20      	ldr	r3, [pc, #128]	@ (8005de8 <HAL_RCC_ClockConfig+0x1b8>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 030f 	and.w	r3, r3, #15
 8005d6e:	683a      	ldr	r2, [r7, #0]
 8005d70:	429a      	cmp	r2, r3
 8005d72:	d001      	beq.n	8005d78 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005d74:	2301      	movs	r3, #1
 8005d76:	e032      	b.n	8005dde <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f003 0304 	and.w	r3, r3, #4
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d008      	beq.n	8005d96 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005d84:	4b19      	ldr	r3, [pc, #100]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d86:	689b      	ldr	r3, [r3, #8]
 8005d88:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	4916      	ldr	r1, [pc, #88]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005d92:	4313      	orrs	r3, r2
 8005d94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0308 	and.w	r3, r3, #8
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d009      	beq.n	8005db6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005da2:	4b12      	ldr	r3, [pc, #72]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	691b      	ldr	r3, [r3, #16]
 8005dae:	00db      	lsls	r3, r3, #3
 8005db0:	490e      	ldr	r1, [pc, #56]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005db2:	4313      	orrs	r3, r2
 8005db4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005db6:	f000 f887 	bl	8005ec8 <HAL_RCC_GetSysClockFreq>
 8005dba:	4602      	mov	r2, r0
 8005dbc:	4b0b      	ldr	r3, [pc, #44]	@ (8005dec <HAL_RCC_ClockConfig+0x1bc>)
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	091b      	lsrs	r3, r3, #4
 8005dc2:	f003 030f 	and.w	r3, r3, #15
 8005dc6:	490a      	ldr	r1, [pc, #40]	@ (8005df0 <HAL_RCC_ClockConfig+0x1c0>)
 8005dc8:	5ccb      	ldrb	r3, [r1, r3]
 8005dca:	fa22 f303 	lsr.w	r3, r2, r3
 8005dce:	4a09      	ldr	r2, [pc, #36]	@ (8005df4 <HAL_RCC_ClockConfig+0x1c4>)
 8005dd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005dd2:	4b09      	ldr	r3, [pc, #36]	@ (8005df8 <HAL_RCC_ClockConfig+0x1c8>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4618      	mov	r0, r3
 8005dd8:	f7ff fa16 	bl	8005208 <HAL_InitTick>

  return HAL_OK;
 8005ddc:	2300      	movs	r3, #0
}
 8005dde:	4618      	mov	r0, r3
 8005de0:	3710      	adds	r7, #16
 8005de2:	46bd      	mov	sp, r7
 8005de4:	bd80      	pop	{r7, pc}
 8005de6:	bf00      	nop
 8005de8:	40023c00 	.word	0x40023c00
 8005dec:	40023800 	.word	0x40023800
 8005df0:	08011614 	.word	0x08011614
 8005df4:	20000014 	.word	0x20000014
 8005df8:	20000018 	.word	0x20000018

08005dfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005e00:	4b03      	ldr	r3, [pc, #12]	@ (8005e10 <HAL_RCC_GetHCLKFreq+0x14>)
 8005e02:	681b      	ldr	r3, [r3, #0]
}
 8005e04:	4618      	mov	r0, r3
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	20000014 	.word	0x20000014

08005e14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005e14:	b580      	push	{r7, lr}
 8005e16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005e18:	f7ff fff0 	bl	8005dfc <HAL_RCC_GetHCLKFreq>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	4b05      	ldr	r3, [pc, #20]	@ (8005e34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	0a9b      	lsrs	r3, r3, #10
 8005e24:	f003 0307 	and.w	r3, r3, #7
 8005e28:	4903      	ldr	r1, [pc, #12]	@ (8005e38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e2a:	5ccb      	ldrb	r3, [r1, r3]
 8005e2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	bd80      	pop	{r7, pc}
 8005e34:	40023800 	.word	0x40023800
 8005e38:	08011624 	.word	0x08011624

08005e3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005e40:	f7ff ffdc 	bl	8005dfc <HAL_RCC_GetHCLKFreq>
 8005e44:	4602      	mov	r2, r0
 8005e46:	4b05      	ldr	r3, [pc, #20]	@ (8005e5c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	0b5b      	lsrs	r3, r3, #13
 8005e4c:	f003 0307 	and.w	r3, r3, #7
 8005e50:	4903      	ldr	r1, [pc, #12]	@ (8005e60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e52:	5ccb      	ldrb	r3, [r1, r3]
 8005e54:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	bd80      	pop	{r7, pc}
 8005e5c:	40023800 	.word	0x40023800
 8005e60:	08011624 	.word	0x08011624

08005e64 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005e64:	b480      	push	{r7}
 8005e66:	b083      	sub	sp, #12
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	6078      	str	r0, [r7, #4]
 8005e6c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	220f      	movs	r2, #15
 8005e72:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e74:	4b12      	ldr	r3, [pc, #72]	@ (8005ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8005e76:	689b      	ldr	r3, [r3, #8]
 8005e78:	f003 0203 	and.w	r2, r3, #3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005e80:	4b0f      	ldr	r3, [pc, #60]	@ (8005ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005e8c:	4b0c      	ldr	r3, [pc, #48]	@ (8005ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005e98:	4b09      	ldr	r3, [pc, #36]	@ (8005ec0 <HAL_RCC_GetClockConfig+0x5c>)
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	08db      	lsrs	r3, r3, #3
 8005e9e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ea6:	4b07      	ldr	r3, [pc, #28]	@ (8005ec4 <HAL_RCC_GetClockConfig+0x60>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f003 020f 	and.w	r2, r3, #15
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	601a      	str	r2, [r3, #0]
}
 8005eb2:	bf00      	nop
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebc:	4770      	bx	lr
 8005ebe:	bf00      	nop
 8005ec0:	40023800 	.word	0x40023800
 8005ec4:	40023c00 	.word	0x40023c00

08005ec8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ec8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005ecc:	b0ae      	sub	sp, #184	@ 0xb8
 8005ece:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005edc:	2300      	movs	r3, #0
 8005ede:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8005ee8:	2300      	movs	r3, #0
 8005eea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005eee:	4bcb      	ldr	r3, [pc, #812]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8005ef0:	689b      	ldr	r3, [r3, #8]
 8005ef2:	f003 030c 	and.w	r3, r3, #12
 8005ef6:	2b0c      	cmp	r3, #12
 8005ef8:	f200 8206 	bhi.w	8006308 <HAL_RCC_GetSysClockFreq+0x440>
 8005efc:	a201      	add	r2, pc, #4	@ (adr r2, 8005f04 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f02:	bf00      	nop
 8005f04:	08005f39 	.word	0x08005f39
 8005f08:	08006309 	.word	0x08006309
 8005f0c:	08006309 	.word	0x08006309
 8005f10:	08006309 	.word	0x08006309
 8005f14:	08005f41 	.word	0x08005f41
 8005f18:	08006309 	.word	0x08006309
 8005f1c:	08006309 	.word	0x08006309
 8005f20:	08006309 	.word	0x08006309
 8005f24:	08005f49 	.word	0x08005f49
 8005f28:	08006309 	.word	0x08006309
 8005f2c:	08006309 	.word	0x08006309
 8005f30:	08006309 	.word	0x08006309
 8005f34:	08006139 	.word	0x08006139
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005f38:	4bb9      	ldr	r3, [pc, #740]	@ (8006220 <HAL_RCC_GetSysClockFreq+0x358>)
 8005f3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005f3e:	e1e7      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005f40:	4bb8      	ldr	r3, [pc, #736]	@ (8006224 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005f42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005f46:	e1e3      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005f48:	4bb4      	ldr	r3, [pc, #720]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8005f4a:	685b      	ldr	r3, [r3, #4]
 8005f4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005f50:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005f54:	4bb1      	ldr	r3, [pc, #708]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d071      	beq.n	8006044 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005f60:	4bae      	ldr	r3, [pc, #696]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8005f62:	685b      	ldr	r3, [r3, #4]
 8005f64:	099b      	lsrs	r3, r3, #6
 8005f66:	2200      	movs	r2, #0
 8005f68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f6c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8005f70:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f74:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f78:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005f7c:	2300      	movs	r3, #0
 8005f7e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8005f82:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005f86:	4622      	mov	r2, r4
 8005f88:	462b      	mov	r3, r5
 8005f8a:	f04f 0000 	mov.w	r0, #0
 8005f8e:	f04f 0100 	mov.w	r1, #0
 8005f92:	0159      	lsls	r1, r3, #5
 8005f94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005f98:	0150      	lsls	r0, r2, #5
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	460b      	mov	r3, r1
 8005f9e:	4621      	mov	r1, r4
 8005fa0:	1a51      	subs	r1, r2, r1
 8005fa2:	6439      	str	r1, [r7, #64]	@ 0x40
 8005fa4:	4629      	mov	r1, r5
 8005fa6:	eb63 0301 	sbc.w	r3, r3, r1
 8005faa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005fac:	f04f 0200 	mov.w	r2, #0
 8005fb0:	f04f 0300 	mov.w	r3, #0
 8005fb4:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8005fb8:	4649      	mov	r1, r9
 8005fba:	018b      	lsls	r3, r1, #6
 8005fbc:	4641      	mov	r1, r8
 8005fbe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005fc2:	4641      	mov	r1, r8
 8005fc4:	018a      	lsls	r2, r1, #6
 8005fc6:	4641      	mov	r1, r8
 8005fc8:	1a51      	subs	r1, r2, r1
 8005fca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005fcc:	4649      	mov	r1, r9
 8005fce:	eb63 0301 	sbc.w	r3, r3, r1
 8005fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005fd4:	f04f 0200 	mov.w	r2, #0
 8005fd8:	f04f 0300 	mov.w	r3, #0
 8005fdc:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	00cb      	lsls	r3, r1, #3
 8005fe4:	4641      	mov	r1, r8
 8005fe6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fea:	4641      	mov	r1, r8
 8005fec:	00ca      	lsls	r2, r1, #3
 8005fee:	4610      	mov	r0, r2
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	4622      	mov	r2, r4
 8005ff6:	189b      	adds	r3, r3, r2
 8005ff8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005ffa:	462b      	mov	r3, r5
 8005ffc:	460a      	mov	r2, r1
 8005ffe:	eb42 0303 	adc.w	r3, r2, r3
 8006002:	637b      	str	r3, [r7, #52]	@ 0x34
 8006004:	f04f 0200 	mov.w	r2, #0
 8006008:	f04f 0300 	mov.w	r3, #0
 800600c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006010:	4629      	mov	r1, r5
 8006012:	024b      	lsls	r3, r1, #9
 8006014:	4621      	mov	r1, r4
 8006016:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800601a:	4621      	mov	r1, r4
 800601c:	024a      	lsls	r2, r1, #9
 800601e:	4610      	mov	r0, r2
 8006020:	4619      	mov	r1, r3
 8006022:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006026:	2200      	movs	r2, #0
 8006028:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800602c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006030:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8006034:	f7fa fe48 	bl	8000cc8 <__aeabi_uldivmod>
 8006038:	4602      	mov	r2, r0
 800603a:	460b      	mov	r3, r1
 800603c:	4613      	mov	r3, r2
 800603e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006042:	e067      	b.n	8006114 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006044:	4b75      	ldr	r3, [pc, #468]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8006046:	685b      	ldr	r3, [r3, #4]
 8006048:	099b      	lsrs	r3, r3, #6
 800604a:	2200      	movs	r2, #0
 800604c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006050:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006054:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800605c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800605e:	2300      	movs	r3, #0
 8006060:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006062:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006066:	4622      	mov	r2, r4
 8006068:	462b      	mov	r3, r5
 800606a:	f04f 0000 	mov.w	r0, #0
 800606e:	f04f 0100 	mov.w	r1, #0
 8006072:	0159      	lsls	r1, r3, #5
 8006074:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006078:	0150      	lsls	r0, r2, #5
 800607a:	4602      	mov	r2, r0
 800607c:	460b      	mov	r3, r1
 800607e:	4621      	mov	r1, r4
 8006080:	1a51      	subs	r1, r2, r1
 8006082:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006084:	4629      	mov	r1, r5
 8006086:	eb63 0301 	sbc.w	r3, r3, r1
 800608a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800608c:	f04f 0200 	mov.w	r2, #0
 8006090:	f04f 0300 	mov.w	r3, #0
 8006094:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006098:	4649      	mov	r1, r9
 800609a:	018b      	lsls	r3, r1, #6
 800609c:	4641      	mov	r1, r8
 800609e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80060a2:	4641      	mov	r1, r8
 80060a4:	018a      	lsls	r2, r1, #6
 80060a6:	4641      	mov	r1, r8
 80060a8:	ebb2 0a01 	subs.w	sl, r2, r1
 80060ac:	4649      	mov	r1, r9
 80060ae:	eb63 0b01 	sbc.w	fp, r3, r1
 80060b2:	f04f 0200 	mov.w	r2, #0
 80060b6:	f04f 0300 	mov.w	r3, #0
 80060ba:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80060be:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80060c2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80060c6:	4692      	mov	sl, r2
 80060c8:	469b      	mov	fp, r3
 80060ca:	4623      	mov	r3, r4
 80060cc:	eb1a 0303 	adds.w	r3, sl, r3
 80060d0:	623b      	str	r3, [r7, #32]
 80060d2:	462b      	mov	r3, r5
 80060d4:	eb4b 0303 	adc.w	r3, fp, r3
 80060d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060da:	f04f 0200 	mov.w	r2, #0
 80060de:	f04f 0300 	mov.w	r3, #0
 80060e2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80060e6:	4629      	mov	r1, r5
 80060e8:	028b      	lsls	r3, r1, #10
 80060ea:	4621      	mov	r1, r4
 80060ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80060f0:	4621      	mov	r1, r4
 80060f2:	028a      	lsls	r2, r1, #10
 80060f4:	4610      	mov	r0, r2
 80060f6:	4619      	mov	r1, r3
 80060f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80060fc:	2200      	movs	r2, #0
 80060fe:	673b      	str	r3, [r7, #112]	@ 0x70
 8006100:	677a      	str	r2, [r7, #116]	@ 0x74
 8006102:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006106:	f7fa fddf 	bl	8000cc8 <__aeabi_uldivmod>
 800610a:	4602      	mov	r2, r0
 800610c:	460b      	mov	r3, r1
 800610e:	4613      	mov	r3, r2
 8006110:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006114:	4b41      	ldr	r3, [pc, #260]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	0c1b      	lsrs	r3, r3, #16
 800611a:	f003 0303 	and.w	r3, r3, #3
 800611e:	3301      	adds	r3, #1
 8006120:	005b      	lsls	r3, r3, #1
 8006122:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8006126:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800612a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800612e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006132:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006136:	e0eb      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006138:	4b38      	ldr	r3, [pc, #224]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006140:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006144:	4b35      	ldr	r3, [pc, #212]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800614c:	2b00      	cmp	r3, #0
 800614e:	d06b      	beq.n	8006228 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006150:	4b32      	ldr	r3, [pc, #200]	@ (800621c <HAL_RCC_GetSysClockFreq+0x354>)
 8006152:	685b      	ldr	r3, [r3, #4]
 8006154:	099b      	lsrs	r3, r3, #6
 8006156:	2200      	movs	r2, #0
 8006158:	66bb      	str	r3, [r7, #104]	@ 0x68
 800615a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800615c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800615e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006162:	663b      	str	r3, [r7, #96]	@ 0x60
 8006164:	2300      	movs	r3, #0
 8006166:	667b      	str	r3, [r7, #100]	@ 0x64
 8006168:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800616c:	4622      	mov	r2, r4
 800616e:	462b      	mov	r3, r5
 8006170:	f04f 0000 	mov.w	r0, #0
 8006174:	f04f 0100 	mov.w	r1, #0
 8006178:	0159      	lsls	r1, r3, #5
 800617a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800617e:	0150      	lsls	r0, r2, #5
 8006180:	4602      	mov	r2, r0
 8006182:	460b      	mov	r3, r1
 8006184:	4621      	mov	r1, r4
 8006186:	1a51      	subs	r1, r2, r1
 8006188:	61b9      	str	r1, [r7, #24]
 800618a:	4629      	mov	r1, r5
 800618c:	eb63 0301 	sbc.w	r3, r3, r1
 8006190:	61fb      	str	r3, [r7, #28]
 8006192:	f04f 0200 	mov.w	r2, #0
 8006196:	f04f 0300 	mov.w	r3, #0
 800619a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800619e:	4659      	mov	r1, fp
 80061a0:	018b      	lsls	r3, r1, #6
 80061a2:	4651      	mov	r1, sl
 80061a4:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80061a8:	4651      	mov	r1, sl
 80061aa:	018a      	lsls	r2, r1, #6
 80061ac:	4651      	mov	r1, sl
 80061ae:	ebb2 0801 	subs.w	r8, r2, r1
 80061b2:	4659      	mov	r1, fp
 80061b4:	eb63 0901 	sbc.w	r9, r3, r1
 80061b8:	f04f 0200 	mov.w	r2, #0
 80061bc:	f04f 0300 	mov.w	r3, #0
 80061c0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80061c4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80061c8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80061cc:	4690      	mov	r8, r2
 80061ce:	4699      	mov	r9, r3
 80061d0:	4623      	mov	r3, r4
 80061d2:	eb18 0303 	adds.w	r3, r8, r3
 80061d6:	613b      	str	r3, [r7, #16]
 80061d8:	462b      	mov	r3, r5
 80061da:	eb49 0303 	adc.w	r3, r9, r3
 80061de:	617b      	str	r3, [r7, #20]
 80061e0:	f04f 0200 	mov.w	r2, #0
 80061e4:	f04f 0300 	mov.w	r3, #0
 80061e8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80061ec:	4629      	mov	r1, r5
 80061ee:	024b      	lsls	r3, r1, #9
 80061f0:	4621      	mov	r1, r4
 80061f2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80061f6:	4621      	mov	r1, r4
 80061f8:	024a      	lsls	r2, r1, #9
 80061fa:	4610      	mov	r0, r2
 80061fc:	4619      	mov	r1, r3
 80061fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006202:	2200      	movs	r2, #0
 8006204:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006206:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006208:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800620c:	f7fa fd5c 	bl	8000cc8 <__aeabi_uldivmod>
 8006210:	4602      	mov	r2, r0
 8006212:	460b      	mov	r3, r1
 8006214:	4613      	mov	r3, r2
 8006216:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800621a:	e065      	b.n	80062e8 <HAL_RCC_GetSysClockFreq+0x420>
 800621c:	40023800 	.word	0x40023800
 8006220:	00f42400 	.word	0x00f42400
 8006224:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006228:	4b3d      	ldr	r3, [pc, #244]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x458>)
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	099b      	lsrs	r3, r3, #6
 800622e:	2200      	movs	r2, #0
 8006230:	4618      	mov	r0, r3
 8006232:	4611      	mov	r1, r2
 8006234:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006238:	653b      	str	r3, [r7, #80]	@ 0x50
 800623a:	2300      	movs	r3, #0
 800623c:	657b      	str	r3, [r7, #84]	@ 0x54
 800623e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8006242:	4642      	mov	r2, r8
 8006244:	464b      	mov	r3, r9
 8006246:	f04f 0000 	mov.w	r0, #0
 800624a:	f04f 0100 	mov.w	r1, #0
 800624e:	0159      	lsls	r1, r3, #5
 8006250:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006254:	0150      	lsls	r0, r2, #5
 8006256:	4602      	mov	r2, r0
 8006258:	460b      	mov	r3, r1
 800625a:	4641      	mov	r1, r8
 800625c:	1a51      	subs	r1, r2, r1
 800625e:	60b9      	str	r1, [r7, #8]
 8006260:	4649      	mov	r1, r9
 8006262:	eb63 0301 	sbc.w	r3, r3, r1
 8006266:	60fb      	str	r3, [r7, #12]
 8006268:	f04f 0200 	mov.w	r2, #0
 800626c:	f04f 0300 	mov.w	r3, #0
 8006270:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006274:	4659      	mov	r1, fp
 8006276:	018b      	lsls	r3, r1, #6
 8006278:	4651      	mov	r1, sl
 800627a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800627e:	4651      	mov	r1, sl
 8006280:	018a      	lsls	r2, r1, #6
 8006282:	4651      	mov	r1, sl
 8006284:	1a54      	subs	r4, r2, r1
 8006286:	4659      	mov	r1, fp
 8006288:	eb63 0501 	sbc.w	r5, r3, r1
 800628c:	f04f 0200 	mov.w	r2, #0
 8006290:	f04f 0300 	mov.w	r3, #0
 8006294:	00eb      	lsls	r3, r5, #3
 8006296:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800629a:	00e2      	lsls	r2, r4, #3
 800629c:	4614      	mov	r4, r2
 800629e:	461d      	mov	r5, r3
 80062a0:	4643      	mov	r3, r8
 80062a2:	18e3      	adds	r3, r4, r3
 80062a4:	603b      	str	r3, [r7, #0]
 80062a6:	464b      	mov	r3, r9
 80062a8:	eb45 0303 	adc.w	r3, r5, r3
 80062ac:	607b      	str	r3, [r7, #4]
 80062ae:	f04f 0200 	mov.w	r2, #0
 80062b2:	f04f 0300 	mov.w	r3, #0
 80062b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80062ba:	4629      	mov	r1, r5
 80062bc:	028b      	lsls	r3, r1, #10
 80062be:	4621      	mov	r1, r4
 80062c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80062c4:	4621      	mov	r1, r4
 80062c6:	028a      	lsls	r2, r1, #10
 80062c8:	4610      	mov	r0, r2
 80062ca:	4619      	mov	r1, r3
 80062cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80062d0:	2200      	movs	r2, #0
 80062d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80062d4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80062d6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80062da:	f7fa fcf5 	bl	8000cc8 <__aeabi_uldivmod>
 80062de:	4602      	mov	r2, r0
 80062e0:	460b      	mov	r3, r1
 80062e2:	4613      	mov	r3, r2
 80062e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80062e8:	4b0d      	ldr	r3, [pc, #52]	@ (8006320 <HAL_RCC_GetSysClockFreq+0x458>)
 80062ea:	685b      	ldr	r3, [r3, #4]
 80062ec:	0f1b      	lsrs	r3, r3, #28
 80062ee:	f003 0307 	and.w	r3, r3, #7
 80062f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80062f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80062fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80062fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006302:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006306:	e003      	b.n	8006310 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006308:	4b06      	ldr	r3, [pc, #24]	@ (8006324 <HAL_RCC_GetSysClockFreq+0x45c>)
 800630a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800630e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006310:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8006314:	4618      	mov	r0, r3
 8006316:	37b8      	adds	r7, #184	@ 0xb8
 8006318:	46bd      	mov	sp, r7
 800631a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800631e:	bf00      	nop
 8006320:	40023800 	.word	0x40023800
 8006324:	00f42400 	.word	0x00f42400

08006328 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b086      	sub	sp, #24
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e28d      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f003 0301 	and.w	r3, r3, #1
 8006342:	2b00      	cmp	r3, #0
 8006344:	f000 8083 	beq.w	800644e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006348:	4b94      	ldr	r3, [pc, #592]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	f003 030c 	and.w	r3, r3, #12
 8006350:	2b04      	cmp	r3, #4
 8006352:	d019      	beq.n	8006388 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006354:	4b91      	ldr	r3, [pc, #580]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006356:	689b      	ldr	r3, [r3, #8]
 8006358:	f003 030c 	and.w	r3, r3, #12
        || \
 800635c:	2b08      	cmp	r3, #8
 800635e:	d106      	bne.n	800636e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006360:	4b8e      	ldr	r3, [pc, #568]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006368:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800636c:	d00c      	beq.n	8006388 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800636e:	4b8b      	ldr	r3, [pc, #556]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8006376:	2b0c      	cmp	r3, #12
 8006378:	d112      	bne.n	80063a0 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800637a:	4b88      	ldr	r3, [pc, #544]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 800637c:	685b      	ldr	r3, [r3, #4]
 800637e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006382:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006386:	d10b      	bne.n	80063a0 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006388:	4b84      	ldr	r3, [pc, #528]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006390:	2b00      	cmp	r3, #0
 8006392:	d05b      	beq.n	800644c <HAL_RCC_OscConfig+0x124>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	685b      	ldr	r3, [r3, #4]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d157      	bne.n	800644c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800639c:	2301      	movs	r3, #1
 800639e:	e25a      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	685b      	ldr	r3, [r3, #4]
 80063a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063a8:	d106      	bne.n	80063b8 <HAL_RCC_OscConfig+0x90>
 80063aa:	4b7c      	ldr	r3, [pc, #496]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	4a7b      	ldr	r2, [pc, #492]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063b4:	6013      	str	r3, [r2, #0]
 80063b6:	e01d      	b.n	80063f4 <HAL_RCC_OscConfig+0xcc>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80063c0:	d10c      	bne.n	80063dc <HAL_RCC_OscConfig+0xb4>
 80063c2:	4b76      	ldr	r3, [pc, #472]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a75      	ldr	r2, [pc, #468]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063c8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80063cc:	6013      	str	r3, [r2, #0]
 80063ce:	4b73      	ldr	r3, [pc, #460]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	4a72      	ldr	r2, [pc, #456]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063d8:	6013      	str	r3, [r2, #0]
 80063da:	e00b      	b.n	80063f4 <HAL_RCC_OscConfig+0xcc>
 80063dc:	4b6f      	ldr	r3, [pc, #444]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a6e      	ldr	r2, [pc, #440]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063e6:	6013      	str	r3, [r2, #0]
 80063e8:	4b6c      	ldr	r3, [pc, #432]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a6b      	ldr	r2, [pc, #428]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80063ee:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80063f2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d013      	beq.n	8006424 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063fc:	f7ff f8d6 	bl	80055ac <HAL_GetTick>
 8006400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006402:	e008      	b.n	8006416 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006404:	f7ff f8d2 	bl	80055ac <HAL_GetTick>
 8006408:	4602      	mov	r2, r0
 800640a:	693b      	ldr	r3, [r7, #16]
 800640c:	1ad3      	subs	r3, r2, r3
 800640e:	2b64      	cmp	r3, #100	@ 0x64
 8006410:	d901      	bls.n	8006416 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006412:	2303      	movs	r3, #3
 8006414:	e21f      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006416:	4b61      	ldr	r3, [pc, #388]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0f0      	beq.n	8006404 <HAL_RCC_OscConfig+0xdc>
 8006422:	e014      	b.n	800644e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006424:	f7ff f8c2 	bl	80055ac <HAL_GetTick>
 8006428:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800642a:	e008      	b.n	800643e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800642c:	f7ff f8be 	bl	80055ac <HAL_GetTick>
 8006430:	4602      	mov	r2, r0
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	1ad3      	subs	r3, r2, r3
 8006436:	2b64      	cmp	r3, #100	@ 0x64
 8006438:	d901      	bls.n	800643e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800643a:	2303      	movs	r3, #3
 800643c:	e20b      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800643e:	4b57      	ldr	r3, [pc, #348]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1f0      	bne.n	800642c <HAL_RCC_OscConfig+0x104>
 800644a:	e000      	b.n	800644e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800644c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0302 	and.w	r3, r3, #2
 8006456:	2b00      	cmp	r3, #0
 8006458:	d06f      	beq.n	800653a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800645a:	4b50      	ldr	r3, [pc, #320]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f003 030c 	and.w	r3, r3, #12
 8006462:	2b00      	cmp	r3, #0
 8006464:	d017      	beq.n	8006496 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006466:	4b4d      	ldr	r3, [pc, #308]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	f003 030c 	and.w	r3, r3, #12
        || \
 800646e:	2b08      	cmp	r3, #8
 8006470:	d105      	bne.n	800647e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006472:	4b4a      	ldr	r3, [pc, #296]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006474:	685b      	ldr	r3, [r3, #4]
 8006476:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00b      	beq.n	8006496 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800647e:	4b47      	ldr	r3, [pc, #284]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006480:	689b      	ldr	r3, [r3, #8]
 8006482:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8006486:	2b0c      	cmp	r3, #12
 8006488:	d11c      	bne.n	80064c4 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800648a:	4b44      	ldr	r3, [pc, #272]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d116      	bne.n	80064c4 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006496:	4b41      	ldr	r3, [pc, #260]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f003 0302 	and.w	r3, r3, #2
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d005      	beq.n	80064ae <HAL_RCC_OscConfig+0x186>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	68db      	ldr	r3, [r3, #12]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d001      	beq.n	80064ae <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80064aa:	2301      	movs	r3, #1
 80064ac:	e1d3      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064ae:	4b3b      	ldr	r3, [pc, #236]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	691b      	ldr	r3, [r3, #16]
 80064ba:	00db      	lsls	r3, r3, #3
 80064bc:	4937      	ldr	r1, [pc, #220]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80064c2:	e03a      	b.n	800653a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d020      	beq.n	800650e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80064cc:	4b34      	ldr	r3, [pc, #208]	@ (80065a0 <HAL_RCC_OscConfig+0x278>)
 80064ce:	2201      	movs	r2, #1
 80064d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064d2:	f7ff f86b 	bl	80055ac <HAL_GetTick>
 80064d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064d8:	e008      	b.n	80064ec <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064da:	f7ff f867 	bl	80055ac <HAL_GetTick>
 80064de:	4602      	mov	r2, r0
 80064e0:	693b      	ldr	r3, [r7, #16]
 80064e2:	1ad3      	subs	r3, r2, r3
 80064e4:	2b02      	cmp	r3, #2
 80064e6:	d901      	bls.n	80064ec <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80064e8:	2303      	movs	r3, #3
 80064ea:	e1b4      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80064ec:	4b2b      	ldr	r3, [pc, #172]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f003 0302 	and.w	r3, r3, #2
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d0f0      	beq.n	80064da <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064f8:	4b28      	ldr	r3, [pc, #160]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4925      	ldr	r1, [pc, #148]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006508:	4313      	orrs	r3, r2
 800650a:	600b      	str	r3, [r1, #0]
 800650c:	e015      	b.n	800653a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800650e:	4b24      	ldr	r3, [pc, #144]	@ (80065a0 <HAL_RCC_OscConfig+0x278>)
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006514:	f7ff f84a 	bl	80055ac <HAL_GetTick>
 8006518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800651a:	e008      	b.n	800652e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800651c:	f7ff f846 	bl	80055ac <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	2b02      	cmp	r3, #2
 8006528:	d901      	bls.n	800652e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e193      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800652e:	4b1b      	ldr	r3, [pc, #108]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	f003 0302 	and.w	r3, r3, #2
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1f0      	bne.n	800651c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f003 0308 	and.w	r3, r3, #8
 8006542:	2b00      	cmp	r3, #0
 8006544:	d036      	beq.n	80065b4 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	695b      	ldr	r3, [r3, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d016      	beq.n	800657c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800654e:	4b15      	ldr	r3, [pc, #84]	@ (80065a4 <HAL_RCC_OscConfig+0x27c>)
 8006550:	2201      	movs	r2, #1
 8006552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006554:	f7ff f82a 	bl	80055ac <HAL_GetTick>
 8006558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800655a:	e008      	b.n	800656e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800655c:	f7ff f826 	bl	80055ac <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	2b02      	cmp	r3, #2
 8006568:	d901      	bls.n	800656e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800656a:	2303      	movs	r3, #3
 800656c:	e173      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800656e:	4b0b      	ldr	r3, [pc, #44]	@ (800659c <HAL_RCC_OscConfig+0x274>)
 8006570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006572:	f003 0302 	and.w	r3, r3, #2
 8006576:	2b00      	cmp	r3, #0
 8006578:	d0f0      	beq.n	800655c <HAL_RCC_OscConfig+0x234>
 800657a:	e01b      	b.n	80065b4 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800657c:	4b09      	ldr	r3, [pc, #36]	@ (80065a4 <HAL_RCC_OscConfig+0x27c>)
 800657e:	2200      	movs	r2, #0
 8006580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006582:	f7ff f813 	bl	80055ac <HAL_GetTick>
 8006586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006588:	e00e      	b.n	80065a8 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800658a:	f7ff f80f 	bl	80055ac <HAL_GetTick>
 800658e:	4602      	mov	r2, r0
 8006590:	693b      	ldr	r3, [r7, #16]
 8006592:	1ad3      	subs	r3, r2, r3
 8006594:	2b02      	cmp	r3, #2
 8006596:	d907      	bls.n	80065a8 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006598:	2303      	movs	r3, #3
 800659a:	e15c      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
 800659c:	40023800 	.word	0x40023800
 80065a0:	42470000 	.word	0x42470000
 80065a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80065a8:	4b8a      	ldr	r3, [pc, #552]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80065aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ac:	f003 0302 	and.w	r3, r3, #2
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1ea      	bne.n	800658a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f003 0304 	and.w	r3, r3, #4
 80065bc:	2b00      	cmp	r3, #0
 80065be:	f000 8097 	beq.w	80066f0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80065c2:	2300      	movs	r3, #0
 80065c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80065c6:	4b83      	ldr	r3, [pc, #524]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80065c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d10f      	bne.n	80065f2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80065d2:	2300      	movs	r3, #0
 80065d4:	60bb      	str	r3, [r7, #8]
 80065d6:	4b7f      	ldr	r3, [pc, #508]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80065d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065da:	4a7e      	ldr	r2, [pc, #504]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80065dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80065e2:	4b7c      	ldr	r3, [pc, #496]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80065e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065ea:	60bb      	str	r3, [r7, #8]
 80065ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80065ee:	2301      	movs	r3, #1
 80065f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80065f2:	4b79      	ldr	r3, [pc, #484]	@ (80067d8 <HAL_RCC_OscConfig+0x4b0>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d118      	bne.n	8006630 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80065fe:	4b76      	ldr	r3, [pc, #472]	@ (80067d8 <HAL_RCC_OscConfig+0x4b0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	4a75      	ldr	r2, [pc, #468]	@ (80067d8 <HAL_RCC_OscConfig+0x4b0>)
 8006604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800660a:	f7fe ffcf 	bl	80055ac <HAL_GetTick>
 800660e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006610:	e008      	b.n	8006624 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006612:	f7fe ffcb 	bl	80055ac <HAL_GetTick>
 8006616:	4602      	mov	r2, r0
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	1ad3      	subs	r3, r2, r3
 800661c:	2b02      	cmp	r3, #2
 800661e:	d901      	bls.n	8006624 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e118      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006624:	4b6c      	ldr	r3, [pc, #432]	@ (80067d8 <HAL_RCC_OscConfig+0x4b0>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662c:	2b00      	cmp	r3, #0
 800662e:	d0f0      	beq.n	8006612 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d106      	bne.n	8006646 <HAL_RCC_OscConfig+0x31e>
 8006638:	4b66      	ldr	r3, [pc, #408]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800663a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800663c:	4a65      	ldr	r2, [pc, #404]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800663e:	f043 0301 	orr.w	r3, r3, #1
 8006642:	6713      	str	r3, [r2, #112]	@ 0x70
 8006644:	e01c      	b.n	8006680 <HAL_RCC_OscConfig+0x358>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	2b05      	cmp	r3, #5
 800664c:	d10c      	bne.n	8006668 <HAL_RCC_OscConfig+0x340>
 800664e:	4b61      	ldr	r3, [pc, #388]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006652:	4a60      	ldr	r2, [pc, #384]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006654:	f043 0304 	orr.w	r3, r3, #4
 8006658:	6713      	str	r3, [r2, #112]	@ 0x70
 800665a:	4b5e      	ldr	r3, [pc, #376]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800665c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800665e:	4a5d      	ldr	r2, [pc, #372]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006660:	f043 0301 	orr.w	r3, r3, #1
 8006664:	6713      	str	r3, [r2, #112]	@ 0x70
 8006666:	e00b      	b.n	8006680 <HAL_RCC_OscConfig+0x358>
 8006668:	4b5a      	ldr	r3, [pc, #360]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666c:	4a59      	ldr	r2, [pc, #356]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800666e:	f023 0301 	bic.w	r3, r3, #1
 8006672:	6713      	str	r3, [r2, #112]	@ 0x70
 8006674:	4b57      	ldr	r3, [pc, #348]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006678:	4a56      	ldr	r2, [pc, #344]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800667a:	f023 0304 	bic.w	r3, r3, #4
 800667e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	689b      	ldr	r3, [r3, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d015      	beq.n	80066b4 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006688:	f7fe ff90 	bl	80055ac <HAL_GetTick>
 800668c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800668e:	e00a      	b.n	80066a6 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006690:	f7fe ff8c 	bl	80055ac <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800669e:	4293      	cmp	r3, r2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e0d7      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066a6:	4b4b      	ldr	r3, [pc, #300]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80066a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066aa:	f003 0302 	and.w	r3, r3, #2
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d0ee      	beq.n	8006690 <HAL_RCC_OscConfig+0x368>
 80066b2:	e014      	b.n	80066de <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066b4:	f7fe ff7a 	bl	80055ac <HAL_GetTick>
 80066b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066ba:	e00a      	b.n	80066d2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80066bc:	f7fe ff76 	bl	80055ac <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d901      	bls.n	80066d2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e0c1      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80066d2:	4b40      	ldr	r3, [pc, #256]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80066d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d6:	f003 0302 	and.w	r3, r3, #2
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1ee      	bne.n	80066bc <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80066de:	7dfb      	ldrb	r3, [r7, #23]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d105      	bne.n	80066f0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80066e4:	4b3b      	ldr	r3, [pc, #236]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80066e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e8:	4a3a      	ldr	r2, [pc, #232]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80066ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	699b      	ldr	r3, [r3, #24]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	f000 80ad 	beq.w	8006854 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80066fa:	4b36      	ldr	r3, [pc, #216]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 030c 	and.w	r3, r3, #12
 8006702:	2b08      	cmp	r3, #8
 8006704:	d060      	beq.n	80067c8 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	2b02      	cmp	r3, #2
 800670c:	d145      	bne.n	800679a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800670e:	4b33      	ldr	r3, [pc, #204]	@ (80067dc <HAL_RCC_OscConfig+0x4b4>)
 8006710:	2200      	movs	r2, #0
 8006712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006714:	f7fe ff4a 	bl	80055ac <HAL_GetTick>
 8006718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800671a:	e008      	b.n	800672e <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671c:	f7fe ff46 	bl	80055ac <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b02      	cmp	r3, #2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e093      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800672e:	4b29      	ldr	r3, [pc, #164]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d1f0      	bne.n	800671c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	69da      	ldr	r2, [r3, #28]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	431a      	orrs	r2, r3
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006748:	019b      	lsls	r3, r3, #6
 800674a:	431a      	orrs	r2, r3
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006750:	085b      	lsrs	r3, r3, #1
 8006752:	3b01      	subs	r3, #1
 8006754:	041b      	lsls	r3, r3, #16
 8006756:	431a      	orrs	r2, r3
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800675c:	061b      	lsls	r3, r3, #24
 800675e:	431a      	orrs	r2, r3
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006764:	071b      	lsls	r3, r3, #28
 8006766:	491b      	ldr	r1, [pc, #108]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 8006768:	4313      	orrs	r3, r2
 800676a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800676c:	4b1b      	ldr	r3, [pc, #108]	@ (80067dc <HAL_RCC_OscConfig+0x4b4>)
 800676e:	2201      	movs	r2, #1
 8006770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006772:	f7fe ff1b 	bl	80055ac <HAL_GetTick>
 8006776:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006778:	e008      	b.n	800678c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800677a:	f7fe ff17 	bl	80055ac <HAL_GetTick>
 800677e:	4602      	mov	r2, r0
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	2b02      	cmp	r3, #2
 8006786:	d901      	bls.n	800678c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8006788:	2303      	movs	r3, #3
 800678a:	e064      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800678c:	4b11      	ldr	r3, [pc, #68]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006794:	2b00      	cmp	r3, #0
 8006796:	d0f0      	beq.n	800677a <HAL_RCC_OscConfig+0x452>
 8006798:	e05c      	b.n	8006854 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800679a:	4b10      	ldr	r3, [pc, #64]	@ (80067dc <HAL_RCC_OscConfig+0x4b4>)
 800679c:	2200      	movs	r2, #0
 800679e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067a0:	f7fe ff04 	bl	80055ac <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067a8:	f7fe ff00 	bl	80055ac <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e04d      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067ba:	4b06      	ldr	r3, [pc, #24]	@ (80067d4 <HAL_RCC_OscConfig+0x4ac>)
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d1f0      	bne.n	80067a8 <HAL_RCC_OscConfig+0x480>
 80067c6:	e045      	b.n	8006854 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	699b      	ldr	r3, [r3, #24]
 80067cc:	2b01      	cmp	r3, #1
 80067ce:	d107      	bne.n	80067e0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e040      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
 80067d4:	40023800 	.word	0x40023800
 80067d8:	40007000 	.word	0x40007000
 80067dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80067e0:	4b1f      	ldr	r3, [pc, #124]	@ (8006860 <HAL_RCC_OscConfig+0x538>)
 80067e2:	685b      	ldr	r3, [r3, #4]
 80067e4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	699b      	ldr	r3, [r3, #24]
 80067ea:	2b01      	cmp	r3, #1
 80067ec:	d030      	beq.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80067f8:	429a      	cmp	r2, r3
 80067fa:	d129      	bne.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006806:	429a      	cmp	r2, r3
 8006808:	d122      	bne.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800680a:	68fa      	ldr	r2, [r7, #12]
 800680c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006810:	4013      	ands	r3, r2
 8006812:	687a      	ldr	r2, [r7, #4]
 8006814:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006816:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006818:	4293      	cmp	r3, r2
 800681a:	d119      	bne.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006826:	085b      	lsrs	r3, r3, #1
 8006828:	3b01      	subs	r3, #1
 800682a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800682c:	429a      	cmp	r2, r3
 800682e:	d10f      	bne.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800683a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800683c:	429a      	cmp	r2, r3
 800683e:	d107      	bne.n	8006850 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800684a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800684c:	429a      	cmp	r2, r3
 800684e:	d001      	beq.n	8006854 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006850:	2301      	movs	r3, #1
 8006852:	e000      	b.n	8006856 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3718      	adds	r7, #24
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	40023800 	.word	0x40023800

08006864 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b082      	sub	sp, #8
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	2b00      	cmp	r3, #0
 8006870:	d101      	bne.n	8006876 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006872:	2301      	movs	r3, #1
 8006874:	e041      	b.n	80068fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d106      	bne.n	8006890 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7fe fbb6 	bl	8004ffc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2202      	movs	r2, #2
 8006894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681a      	ldr	r2, [r3, #0]
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	3304      	adds	r3, #4
 80068a0:	4619      	mov	r1, r3
 80068a2:	4610      	mov	r0, r2
 80068a4:	f000 feba 	bl	800761c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2201      	movs	r2, #1
 80068ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2201      	movs	r2, #1
 80068b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2201      	movs	r2, #1
 80068bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	2201      	movs	r2, #1
 80068c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2201      	movs	r2, #1
 80068d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	2201      	movs	r2, #1
 80068dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	2201      	movs	r2, #1
 80068e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068f8:	2300      	movs	r3, #0
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3708      	adds	r7, #8
 80068fe:	46bd      	mov	sp, r7
 8006900:	bd80      	pop	{r7, pc}
	...

08006904 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006904:	b480      	push	{r7}
 8006906:	b085      	sub	sp, #20
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b01      	cmp	r3, #1
 8006916:	d001      	beq.n	800691c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006918:	2301      	movs	r3, #1
 800691a:	e04e      	b.n	80069ba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2202      	movs	r2, #2
 8006920:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	68da      	ldr	r2, [r3, #12]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f042 0201 	orr.w	r2, r2, #1
 8006932:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a23      	ldr	r2, [pc, #140]	@ (80069c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d022      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006946:	d01d      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a1f      	ldr	r2, [pc, #124]	@ (80069cc <HAL_TIM_Base_Start_IT+0xc8>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d018      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a1e      	ldr	r2, [pc, #120]	@ (80069d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d013      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a1c      	ldr	r2, [pc, #112]	@ (80069d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d00e      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a1b      	ldr	r2, [pc, #108]	@ (80069d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d009      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a19      	ldr	r2, [pc, #100]	@ (80069dc <HAL_TIM_Base_Start_IT+0xd8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d004      	beq.n	8006984 <HAL_TIM_Base_Start_IT+0x80>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a18      	ldr	r2, [pc, #96]	@ (80069e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d111      	bne.n	80069a8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	f003 0307 	and.w	r3, r3, #7
 800698e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b06      	cmp	r3, #6
 8006994:	d010      	beq.n	80069b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f042 0201 	orr.w	r2, r2, #1
 80069a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069a6:	e007      	b.n	80069b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f042 0201 	orr.w	r2, r2, #1
 80069b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80069b8:	2300      	movs	r3, #0
}
 80069ba:	4618      	mov	r0, r3
 80069bc:	3714      	adds	r7, #20
 80069be:	46bd      	mov	sp, r7
 80069c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c4:	4770      	bx	lr
 80069c6:	bf00      	nop
 80069c8:	40010000 	.word	0x40010000
 80069cc:	40000400 	.word	0x40000400
 80069d0:	40000800 	.word	0x40000800
 80069d4:	40000c00 	.word	0x40000c00
 80069d8:	40010400 	.word	0x40010400
 80069dc:	40014000 	.word	0x40014000
 80069e0:	40001800 	.word	0x40001800

080069e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b082      	sub	sp, #8
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d101      	bne.n	80069f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80069f2:	2301      	movs	r3, #1
 80069f4:	e041      	b.n	8006a7a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d106      	bne.n	8006a10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006a0a:	6878      	ldr	r0, [r7, #4]
 8006a0c:	f000 f839 	bl	8006a82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2202      	movs	r2, #2
 8006a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681a      	ldr	r2, [r3, #0]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	3304      	adds	r3, #4
 8006a20:	4619      	mov	r1, r3
 8006a22:	4610      	mov	r0, r2
 8006a24:	f000 fdfa 	bl	800761c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2201      	movs	r2, #1
 8006a2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2201      	movs	r2, #1
 8006a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2201      	movs	r2, #1
 8006a3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2201      	movs	r2, #1
 8006a44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2201      	movs	r2, #1
 8006a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2201      	movs	r2, #1
 8006a5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2201      	movs	r2, #1
 8006a64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2201      	movs	r2, #1
 8006a74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006a78:	2300      	movs	r3, #0
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	3708      	adds	r7, #8
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	bd80      	pop	{r7, pc}

08006a82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a94:	4770      	bx	lr
	...

08006a98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b084      	sub	sp, #16
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
 8006aa0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d109      	bne.n	8006abc <HAL_TIM_PWM_Start+0x24>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	bf14      	ite	ne
 8006ab4:	2301      	movne	r3, #1
 8006ab6:	2300      	moveq	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	e022      	b.n	8006b02 <HAL_TIM_PWM_Start+0x6a>
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d109      	bne.n	8006ad6 <HAL_TIM_PWM_Start+0x3e>
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006ac8:	b2db      	uxtb	r3, r3
 8006aca:	2b01      	cmp	r3, #1
 8006acc:	bf14      	ite	ne
 8006ace:	2301      	movne	r3, #1
 8006ad0:	2300      	moveq	r3, #0
 8006ad2:	b2db      	uxtb	r3, r3
 8006ad4:	e015      	b.n	8006b02 <HAL_TIM_PWM_Start+0x6a>
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d109      	bne.n	8006af0 <HAL_TIM_PWM_Start+0x58>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b01      	cmp	r3, #1
 8006ae6:	bf14      	ite	ne
 8006ae8:	2301      	movne	r3, #1
 8006aea:	2300      	moveq	r3, #0
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	e008      	b.n	8006b02 <HAL_TIM_PWM_Start+0x6a>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006af6:	b2db      	uxtb	r3, r3
 8006af8:	2b01      	cmp	r3, #1
 8006afa:	bf14      	ite	ne
 8006afc:	2301      	movne	r3, #1
 8006afe:	2300      	moveq	r3, #0
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d001      	beq.n	8006b0a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006b06:	2301      	movs	r3, #1
 8006b08:	e07c      	b.n	8006c04 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d104      	bne.n	8006b1a <HAL_TIM_PWM_Start+0x82>
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006b18:	e013      	b.n	8006b42 <HAL_TIM_PWM_Start+0xaa>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d104      	bne.n	8006b2a <HAL_TIM_PWM_Start+0x92>
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	2202      	movs	r2, #2
 8006b24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006b28:	e00b      	b.n	8006b42 <HAL_TIM_PWM_Start+0xaa>
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	2b08      	cmp	r3, #8
 8006b2e:	d104      	bne.n	8006b3a <HAL_TIM_PWM_Start+0xa2>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2202      	movs	r2, #2
 8006b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006b38:	e003      	b.n	8006b42 <HAL_TIM_PWM_Start+0xaa>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2202      	movs	r2, #2
 8006b3e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	2201      	movs	r2, #1
 8006b48:	6839      	ldr	r1, [r7, #0]
 8006b4a:	4618      	mov	r0, r3
 8006b4c:	f001 f980 	bl	8007e50 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a2d      	ldr	r2, [pc, #180]	@ (8006c0c <HAL_TIM_PWM_Start+0x174>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d004      	beq.n	8006b64 <HAL_TIM_PWM_Start+0xcc>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a2c      	ldr	r2, [pc, #176]	@ (8006c10 <HAL_TIM_PWM_Start+0x178>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d101      	bne.n	8006b68 <HAL_TIM_PWM_Start+0xd0>
 8006b64:	2301      	movs	r3, #1
 8006b66:	e000      	b.n	8006b6a <HAL_TIM_PWM_Start+0xd2>
 8006b68:	2300      	movs	r3, #0
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d007      	beq.n	8006b7e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006b7c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a22      	ldr	r2, [pc, #136]	@ (8006c0c <HAL_TIM_PWM_Start+0x174>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d022      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b90:	d01d      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a1f      	ldr	r2, [pc, #124]	@ (8006c14 <HAL_TIM_PWM_Start+0x17c>)
 8006b98:	4293      	cmp	r3, r2
 8006b9a:	d018      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8006c18 <HAL_TIM_PWM_Start+0x180>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d013      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	4a1c      	ldr	r2, [pc, #112]	@ (8006c1c <HAL_TIM_PWM_Start+0x184>)
 8006bac:	4293      	cmp	r3, r2
 8006bae:	d00e      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	4a16      	ldr	r2, [pc, #88]	@ (8006c10 <HAL_TIM_PWM_Start+0x178>)
 8006bb6:	4293      	cmp	r3, r2
 8006bb8:	d009      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a18      	ldr	r2, [pc, #96]	@ (8006c20 <HAL_TIM_PWM_Start+0x188>)
 8006bc0:	4293      	cmp	r3, r2
 8006bc2:	d004      	beq.n	8006bce <HAL_TIM_PWM_Start+0x136>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	4a16      	ldr	r2, [pc, #88]	@ (8006c24 <HAL_TIM_PWM_Start+0x18c>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d111      	bne.n	8006bf2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	689b      	ldr	r3, [r3, #8]
 8006bd4:	f003 0307 	and.w	r3, r3, #7
 8006bd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2b06      	cmp	r3, #6
 8006bde:	d010      	beq.n	8006c02 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681a      	ldr	r2, [r3, #0]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f042 0201 	orr.w	r2, r2, #1
 8006bee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bf0:	e007      	b.n	8006c02 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f042 0201 	orr.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c02:	2300      	movs	r3, #0
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3710      	adds	r7, #16
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}
 8006c0c:	40010000 	.word	0x40010000
 8006c10:	40010400 	.word	0x40010400
 8006c14:	40000400 	.word	0x40000400
 8006c18:	40000800 	.word	0x40000800
 8006c1c:	40000c00 	.word	0x40000c00
 8006c20:	40014000 	.word	0x40014000
 8006c24:	40001800 	.word	0x40001800

08006c28 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	b082      	sub	sp, #8
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e041      	b.n	8006cbe <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c40:	b2db      	uxtb	r3, r3
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d106      	bne.n	8006c54 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f839 	bl	8006cc6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	3304      	adds	r3, #4
 8006c64:	4619      	mov	r1, r3
 8006c66:	4610      	mov	r0, r2
 8006c68:	f000 fcd8 	bl	800761c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2201      	movs	r2, #1
 8006c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	2201      	movs	r2, #1
 8006c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2201      	movs	r2, #1
 8006c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2201      	movs	r2, #1
 8006c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	2201      	movs	r2, #1
 8006ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006cbc:	2300      	movs	r3, #0
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}

08006cc6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b083      	sub	sp, #12
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006cce:	bf00      	nop
 8006cd0:	370c      	adds	r7, #12
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr
	...

08006cdc <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d104      	bne.n	8006cfa <HAL_TIM_IC_Start_IT+0x1e>
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	e013      	b.n	8006d22 <HAL_TIM_IC_Start_IT+0x46>
 8006cfa:	683b      	ldr	r3, [r7, #0]
 8006cfc:	2b04      	cmp	r3, #4
 8006cfe:	d104      	bne.n	8006d0a <HAL_TIM_IC_Start_IT+0x2e>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006d06:	b2db      	uxtb	r3, r3
 8006d08:	e00b      	b.n	8006d22 <HAL_TIM_IC_Start_IT+0x46>
 8006d0a:	683b      	ldr	r3, [r7, #0]
 8006d0c:	2b08      	cmp	r3, #8
 8006d0e:	d104      	bne.n	8006d1a <HAL_TIM_IC_Start_IT+0x3e>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	e003      	b.n	8006d22 <HAL_TIM_IC_Start_IT+0x46>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006d24:	683b      	ldr	r3, [r7, #0]
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d104      	bne.n	8006d34 <HAL_TIM_IC_Start_IT+0x58>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d30:	b2db      	uxtb	r3, r3
 8006d32:	e013      	b.n	8006d5c <HAL_TIM_IC_Start_IT+0x80>
 8006d34:	683b      	ldr	r3, [r7, #0]
 8006d36:	2b04      	cmp	r3, #4
 8006d38:	d104      	bne.n	8006d44 <HAL_TIM_IC_Start_IT+0x68>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	e00b      	b.n	8006d5c <HAL_TIM_IC_Start_IT+0x80>
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	2b08      	cmp	r3, #8
 8006d48:	d104      	bne.n	8006d54 <HAL_TIM_IC_Start_IT+0x78>
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006d50:	b2db      	uxtb	r3, r3
 8006d52:	e003      	b.n	8006d5c <HAL_TIM_IC_Start_IT+0x80>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006d5e:	7bbb      	ldrb	r3, [r7, #14]
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d102      	bne.n	8006d6a <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006d64:	7b7b      	ldrb	r3, [r7, #13]
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d001      	beq.n	8006d6e <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	e0cc      	b.n	8006f08 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d104      	bne.n	8006d7e <HAL_TIM_IC_Start_IT+0xa2>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2202      	movs	r2, #2
 8006d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d7c:	e013      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0xca>
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	2b04      	cmp	r3, #4
 8006d82:	d104      	bne.n	8006d8e <HAL_TIM_IC_Start_IT+0xb2>
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2202      	movs	r2, #2
 8006d88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d8c:	e00b      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0xca>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	2b08      	cmp	r3, #8
 8006d92:	d104      	bne.n	8006d9e <HAL_TIM_IC_Start_IT+0xc2>
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2202      	movs	r2, #2
 8006d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d9c:	e003      	b.n	8006da6 <HAL_TIM_IC_Start_IT+0xca>
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2202      	movs	r2, #2
 8006da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006da6:	683b      	ldr	r3, [r7, #0]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d104      	bne.n	8006db6 <HAL_TIM_IC_Start_IT+0xda>
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2202      	movs	r2, #2
 8006db0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006db4:	e013      	b.n	8006dde <HAL_TIM_IC_Start_IT+0x102>
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	2b04      	cmp	r3, #4
 8006dba:	d104      	bne.n	8006dc6 <HAL_TIM_IC_Start_IT+0xea>
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006dc4:	e00b      	b.n	8006dde <HAL_TIM_IC_Start_IT+0x102>
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	2b08      	cmp	r3, #8
 8006dca:	d104      	bne.n	8006dd6 <HAL_TIM_IC_Start_IT+0xfa>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2202      	movs	r2, #2
 8006dd0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006dd4:	e003      	b.n	8006dde <HAL_TIM_IC_Start_IT+0x102>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2202      	movs	r2, #2
 8006dda:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	2b0c      	cmp	r3, #12
 8006de2:	d841      	bhi.n	8006e68 <HAL_TIM_IC_Start_IT+0x18c>
 8006de4:	a201      	add	r2, pc, #4	@ (adr r2, 8006dec <HAL_TIM_IC_Start_IT+0x110>)
 8006de6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dea:	bf00      	nop
 8006dec:	08006e21 	.word	0x08006e21
 8006df0:	08006e69 	.word	0x08006e69
 8006df4:	08006e69 	.word	0x08006e69
 8006df8:	08006e69 	.word	0x08006e69
 8006dfc:	08006e33 	.word	0x08006e33
 8006e00:	08006e69 	.word	0x08006e69
 8006e04:	08006e69 	.word	0x08006e69
 8006e08:	08006e69 	.word	0x08006e69
 8006e0c:	08006e45 	.word	0x08006e45
 8006e10:	08006e69 	.word	0x08006e69
 8006e14:	08006e69 	.word	0x08006e69
 8006e18:	08006e69 	.word	0x08006e69
 8006e1c:	08006e57 	.word	0x08006e57
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	68da      	ldr	r2, [r3, #12]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f042 0202 	orr.w	r2, r2, #2
 8006e2e:	60da      	str	r2, [r3, #12]
      break;
 8006e30:	e01d      	b.n	8006e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	68da      	ldr	r2, [r3, #12]
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f042 0204 	orr.w	r2, r2, #4
 8006e40:	60da      	str	r2, [r3, #12]
      break;
 8006e42:	e014      	b.n	8006e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	68da      	ldr	r2, [r3, #12]
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f042 0208 	orr.w	r2, r2, #8
 8006e52:	60da      	str	r2, [r3, #12]
      break;
 8006e54:	e00b      	b.n	8006e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	68da      	ldr	r2, [r3, #12]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f042 0210 	orr.w	r2, r2, #16
 8006e64:	60da      	str	r2, [r3, #12]
      break;
 8006e66:	e002      	b.n	8006e6e <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006e68:	2301      	movs	r3, #1
 8006e6a:	73fb      	strb	r3, [r7, #15]
      break;
 8006e6c:	bf00      	nop
  }

  if (status == HAL_OK)
 8006e6e:	7bfb      	ldrb	r3, [r7, #15]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d148      	bne.n	8006f06 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	2201      	movs	r2, #1
 8006e7a:	6839      	ldr	r1, [r7, #0]
 8006e7c:	4618      	mov	r0, r3
 8006e7e:	f000 ffe7 	bl	8007e50 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a22      	ldr	r2, [pc, #136]	@ (8006f10 <HAL_TIM_IC_Start_IT+0x234>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d022      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e94:	d01d      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a1e      	ldr	r2, [pc, #120]	@ (8006f14 <HAL_TIM_IC_Start_IT+0x238>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d018      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8006f18 <HAL_TIM_IC_Start_IT+0x23c>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d013      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4a1b      	ldr	r2, [pc, #108]	@ (8006f1c <HAL_TIM_IC_Start_IT+0x240>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d00e      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	4a19      	ldr	r2, [pc, #100]	@ (8006f20 <HAL_TIM_IC_Start_IT+0x244>)
 8006eba:	4293      	cmp	r3, r2
 8006ebc:	d009      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4a18      	ldr	r2, [pc, #96]	@ (8006f24 <HAL_TIM_IC_Start_IT+0x248>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d004      	beq.n	8006ed2 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	4a16      	ldr	r2, [pc, #88]	@ (8006f28 <HAL_TIM_IC_Start_IT+0x24c>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d111      	bne.n	8006ef6 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	f003 0307 	and.w	r3, r3, #7
 8006edc:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	2b06      	cmp	r3, #6
 8006ee2:	d010      	beq.n	8006f06 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f042 0201 	orr.w	r2, r2, #1
 8006ef2:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ef4:	e007      	b.n	8006f06 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	681a      	ldr	r2, [r3, #0]
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	f042 0201 	orr.w	r2, r2, #1
 8006f04:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3710      	adds	r7, #16
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	40010000 	.word	0x40010000
 8006f14:	40000400 	.word	0x40000400
 8006f18:	40000800 	.word	0x40000800
 8006f1c:	40000c00 	.word	0x40000c00
 8006f20:	40010400 	.word	0x40010400
 8006f24:	40014000 	.word	0x40014000
 8006f28:	40001800 	.word	0x40001800

08006f2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006f2c:	b580      	push	{r7, lr}
 8006f2e:	b084      	sub	sp, #16
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	691b      	ldr	r3, [r3, #16]
 8006f42:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006f44:	68bb      	ldr	r3, [r7, #8]
 8006f46:	f003 0302 	and.w	r3, r3, #2
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d020      	beq.n	8006f90 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	f003 0302 	and.w	r3, r3, #2
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d01b      	beq.n	8006f90 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f06f 0202 	mvn.w	r2, #2
 8006f60:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	699b      	ldr	r3, [r3, #24]
 8006f6e:	f003 0303 	and.w	r3, r3, #3
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d003      	beq.n	8006f7e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f76:	6878      	ldr	r0, [r7, #4]
 8006f78:	f7fc fe11 	bl	8003b9e <HAL_TIM_IC_CaptureCallback>
 8006f7c:	e005      	b.n	8006f8a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f7e:	6878      	ldr	r0, [r7, #4]
 8006f80:	f000 fb2e 	bl	80075e0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 fb35 	bl	80075f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	f003 0304 	and.w	r3, r3, #4
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d020      	beq.n	8006fdc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f003 0304 	and.w	r3, r3, #4
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d01b      	beq.n	8006fdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f06f 0204 	mvn.w	r2, #4
 8006fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	699b      	ldr	r3, [r3, #24]
 8006fba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d003      	beq.n	8006fca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fc2:	6878      	ldr	r0, [r7, #4]
 8006fc4:	f7fc fdeb 	bl	8003b9e <HAL_TIM_IC_CaptureCallback>
 8006fc8:	e005      	b.n	8006fd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 fb08 	bl	80075e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fd0:	6878      	ldr	r0, [r7, #4]
 8006fd2:	f000 fb0f 	bl	80075f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006fdc:	68bb      	ldr	r3, [r7, #8]
 8006fde:	f003 0308 	and.w	r3, r3, #8
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d020      	beq.n	8007028 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	f003 0308 	and.w	r3, r3, #8
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d01b      	beq.n	8007028 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f06f 0208 	mvn.w	r2, #8
 8006ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2204      	movs	r2, #4
 8006ffe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	69db      	ldr	r3, [r3, #28]
 8007006:	f003 0303 	and.w	r3, r3, #3
 800700a:	2b00      	cmp	r3, #0
 800700c:	d003      	beq.n	8007016 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800700e:	6878      	ldr	r0, [r7, #4]
 8007010:	f7fc fdc5 	bl	8003b9e <HAL_TIM_IC_CaptureCallback>
 8007014:	e005      	b.n	8007022 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007016:	6878      	ldr	r0, [r7, #4]
 8007018:	f000 fae2 	bl	80075e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 fae9 	bl	80075f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2200      	movs	r2, #0
 8007026:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	f003 0310 	and.w	r3, r3, #16
 800702e:	2b00      	cmp	r3, #0
 8007030:	d020      	beq.n	8007074 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	f003 0310 	and.w	r3, r3, #16
 8007038:	2b00      	cmp	r3, #0
 800703a:	d01b      	beq.n	8007074 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f06f 0210 	mvn.w	r2, #16
 8007044:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2208      	movs	r2, #8
 800704a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	69db      	ldr	r3, [r3, #28]
 8007052:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007056:	2b00      	cmp	r3, #0
 8007058:	d003      	beq.n	8007062 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f7fc fd9f 	bl	8003b9e <HAL_TIM_IC_CaptureCallback>
 8007060:	e005      	b.n	800706e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f000 fabc 	bl	80075e0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007068:	6878      	ldr	r0, [r7, #4]
 800706a:	f000 fac3 	bl	80075f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007074:	68bb      	ldr	r3, [r7, #8]
 8007076:	f003 0301 	and.w	r3, r3, #1
 800707a:	2b00      	cmp	r3, #0
 800707c:	d00c      	beq.n	8007098 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	f003 0301 	and.w	r3, r3, #1
 8007084:	2b00      	cmp	r3, #0
 8007086:	d007      	beq.n	8007098 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f06f 0201 	mvn.w	r2, #1
 8007090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007092:	6878      	ldr	r0, [r7, #4]
 8007094:	f7fd fa20 	bl	80044d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007098:	68bb      	ldr	r3, [r7, #8]
 800709a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00c      	beq.n	80070bc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d007      	beq.n	80070bc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80070b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 ffc8 	bl	800804c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80070bc:	68bb      	ldr	r3, [r7, #8]
 80070be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d00c      	beq.n	80070e0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d007      	beq.n	80070e0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80070d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fa94 	bl	8007608 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f003 0320 	and.w	r3, r3, #32
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d00c      	beq.n	8007104 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f003 0320 	and.w	r3, r3, #32
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d007      	beq.n	8007104 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f06f 0220 	mvn.w	r2, #32
 80070fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070fe:	6878      	ldr	r0, [r7, #4]
 8007100:	f000 ff9a 	bl	8008038 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007104:	bf00      	nop
 8007106:	3710      	adds	r7, #16
 8007108:	46bd      	mov	sp, r7
 800710a:	bd80      	pop	{r7, pc}

0800710c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 800710c:	b580      	push	{r7, lr}
 800710e:	b086      	sub	sp, #24
 8007110:	af00      	add	r7, sp, #0
 8007112:	60f8      	str	r0, [r7, #12]
 8007114:	60b9      	str	r1, [r7, #8]
 8007116:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007122:	2b01      	cmp	r3, #1
 8007124:	d101      	bne.n	800712a <HAL_TIM_IC_ConfigChannel+0x1e>
 8007126:	2302      	movs	r3, #2
 8007128:	e088      	b.n	800723c <HAL_TIM_IC_ConfigChannel+0x130>
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2201      	movs	r2, #1
 800712e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2b00      	cmp	r3, #0
 8007136:	d11b      	bne.n	8007170 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800713c:	68bb      	ldr	r3, [r7, #8]
 800713e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007148:	f000 fcbe 	bl	8007ac8 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f022 020c 	bic.w	r2, r2, #12
 800715a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	6999      	ldr	r1, [r3, #24]
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	689a      	ldr	r2, [r3, #8]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	619a      	str	r2, [r3, #24]
 800716e:	e060      	b.n	8007232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b04      	cmp	r3, #4
 8007174:	d11c      	bne.n	80071b0 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800717a:	68bb      	ldr	r3, [r7, #8]
 800717c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007186:	f000 fd42 	bl	8007c0e <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800718a:	68fb      	ldr	r3, [r7, #12]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	699a      	ldr	r2, [r3, #24]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007198:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	6999      	ldr	r1, [r3, #24]
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	021a      	lsls	r2, r3, #8
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	430a      	orrs	r2, r1
 80071ac:	619a      	str	r2, [r3, #24]
 80071ae:	e040      	b.n	8007232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2b08      	cmp	r3, #8
 80071b4:	d11b      	bne.n	80071ee <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071ba:	68bb      	ldr	r3, [r7, #8]
 80071bc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80071c6:	f000 fd8f 	bl	8007ce8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	69da      	ldr	r2, [r3, #28]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f022 020c 	bic.w	r2, r2, #12
 80071d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	69d9      	ldr	r1, [r3, #28]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	689a      	ldr	r2, [r3, #8]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	430a      	orrs	r2, r1
 80071ea:	61da      	str	r2, [r3, #28]
 80071ec:	e021      	b.n	8007232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2b0c      	cmp	r3, #12
 80071f2:	d11c      	bne.n	800722e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80071f8:	68bb      	ldr	r3, [r7, #8]
 80071fa:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007200:	68bb      	ldr	r3, [r7, #8]
 8007202:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8007204:	f000 fdac 	bl	8007d60 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	69da      	ldr	r2, [r3, #28]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007216:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	69d9      	ldr	r1, [r3, #28]
 800721e:	68bb      	ldr	r3, [r7, #8]
 8007220:	689b      	ldr	r3, [r3, #8]
 8007222:	021a      	lsls	r2, r3, #8
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	430a      	orrs	r2, r1
 800722a:	61da      	str	r2, [r3, #28]
 800722c:	e001      	b.n	8007232 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800723a:	7dfb      	ldrb	r3, [r7, #23]
}
 800723c:	4618      	mov	r0, r3
 800723e:	3718      	adds	r7, #24
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}

08007244 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b086      	sub	sp, #24
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007250:	2300      	movs	r3, #0
 8007252:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800725a:	2b01      	cmp	r3, #1
 800725c:	d101      	bne.n	8007262 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800725e:	2302      	movs	r3, #2
 8007260:	e0ae      	b.n	80073c0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2201      	movs	r2, #1
 8007266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2b0c      	cmp	r3, #12
 800726e:	f200 809f 	bhi.w	80073b0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007272:	a201      	add	r2, pc, #4	@ (adr r2, 8007278 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007278:	080072ad 	.word	0x080072ad
 800727c:	080073b1 	.word	0x080073b1
 8007280:	080073b1 	.word	0x080073b1
 8007284:	080073b1 	.word	0x080073b1
 8007288:	080072ed 	.word	0x080072ed
 800728c:	080073b1 	.word	0x080073b1
 8007290:	080073b1 	.word	0x080073b1
 8007294:	080073b1 	.word	0x080073b1
 8007298:	0800732f 	.word	0x0800732f
 800729c:	080073b1 	.word	0x080073b1
 80072a0:	080073b1 	.word	0x080073b1
 80072a4:	080073b1 	.word	0x080073b1
 80072a8:	0800736f 	.word	0x0800736f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	68b9      	ldr	r1, [r7, #8]
 80072b2:	4618      	mov	r0, r3
 80072b4:	f000 fa58 	bl	8007768 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	699a      	ldr	r2, [r3, #24]
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f042 0208 	orr.w	r2, r2, #8
 80072c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	699a      	ldr	r2, [r3, #24]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	681b      	ldr	r3, [r3, #0]
 80072d2:	f022 0204 	bic.w	r2, r2, #4
 80072d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	6999      	ldr	r1, [r3, #24]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	691a      	ldr	r2, [r3, #16]
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	430a      	orrs	r2, r1
 80072e8:	619a      	str	r2, [r3, #24]
      break;
 80072ea:	e064      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	68b9      	ldr	r1, [r7, #8]
 80072f2:	4618      	mov	r0, r3
 80072f4:	f000 faa8 	bl	8007848 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699a      	ldr	r2, [r3, #24]
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007306:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	699a      	ldr	r2, [r3, #24]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007316:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	6999      	ldr	r1, [r3, #24]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	691b      	ldr	r3, [r3, #16]
 8007322:	021a      	lsls	r2, r3, #8
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	430a      	orrs	r2, r1
 800732a:	619a      	str	r2, [r3, #24]
      break;
 800732c:	e043      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68b9      	ldr	r1, [r7, #8]
 8007334:	4618      	mov	r0, r3
 8007336:	f000 fafd 	bl	8007934 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	69da      	ldr	r2, [r3, #28]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f042 0208 	orr.w	r2, r2, #8
 8007348:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	69da      	ldr	r2, [r3, #28]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	f022 0204 	bic.w	r2, r2, #4
 8007358:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69d9      	ldr	r1, [r3, #28]
 8007360:	68bb      	ldr	r3, [r7, #8]
 8007362:	691a      	ldr	r2, [r3, #16]
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	430a      	orrs	r2, r1
 800736a:	61da      	str	r2, [r3, #28]
      break;
 800736c:	e023      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	68b9      	ldr	r1, [r7, #8]
 8007374:	4618      	mov	r0, r3
 8007376:	f000 fb51 	bl	8007a1c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	69da      	ldr	r2, [r3, #28]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007388:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69da      	ldr	r2, [r3, #28]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007398:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	69d9      	ldr	r1, [r3, #28]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	691b      	ldr	r3, [r3, #16]
 80073a4:	021a      	lsls	r2, r3, #8
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	430a      	orrs	r2, r1
 80073ac:	61da      	str	r2, [r3, #28]
      break;
 80073ae:	e002      	b.n	80073b6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	75fb      	strb	r3, [r7, #23]
      break;
 80073b4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80073be:	7dfb      	ldrb	r3, [r7, #23]
}
 80073c0:	4618      	mov	r0, r3
 80073c2:	3718      	adds	r7, #24
 80073c4:	46bd      	mov	sp, r7
 80073c6:	bd80      	pop	{r7, pc}

080073c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b084      	sub	sp, #16
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073d2:	2300      	movs	r3, #0
 80073d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073dc:	2b01      	cmp	r3, #1
 80073de:	d101      	bne.n	80073e4 <HAL_TIM_ConfigClockSource+0x1c>
 80073e0:	2302      	movs	r3, #2
 80073e2:	e0b4      	b.n	800754e <HAL_TIM_ConfigClockSource+0x186>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	689b      	ldr	r3, [r3, #8]
 80073fa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007402:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800740a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	68ba      	ldr	r2, [r7, #8]
 8007412:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800741c:	d03e      	beq.n	800749c <HAL_TIM_ConfigClockSource+0xd4>
 800741e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007422:	f200 8087 	bhi.w	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800742a:	f000 8086 	beq.w	800753a <HAL_TIM_ConfigClockSource+0x172>
 800742e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007432:	d87f      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007434:	2b70      	cmp	r3, #112	@ 0x70
 8007436:	d01a      	beq.n	800746e <HAL_TIM_ConfigClockSource+0xa6>
 8007438:	2b70      	cmp	r3, #112	@ 0x70
 800743a:	d87b      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800743c:	2b60      	cmp	r3, #96	@ 0x60
 800743e:	d050      	beq.n	80074e2 <HAL_TIM_ConfigClockSource+0x11a>
 8007440:	2b60      	cmp	r3, #96	@ 0x60
 8007442:	d877      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007444:	2b50      	cmp	r3, #80	@ 0x50
 8007446:	d03c      	beq.n	80074c2 <HAL_TIM_ConfigClockSource+0xfa>
 8007448:	2b50      	cmp	r3, #80	@ 0x50
 800744a:	d873      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800744c:	2b40      	cmp	r3, #64	@ 0x40
 800744e:	d058      	beq.n	8007502 <HAL_TIM_ConfigClockSource+0x13a>
 8007450:	2b40      	cmp	r3, #64	@ 0x40
 8007452:	d86f      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007454:	2b30      	cmp	r3, #48	@ 0x30
 8007456:	d064      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007458:	2b30      	cmp	r3, #48	@ 0x30
 800745a:	d86b      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 800745c:	2b20      	cmp	r3, #32
 800745e:	d060      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007460:	2b20      	cmp	r3, #32
 8007462:	d867      	bhi.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
 8007464:	2b00      	cmp	r3, #0
 8007466:	d05c      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 8007468:	2b10      	cmp	r3, #16
 800746a:	d05a      	beq.n	8007522 <HAL_TIM_ConfigClockSource+0x15a>
 800746c:	e062      	b.n	8007534 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007476:	683b      	ldr	r3, [r7, #0]
 8007478:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800747e:	f000 fcc7 	bl	8007e10 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	689b      	ldr	r3, [r3, #8]
 8007488:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007490:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	68ba      	ldr	r2, [r7, #8]
 8007498:	609a      	str	r2, [r3, #8]
      break;
 800749a:	e04f      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074a0:	683b      	ldr	r3, [r7, #0]
 80074a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074ac:	f000 fcb0 	bl	8007e10 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80074be:	609a      	str	r2, [r3, #8]
      break;
 80074c0:	e03c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80074ce:	461a      	mov	r2, r3
 80074d0:	f000 fb6e 	bl	8007bb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2150      	movs	r1, #80	@ 0x50
 80074da:	4618      	mov	r0, r3
 80074dc:	f000 fc7d 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 80074e0:	e02c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80074ea:	683b      	ldr	r3, [r7, #0]
 80074ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80074ee:	461a      	mov	r2, r3
 80074f0:	f000 fbca 	bl	8007c88 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	2160      	movs	r1, #96	@ 0x60
 80074fa:	4618      	mov	r0, r3
 80074fc:	f000 fc6d 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 8007500:	e01c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800750a:	683b      	ldr	r3, [r7, #0]
 800750c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800750e:	461a      	mov	r2, r3
 8007510:	f000 fb4e 	bl	8007bb0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	2140      	movs	r1, #64	@ 0x40
 800751a:	4618      	mov	r0, r3
 800751c:	f000 fc5d 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 8007520:	e00c      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681a      	ldr	r2, [r3, #0]
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4619      	mov	r1, r3
 800752c:	4610      	mov	r0, r2
 800752e:	f000 fc54 	bl	8007dda <TIM_ITRx_SetConfig>
      break;
 8007532:	e003      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	73fb      	strb	r3, [r7, #15]
      break;
 8007538:	e000      	b.n	800753c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800753a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2201      	movs	r2, #1
 8007540:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800754c:	7bfb      	ldrb	r3, [r7, #15]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3710      	adds	r7, #16
 8007552:	46bd      	mov	sp, r7
 8007554:	bd80      	pop	{r7, pc}
	...

08007558 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007558:	b480      	push	{r7}
 800755a:	b085      	sub	sp, #20
 800755c:	af00      	add	r7, sp, #0
 800755e:	6078      	str	r0, [r7, #4]
 8007560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007562:	2300      	movs	r3, #0
 8007564:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	2b0c      	cmp	r3, #12
 800756a:	d831      	bhi.n	80075d0 <HAL_TIM_ReadCapturedValue+0x78>
 800756c:	a201      	add	r2, pc, #4	@ (adr r2, 8007574 <HAL_TIM_ReadCapturedValue+0x1c>)
 800756e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007572:	bf00      	nop
 8007574:	080075a9 	.word	0x080075a9
 8007578:	080075d1 	.word	0x080075d1
 800757c:	080075d1 	.word	0x080075d1
 8007580:	080075d1 	.word	0x080075d1
 8007584:	080075b3 	.word	0x080075b3
 8007588:	080075d1 	.word	0x080075d1
 800758c:	080075d1 	.word	0x080075d1
 8007590:	080075d1 	.word	0x080075d1
 8007594:	080075bd 	.word	0x080075bd
 8007598:	080075d1 	.word	0x080075d1
 800759c:	080075d1 	.word	0x080075d1
 80075a0:	080075d1 	.word	0x080075d1
 80075a4:	080075c7 	.word	0x080075c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80075ae:	60fb      	str	r3, [r7, #12]

      break;
 80075b0:	e00f      	b.n	80075d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075b8:	60fb      	str	r3, [r7, #12]

      break;
 80075ba:	e00a      	b.n	80075d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80075c2:	60fb      	str	r3, [r7, #12]

      break;
 80075c4:	e005      	b.n	80075d2 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075cc:	60fb      	str	r3, [r7, #12]

      break;
 80075ce:	e000      	b.n	80075d2 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80075d0:	bf00      	nop
  }

  return tmpreg;
 80075d2:	68fb      	ldr	r3, [r7, #12]
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3714      	adds	r7, #20
 80075d8:	46bd      	mov	sp, r7
 80075da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075de:	4770      	bx	lr

080075e0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80075e0:	b480      	push	{r7}
 80075e2:	b083      	sub	sp, #12
 80075e4:	af00      	add	r7, sp, #0
 80075e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80075e8:	bf00      	nop
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80075f4:	b480      	push	{r7}
 80075f6:	b083      	sub	sp, #12
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80075fc:	bf00      	nop
 80075fe:	370c      	adds	r7, #12
 8007600:	46bd      	mov	sp, r7
 8007602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007606:	4770      	bx	lr

08007608 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007608:	b480      	push	{r7}
 800760a:	b083      	sub	sp, #12
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007610:	bf00      	nop
 8007612:	370c      	adds	r7, #12
 8007614:	46bd      	mov	sp, r7
 8007616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761a:	4770      	bx	lr

0800761c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800761c:	b480      	push	{r7}
 800761e:	b085      	sub	sp, #20
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	4a43      	ldr	r2, [pc, #268]	@ (800773c <TIM_Base_SetConfig+0x120>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d013      	beq.n	800765c <TIM_Base_SetConfig+0x40>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800763a:	d00f      	beq.n	800765c <TIM_Base_SetConfig+0x40>
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	4a40      	ldr	r2, [pc, #256]	@ (8007740 <TIM_Base_SetConfig+0x124>)
 8007640:	4293      	cmp	r3, r2
 8007642:	d00b      	beq.n	800765c <TIM_Base_SetConfig+0x40>
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	4a3f      	ldr	r2, [pc, #252]	@ (8007744 <TIM_Base_SetConfig+0x128>)
 8007648:	4293      	cmp	r3, r2
 800764a:	d007      	beq.n	800765c <TIM_Base_SetConfig+0x40>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	4a3e      	ldr	r2, [pc, #248]	@ (8007748 <TIM_Base_SetConfig+0x12c>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d003      	beq.n	800765c <TIM_Base_SetConfig+0x40>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	4a3d      	ldr	r2, [pc, #244]	@ (800774c <TIM_Base_SetConfig+0x130>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d108      	bne.n	800766e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007662:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007664:	683b      	ldr	r3, [r7, #0]
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	68fa      	ldr	r2, [r7, #12]
 800766a:	4313      	orrs	r3, r2
 800766c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	4a32      	ldr	r2, [pc, #200]	@ (800773c <TIM_Base_SetConfig+0x120>)
 8007672:	4293      	cmp	r3, r2
 8007674:	d02b      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800767c:	d027      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	4a2f      	ldr	r2, [pc, #188]	@ (8007740 <TIM_Base_SetConfig+0x124>)
 8007682:	4293      	cmp	r3, r2
 8007684:	d023      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	4a2e      	ldr	r2, [pc, #184]	@ (8007744 <TIM_Base_SetConfig+0x128>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d01f      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	4a2d      	ldr	r2, [pc, #180]	@ (8007748 <TIM_Base_SetConfig+0x12c>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d01b      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	4a2c      	ldr	r2, [pc, #176]	@ (800774c <TIM_Base_SetConfig+0x130>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d017      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a2b      	ldr	r2, [pc, #172]	@ (8007750 <TIM_Base_SetConfig+0x134>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d013      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a2a      	ldr	r2, [pc, #168]	@ (8007754 <TIM_Base_SetConfig+0x138>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d00f      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a29      	ldr	r2, [pc, #164]	@ (8007758 <TIM_Base_SetConfig+0x13c>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d00b      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a28      	ldr	r2, [pc, #160]	@ (800775c <TIM_Base_SetConfig+0x140>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d007      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a27      	ldr	r2, [pc, #156]	@ (8007760 <TIM_Base_SetConfig+0x144>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d003      	beq.n	80076ce <TIM_Base_SetConfig+0xb2>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a26      	ldr	r2, [pc, #152]	@ (8007764 <TIM_Base_SetConfig+0x148>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d108      	bne.n	80076e0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80076d6:	683b      	ldr	r3, [r7, #0]
 80076d8:	68db      	ldr	r3, [r3, #12]
 80076da:	68fa      	ldr	r2, [r7, #12]
 80076dc:	4313      	orrs	r3, r2
 80076de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	4313      	orrs	r3, r2
 80076ec:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	689a      	ldr	r2, [r3, #8]
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80076f6:	683b      	ldr	r3, [r7, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	4a0e      	ldr	r2, [pc, #56]	@ (800773c <TIM_Base_SetConfig+0x120>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d003      	beq.n	800770e <TIM_Base_SetConfig+0xf2>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a10      	ldr	r2, [pc, #64]	@ (800774c <TIM_Base_SetConfig+0x130>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d103      	bne.n	8007716 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	691a      	ldr	r2, [r3, #16]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	f043 0204 	orr.w	r2, r3, #4
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2201      	movs	r2, #1
 8007726:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	68fa      	ldr	r2, [r7, #12]
 800772c:	601a      	str	r2, [r3, #0]
}
 800772e:	bf00      	nop
 8007730:	3714      	adds	r7, #20
 8007732:	46bd      	mov	sp, r7
 8007734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	40010000 	.word	0x40010000
 8007740:	40000400 	.word	0x40000400
 8007744:	40000800 	.word	0x40000800
 8007748:	40000c00 	.word	0x40000c00
 800774c:	40010400 	.word	0x40010400
 8007750:	40014000 	.word	0x40014000
 8007754:	40014400 	.word	0x40014400
 8007758:	40014800 	.word	0x40014800
 800775c:	40001800 	.word	0x40001800
 8007760:	40001c00 	.word	0x40001c00
 8007764:	40002000 	.word	0x40002000

08007768 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007768:	b480      	push	{r7}
 800776a:	b087      	sub	sp, #28
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	6a1b      	ldr	r3, [r3, #32]
 8007776:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a1b      	ldr	r3, [r3, #32]
 800777c:	f023 0201 	bic.w	r2, r3, #1
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	685b      	ldr	r3, [r3, #4]
 8007788:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	699b      	ldr	r3, [r3, #24]
 800778e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007796:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f023 0303 	bic.w	r3, r3, #3
 800779e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	68fa      	ldr	r2, [r7, #12]
 80077a6:	4313      	orrs	r3, r2
 80077a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80077aa:	697b      	ldr	r3, [r7, #20]
 80077ac:	f023 0302 	bic.w	r3, r3, #2
 80077b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	697a      	ldr	r2, [r7, #20]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	4a20      	ldr	r2, [pc, #128]	@ (8007840 <TIM_OC1_SetConfig+0xd8>)
 80077c0:	4293      	cmp	r3, r2
 80077c2:	d003      	beq.n	80077cc <TIM_OC1_SetConfig+0x64>
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	4a1f      	ldr	r2, [pc, #124]	@ (8007844 <TIM_OC1_SetConfig+0xdc>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d10c      	bne.n	80077e6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80077cc:	697b      	ldr	r3, [r7, #20]
 80077ce:	f023 0308 	bic.w	r3, r3, #8
 80077d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	68db      	ldr	r3, [r3, #12]
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f023 0304 	bic.w	r3, r3, #4
 80077e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	4a15      	ldr	r2, [pc, #84]	@ (8007840 <TIM_OC1_SetConfig+0xd8>)
 80077ea:	4293      	cmp	r3, r2
 80077ec:	d003      	beq.n	80077f6 <TIM_OC1_SetConfig+0x8e>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	4a14      	ldr	r2, [pc, #80]	@ (8007844 <TIM_OC1_SetConfig+0xdc>)
 80077f2:	4293      	cmp	r3, r2
 80077f4:	d111      	bne.n	800781a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80077fc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80077fe:	693b      	ldr	r3, [r7, #16]
 8007800:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007804:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	695b      	ldr	r3, [r3, #20]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	4313      	orrs	r3, r2
 800780e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	693a      	ldr	r2, [r7, #16]
 8007816:	4313      	orrs	r3, r2
 8007818:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	693a      	ldr	r2, [r7, #16]
 800781e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	68fa      	ldr	r2, [r7, #12]
 8007824:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007826:	683b      	ldr	r3, [r7, #0]
 8007828:	685a      	ldr	r2, [r3, #4]
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	621a      	str	r2, [r3, #32]
}
 8007834:	bf00      	nop
 8007836:	371c      	adds	r7, #28
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	40010000 	.word	0x40010000
 8007844:	40010400 	.word	0x40010400

08007848 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007848:	b480      	push	{r7}
 800784a:	b087      	sub	sp, #28
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
 8007850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	6a1b      	ldr	r3, [r3, #32]
 8007856:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6a1b      	ldr	r3, [r3, #32]
 800785c:	f023 0210 	bic.w	r2, r3, #16
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	685b      	ldr	r3, [r3, #4]
 8007868:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	699b      	ldr	r3, [r3, #24]
 800786e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007876:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800787e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007880:	683b      	ldr	r3, [r7, #0]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	021b      	lsls	r3, r3, #8
 8007886:	68fa      	ldr	r2, [r7, #12]
 8007888:	4313      	orrs	r3, r2
 800788a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f023 0320 	bic.w	r3, r3, #32
 8007892:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	011b      	lsls	r3, r3, #4
 800789a:	697a      	ldr	r2, [r7, #20]
 800789c:	4313      	orrs	r3, r2
 800789e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a22      	ldr	r2, [pc, #136]	@ (800792c <TIM_OC2_SetConfig+0xe4>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d003      	beq.n	80078b0 <TIM_OC2_SetConfig+0x68>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a21      	ldr	r2, [pc, #132]	@ (8007930 <TIM_OC2_SetConfig+0xe8>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d10d      	bne.n	80078cc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80078b0:	697b      	ldr	r3, [r7, #20]
 80078b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80078b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	68db      	ldr	r3, [r3, #12]
 80078bc:	011b      	lsls	r3, r3, #4
 80078be:	697a      	ldr	r2, [r7, #20]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80078ca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	4a17      	ldr	r2, [pc, #92]	@ (800792c <TIM_OC2_SetConfig+0xe4>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d003      	beq.n	80078dc <TIM_OC2_SetConfig+0x94>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	4a16      	ldr	r2, [pc, #88]	@ (8007930 <TIM_OC2_SetConfig+0xe8>)
 80078d8:	4293      	cmp	r3, r2
 80078da:	d113      	bne.n	8007904 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80078dc:	693b      	ldr	r3, [r7, #16]
 80078de:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80078e2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80078ea:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	009b      	lsls	r3, r3, #2
 80078f2:	693a      	ldr	r2, [r7, #16]
 80078f4:	4313      	orrs	r3, r2
 80078f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80078f8:	683b      	ldr	r3, [r7, #0]
 80078fa:	699b      	ldr	r3, [r3, #24]
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	693a      	ldr	r2, [r7, #16]
 8007900:	4313      	orrs	r3, r2
 8007902:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	693a      	ldr	r2, [r7, #16]
 8007908:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	68fa      	ldr	r2, [r7, #12]
 800790e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	685a      	ldr	r2, [r3, #4]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	697a      	ldr	r2, [r7, #20]
 800791c:	621a      	str	r2, [r3, #32]
}
 800791e:	bf00      	nop
 8007920:	371c      	adds	r7, #28
 8007922:	46bd      	mov	sp, r7
 8007924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007928:	4770      	bx	lr
 800792a:	bf00      	nop
 800792c:	40010000 	.word	0x40010000
 8007930:	40010400 	.word	0x40010400

08007934 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007934:	b480      	push	{r7}
 8007936:	b087      	sub	sp, #28
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6a1b      	ldr	r3, [r3, #32]
 8007942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	6a1b      	ldr	r3, [r3, #32]
 8007948:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	69db      	ldr	r3, [r3, #28]
 800795a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007962:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	f023 0303 	bic.w	r3, r3, #3
 800796a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	68fa      	ldr	r2, [r7, #12]
 8007972:	4313      	orrs	r3, r2
 8007974:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800797c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800797e:	683b      	ldr	r3, [r7, #0]
 8007980:	689b      	ldr	r3, [r3, #8]
 8007982:	021b      	lsls	r3, r3, #8
 8007984:	697a      	ldr	r2, [r7, #20]
 8007986:	4313      	orrs	r3, r2
 8007988:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	4a21      	ldr	r2, [pc, #132]	@ (8007a14 <TIM_OC3_SetConfig+0xe0>)
 800798e:	4293      	cmp	r3, r2
 8007990:	d003      	beq.n	800799a <TIM_OC3_SetConfig+0x66>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	4a20      	ldr	r2, [pc, #128]	@ (8007a18 <TIM_OC3_SetConfig+0xe4>)
 8007996:	4293      	cmp	r3, r2
 8007998:	d10d      	bne.n	80079b6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800799a:	697b      	ldr	r3, [r7, #20]
 800799c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80079a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	68db      	ldr	r3, [r3, #12]
 80079a6:	021b      	lsls	r3, r3, #8
 80079a8:	697a      	ldr	r2, [r7, #20]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80079ae:	697b      	ldr	r3, [r7, #20]
 80079b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80079b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a16      	ldr	r2, [pc, #88]	@ (8007a14 <TIM_OC3_SetConfig+0xe0>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d003      	beq.n	80079c6 <TIM_OC3_SetConfig+0x92>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a15      	ldr	r2, [pc, #84]	@ (8007a18 <TIM_OC3_SetConfig+0xe4>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d113      	bne.n	80079ee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80079cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80079d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	695b      	ldr	r3, [r3, #20]
 80079da:	011b      	lsls	r3, r3, #4
 80079dc:	693a      	ldr	r2, [r7, #16]
 80079de:	4313      	orrs	r3, r2
 80079e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	699b      	ldr	r3, [r3, #24]
 80079e6:	011b      	lsls	r3, r3, #4
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	693a      	ldr	r2, [r7, #16]
 80079f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	685a      	ldr	r2, [r3, #4]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	621a      	str	r2, [r3, #32]
}
 8007a08:	bf00      	nop
 8007a0a:	371c      	adds	r7, #28
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a12:	4770      	bx	lr
 8007a14:	40010000 	.word	0x40010000
 8007a18:	40010400 	.word	0x40010400

08007a1c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b087      	sub	sp, #28
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
 8007a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a1b      	ldr	r3, [r3, #32]
 8007a2a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6a1b      	ldr	r3, [r3, #32]
 8007a30:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	69db      	ldr	r3, [r3, #28]
 8007a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a52:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	021b      	lsls	r3, r3, #8
 8007a5a:	68fa      	ldr	r2, [r7, #12]
 8007a5c:	4313      	orrs	r3, r2
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	031b      	lsls	r3, r3, #12
 8007a6e:	693a      	ldr	r2, [r7, #16]
 8007a70:	4313      	orrs	r3, r2
 8007a72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a12      	ldr	r2, [pc, #72]	@ (8007ac0 <TIM_OC4_SetConfig+0xa4>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d003      	beq.n	8007a84 <TIM_OC4_SetConfig+0x68>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	4a11      	ldr	r2, [pc, #68]	@ (8007ac4 <TIM_OC4_SetConfig+0xa8>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d109      	bne.n	8007a98 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007a8a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	019b      	lsls	r3, r3, #6
 8007a92:	697a      	ldr	r2, [r7, #20]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	697a      	ldr	r2, [r7, #20]
 8007a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685a      	ldr	r2, [r3, #4]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	693a      	ldr	r2, [r7, #16]
 8007ab0:	621a      	str	r2, [r3, #32]
}
 8007ab2:	bf00      	nop
 8007ab4:	371c      	adds	r7, #28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40010400 	.word	0x40010400

08007ac8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	60f8      	str	r0, [r7, #12]
 8007ad0:	60b9      	str	r1, [r7, #8]
 8007ad2:	607a      	str	r2, [r7, #4]
 8007ad4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	6a1b      	ldr	r3, [r3, #32]
 8007ada:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	6a1b      	ldr	r3, [r3, #32]
 8007ae0:	f023 0201 	bic.w	r2, r3, #1
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	4a28      	ldr	r2, [pc, #160]	@ (8007b94 <TIM_TI1_SetConfig+0xcc>)
 8007af2:	4293      	cmp	r3, r2
 8007af4:	d01b      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007afc:	d017      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	4a25      	ldr	r2, [pc, #148]	@ (8007b98 <TIM_TI1_SetConfig+0xd0>)
 8007b02:	4293      	cmp	r3, r2
 8007b04:	d013      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	4a24      	ldr	r2, [pc, #144]	@ (8007b9c <TIM_TI1_SetConfig+0xd4>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d00f      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	4a23      	ldr	r2, [pc, #140]	@ (8007ba0 <TIM_TI1_SetConfig+0xd8>)
 8007b12:	4293      	cmp	r3, r2
 8007b14:	d00b      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	4a22      	ldr	r2, [pc, #136]	@ (8007ba4 <TIM_TI1_SetConfig+0xdc>)
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d007      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	4a21      	ldr	r2, [pc, #132]	@ (8007ba8 <TIM_TI1_SetConfig+0xe0>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d003      	beq.n	8007b2e <TIM_TI1_SetConfig+0x66>
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	4a20      	ldr	r2, [pc, #128]	@ (8007bac <TIM_TI1_SetConfig+0xe4>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d101      	bne.n	8007b32 <TIM_TI1_SetConfig+0x6a>
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e000      	b.n	8007b34 <TIM_TI1_SetConfig+0x6c>
 8007b32:	2300      	movs	r3, #0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d008      	beq.n	8007b4a <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	f023 0303 	bic.w	r3, r3, #3
 8007b3e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007b40:	697a      	ldr	r2, [r7, #20]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	4313      	orrs	r3, r2
 8007b46:	617b      	str	r3, [r7, #20]
 8007b48:	e003      	b.n	8007b52 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007b4a:	697b      	ldr	r3, [r7, #20]
 8007b4c:	f043 0301 	orr.w	r3, r3, #1
 8007b50:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b52:	697b      	ldr	r3, [r7, #20]
 8007b54:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b58:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	011b      	lsls	r3, r3, #4
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	697a      	ldr	r2, [r7, #20]
 8007b62:	4313      	orrs	r3, r2
 8007b64:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	f023 030a 	bic.w	r3, r3, #10
 8007b6c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	f003 030a 	and.w	r3, r3, #10
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	697a      	ldr	r2, [r7, #20]
 8007b7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	693a      	ldr	r2, [r7, #16]
 8007b84:	621a      	str	r2, [r3, #32]
}
 8007b86:	bf00      	nop
 8007b88:	371c      	adds	r7, #28
 8007b8a:	46bd      	mov	sp, r7
 8007b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b90:	4770      	bx	lr
 8007b92:	bf00      	nop
 8007b94:	40010000 	.word	0x40010000
 8007b98:	40000400 	.word	0x40000400
 8007b9c:	40000800 	.word	0x40000800
 8007ba0:	40000c00 	.word	0x40000c00
 8007ba4:	40010400 	.word	0x40010400
 8007ba8:	40014000 	.word	0x40014000
 8007bac:	40001800 	.word	0x40001800

08007bb0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	60f8      	str	r0, [r7, #12]
 8007bb8:	60b9      	str	r1, [r7, #8]
 8007bba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bbc:	68fb      	ldr	r3, [r7, #12]
 8007bbe:	6a1b      	ldr	r3, [r3, #32]
 8007bc0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	6a1b      	ldr	r3, [r3, #32]
 8007bc6:	f023 0201 	bic.w	r2, r3, #1
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	699b      	ldr	r3, [r3, #24]
 8007bd2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bd4:	693b      	ldr	r3, [r7, #16]
 8007bd6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	011b      	lsls	r3, r3, #4
 8007be0:	693a      	ldr	r2, [r7, #16]
 8007be2:	4313      	orrs	r3, r2
 8007be4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007be6:	697b      	ldr	r3, [r7, #20]
 8007be8:	f023 030a 	bic.w	r3, r3, #10
 8007bec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bee:	697a      	ldr	r2, [r7, #20]
 8007bf0:	68bb      	ldr	r3, [r7, #8]
 8007bf2:	4313      	orrs	r3, r2
 8007bf4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	693a      	ldr	r2, [r7, #16]
 8007bfa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	697a      	ldr	r2, [r7, #20]
 8007c00:	621a      	str	r2, [r3, #32]
}
 8007c02:	bf00      	nop
 8007c04:	371c      	adds	r7, #28
 8007c06:	46bd      	mov	sp, r7
 8007c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c0c:	4770      	bx	lr

08007c0e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007c0e:	b480      	push	{r7}
 8007c10:	b087      	sub	sp, #28
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	60f8      	str	r0, [r7, #12]
 8007c16:	60b9      	str	r1, [r7, #8]
 8007c18:	607a      	str	r2, [r7, #4]
 8007c1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	6a1b      	ldr	r3, [r3, #32]
 8007c20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	f023 0210 	bic.w	r2, r3, #16
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	021b      	lsls	r3, r3, #8
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007c4e:	683b      	ldr	r3, [r7, #0]
 8007c50:	031b      	lsls	r3, r3, #12
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	693a      	ldr	r2, [r7, #16]
 8007c56:	4313      	orrs	r3, r2
 8007c58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c5a:	697b      	ldr	r3, [r7, #20]
 8007c5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c60:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007c62:	68bb      	ldr	r3, [r7, #8]
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007c6a:	697a      	ldr	r2, [r7, #20]
 8007c6c:	4313      	orrs	r3, r2
 8007c6e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	693a      	ldr	r2, [r7, #16]
 8007c74:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	697a      	ldr	r2, [r7, #20]
 8007c7a:	621a      	str	r2, [r3, #32]
}
 8007c7c:	bf00      	nop
 8007c7e:	371c      	adds	r7, #28
 8007c80:	46bd      	mov	sp, r7
 8007c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c86:	4770      	bx	lr

08007c88 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c88:	b480      	push	{r7}
 8007c8a:	b087      	sub	sp, #28
 8007c8c:	af00      	add	r7, sp, #0
 8007c8e:	60f8      	str	r0, [r7, #12]
 8007c90:	60b9      	str	r1, [r7, #8]
 8007c92:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	6a1b      	ldr	r3, [r3, #32]
 8007c98:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	6a1b      	ldr	r3, [r3, #32]
 8007c9e:	f023 0210 	bic.w	r2, r3, #16
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	699b      	ldr	r3, [r3, #24]
 8007caa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cb2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	031b      	lsls	r3, r3, #12
 8007cb8:	693a      	ldr	r2, [r7, #16]
 8007cba:	4313      	orrs	r3, r2
 8007cbc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007cc4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	011b      	lsls	r3, r3, #4
 8007cca:	697a      	ldr	r2, [r7, #20]
 8007ccc:	4313      	orrs	r3, r2
 8007cce:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	693a      	ldr	r2, [r7, #16]
 8007cd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	697a      	ldr	r2, [r7, #20]
 8007cda:	621a      	str	r2, [r3, #32]
}
 8007cdc:	bf00      	nop
 8007cde:	371c      	adds	r7, #28
 8007ce0:	46bd      	mov	sp, r7
 8007ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce6:	4770      	bx	lr

08007ce8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ce8:	b480      	push	{r7}
 8007cea:	b087      	sub	sp, #28
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	60f8      	str	r0, [r7, #12]
 8007cf0:	60b9      	str	r1, [r7, #8]
 8007cf2:	607a      	str	r2, [r7, #4]
 8007cf4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	6a1b      	ldr	r3, [r3, #32]
 8007cfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	6a1b      	ldr	r3, [r3, #32]
 8007d00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	69db      	ldr	r3, [r3, #28]
 8007d0c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f023 0303 	bic.w	r3, r3, #3
 8007d14:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4313      	orrs	r3, r2
 8007d1c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007d1e:	693b      	ldr	r3, [r7, #16]
 8007d20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d24:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007d26:	683b      	ldr	r3, [r7, #0]
 8007d28:	011b      	lsls	r3, r3, #4
 8007d2a:	b2db      	uxtb	r3, r3
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007d38:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	021b      	lsls	r3, r3, #8
 8007d3e:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007d42:	697a      	ldr	r2, [r7, #20]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	697a      	ldr	r2, [r7, #20]
 8007d52:	621a      	str	r2, [r3, #32]
}
 8007d54:	bf00      	nop
 8007d56:	371c      	adds	r7, #28
 8007d58:	46bd      	mov	sp, r7
 8007d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5e:	4770      	bx	lr

08007d60 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b087      	sub	sp, #28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	60f8      	str	r0, [r7, #12]
 8007d68:	60b9      	str	r1, [r7, #8]
 8007d6a:	607a      	str	r2, [r7, #4]
 8007d6c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	6a1b      	ldr	r3, [r3, #32]
 8007d72:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	6a1b      	ldr	r3, [r3, #32]
 8007d78:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	69db      	ldr	r3, [r3, #28]
 8007d84:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d8c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	021b      	lsls	r3, r3, #8
 8007d92:	693a      	ldr	r2, [r7, #16]
 8007d94:	4313      	orrs	r3, r2
 8007d96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007d98:	693b      	ldr	r3, [r7, #16]
 8007d9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007d9e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007da0:	683b      	ldr	r3, [r7, #0]
 8007da2:	031b      	lsls	r3, r3, #12
 8007da4:	b29b      	uxth	r3, r3
 8007da6:	693a      	ldr	r2, [r7, #16]
 8007da8:	4313      	orrs	r3, r2
 8007daa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007db2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007db4:	68bb      	ldr	r3, [r7, #8]
 8007db6:	031b      	lsls	r3, r3, #12
 8007db8:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007dbc:	697a      	ldr	r2, [r7, #20]
 8007dbe:	4313      	orrs	r3, r2
 8007dc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	693a      	ldr	r2, [r7, #16]
 8007dc6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	697a      	ldr	r2, [r7, #20]
 8007dcc:	621a      	str	r2, [r3, #32]
}
 8007dce:	bf00      	nop
 8007dd0:	371c      	adds	r7, #28
 8007dd2:	46bd      	mov	sp, r7
 8007dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd8:	4770      	bx	lr

08007dda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007dda:	b480      	push	{r7}
 8007ddc:	b085      	sub	sp, #20
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	689b      	ldr	r3, [r3, #8]
 8007de8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007df0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007df2:	683a      	ldr	r2, [r7, #0]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	f043 0307 	orr.w	r3, r3, #7
 8007dfc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	68fa      	ldr	r2, [r7, #12]
 8007e02:	609a      	str	r2, [r3, #8]
}
 8007e04:	bf00      	nop
 8007e06:	3714      	adds	r7, #20
 8007e08:	46bd      	mov	sp, r7
 8007e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0e:	4770      	bx	lr

08007e10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
 8007e1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	689b      	ldr	r3, [r3, #8]
 8007e22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007e24:	697b      	ldr	r3, [r7, #20]
 8007e26:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007e2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007e2c:	683b      	ldr	r3, [r7, #0]
 8007e2e:	021a      	lsls	r2, r3, #8
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	431a      	orrs	r2, r3
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	4313      	orrs	r3, r2
 8007e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	697a      	ldr	r2, [r7, #20]
 8007e42:	609a      	str	r2, [r3, #8]
}
 8007e44:	bf00      	nop
 8007e46:	371c      	adds	r7, #28
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4e:	4770      	bx	lr

08007e50 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	60f8      	str	r0, [r7, #12]
 8007e58:	60b9      	str	r1, [r7, #8]
 8007e5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	f003 031f 	and.w	r3, r3, #31
 8007e62:	2201      	movs	r2, #1
 8007e64:	fa02 f303 	lsl.w	r3, r2, r3
 8007e68:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	6a1a      	ldr	r2, [r3, #32]
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	43db      	mvns	r3, r3
 8007e72:	401a      	ands	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	6a1a      	ldr	r2, [r3, #32]
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f003 031f 	and.w	r3, r3, #31
 8007e82:	6879      	ldr	r1, [r7, #4]
 8007e84:	fa01 f303 	lsl.w	r3, r1, r3
 8007e88:	431a      	orrs	r2, r3
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	621a      	str	r2, [r3, #32]
}
 8007e8e:	bf00      	nop
 8007e90:	371c      	adds	r7, #28
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr
	...

08007e9c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
 8007ea4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007eac:	2b01      	cmp	r3, #1
 8007eae:	d101      	bne.n	8007eb4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007eb0:	2302      	movs	r3, #2
 8007eb2:	e05a      	b.n	8007f6a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2202      	movs	r2, #2
 8007ec0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007eda:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007edc:	683b      	ldr	r3, [r7, #0]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	4313      	orrs	r3, r2
 8007ee4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	68fa      	ldr	r2, [r7, #12]
 8007eec:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	4a21      	ldr	r2, [pc, #132]	@ (8007f78 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007ef4:	4293      	cmp	r3, r2
 8007ef6:	d022      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f00:	d01d      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a1d      	ldr	r2, [pc, #116]	@ (8007f7c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d018      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a1b      	ldr	r2, [pc, #108]	@ (8007f80 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d013      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a1a      	ldr	r2, [pc, #104]	@ (8007f84 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d00e      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a18      	ldr	r2, [pc, #96]	@ (8007f88 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d009      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a17      	ldr	r2, [pc, #92]	@ (8007f8c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d004      	beq.n	8007f3e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	4a15      	ldr	r2, [pc, #84]	@ (8007f90 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d10c      	bne.n	8007f58 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007f44:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	685b      	ldr	r3, [r3, #4]
 8007f4a:	68ba      	ldr	r2, [r7, #8]
 8007f4c:	4313      	orrs	r3, r2
 8007f4e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	68ba      	ldr	r2, [r7, #8]
 8007f56:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2200      	movs	r2, #0
 8007f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f68:	2300      	movs	r3, #0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	40010000 	.word	0x40010000
 8007f7c:	40000400 	.word	0x40000400
 8007f80:	40000800 	.word	0x40000800
 8007f84:	40000c00 	.word	0x40000c00
 8007f88:	40010400 	.word	0x40010400
 8007f8c:	40014000 	.word	0x40014000
 8007f90:	40001800 	.word	0x40001800

08007f94 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b085      	sub	sp, #20
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
 8007f9c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d101      	bne.n	8007fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fac:	2302      	movs	r3, #2
 8007fae:	e03d      	b.n	800802c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007fbe:	683b      	ldr	r3, [r7, #0]
 8007fc0:	68db      	ldr	r3, [r3, #12]
 8007fc2:	4313      	orrs	r3, r2
 8007fc4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	4313      	orrs	r3, r2
 8007fd2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007fda:	683b      	ldr	r3, [r7, #0]
 8007fdc:	685b      	ldr	r3, [r3, #4]
 8007fde:	4313      	orrs	r3, r2
 8007fe0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4313      	orrs	r3, r2
 8007fee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	691b      	ldr	r3, [r3, #16]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	695b      	ldr	r3, [r3, #20]
 8008008:	4313      	orrs	r3, r2
 800800a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	69db      	ldr	r3, [r3, #28]
 8008016:	4313      	orrs	r3, r2
 8008018:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	68fa      	ldr	r2, [r7, #12]
 8008020:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2200      	movs	r2, #0
 8008026:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800802a:	2300      	movs	r3, #0
}
 800802c:	4618      	mov	r0, r3
 800802e:	3714      	adds	r7, #20
 8008030:	46bd      	mov	sp, r7
 8008032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008036:	4770      	bx	lr

08008038 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008038:	b480      	push	{r7}
 800803a:	b083      	sub	sp, #12
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008040:	bf00      	nop
 8008042:	370c      	adds	r7, #12
 8008044:	46bd      	mov	sp, r7
 8008046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804a:	4770      	bx	lr

0800804c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800804c:	b480      	push	{r7}
 800804e:	b083      	sub	sp, #12
 8008050:	af00      	add	r7, sp, #0
 8008052:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008054:	bf00      	nop
 8008056:	370c      	adds	r7, #12
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008060:	b580      	push	{r7, lr}
 8008062:	b082      	sub	sp, #8
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d101      	bne.n	8008072 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e042      	b.n	80080f8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008078:	b2db      	uxtb	r3, r3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d106      	bne.n	800808c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f7fd f876 	bl	8005178 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2224      	movs	r2, #36	@ 0x24
 8008090:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68da      	ldr	r2, [r3, #12]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80080a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f973 	bl	8008390 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	691a      	ldr	r2, [r3, #16]
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80080b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	695a      	ldr	r2, [r3, #20]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80080c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80080d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2220      	movs	r2, #32
 80080ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2200      	movs	r2, #0
 80080f4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80080f6:	2300      	movs	r3, #0
}
 80080f8:	4618      	mov	r0, r3
 80080fa:	3708      	adds	r7, #8
 80080fc:	46bd      	mov	sp, r7
 80080fe:	bd80      	pop	{r7, pc}

08008100 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008100:	b580      	push	{r7, lr}
 8008102:	b08a      	sub	sp, #40	@ 0x28
 8008104:	af02      	add	r7, sp, #8
 8008106:	60f8      	str	r0, [r7, #12]
 8008108:	60b9      	str	r1, [r7, #8]
 800810a:	603b      	str	r3, [r7, #0]
 800810c:	4613      	mov	r3, r2
 800810e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008110:	2300      	movs	r3, #0
 8008112:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800811a:	b2db      	uxtb	r3, r3
 800811c:	2b20      	cmp	r3, #32
 800811e:	d175      	bne.n	800820c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d002      	beq.n	800812c <HAL_UART_Transmit+0x2c>
 8008126:	88fb      	ldrh	r3, [r7, #6]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d101      	bne.n	8008130 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e06e      	b.n	800820e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2221      	movs	r2, #33	@ 0x21
 800813a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800813e:	f7fd fa35 	bl	80055ac <HAL_GetTick>
 8008142:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	88fa      	ldrh	r2, [r7, #6]
 8008148:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	88fa      	ldrh	r2, [r7, #6]
 800814e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	689b      	ldr	r3, [r3, #8]
 8008154:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008158:	d108      	bne.n	800816c <HAL_UART_Transmit+0x6c>
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	691b      	ldr	r3, [r3, #16]
 800815e:	2b00      	cmp	r3, #0
 8008160:	d104      	bne.n	800816c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008162:	2300      	movs	r3, #0
 8008164:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	61bb      	str	r3, [r7, #24]
 800816a:	e003      	b.n	8008174 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008170:	2300      	movs	r3, #0
 8008172:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008174:	e02e      	b.n	80081d4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	9300      	str	r3, [sp, #0]
 800817a:	697b      	ldr	r3, [r7, #20]
 800817c:	2200      	movs	r2, #0
 800817e:	2180      	movs	r1, #128	@ 0x80
 8008180:	68f8      	ldr	r0, [r7, #12]
 8008182:	f000 f848 	bl	8008216 <UART_WaitOnFlagUntilTimeout>
 8008186:	4603      	mov	r3, r0
 8008188:	2b00      	cmp	r3, #0
 800818a:	d005      	beq.n	8008198 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	2220      	movs	r2, #32
 8008190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008194:	2303      	movs	r3, #3
 8008196:	e03a      	b.n	800820e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8008198:	69fb      	ldr	r3, [r7, #28]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10b      	bne.n	80081b6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	881b      	ldrh	r3, [r3, #0]
 80081a2:	461a      	mov	r2, r3
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80081ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80081ae:	69bb      	ldr	r3, [r7, #24]
 80081b0:	3302      	adds	r3, #2
 80081b2:	61bb      	str	r3, [r7, #24]
 80081b4:	e007      	b.n	80081c6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80081b6:	69fb      	ldr	r3, [r7, #28]
 80081b8:	781a      	ldrb	r2, [r3, #0]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	3301      	adds	r3, #1
 80081c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	3b01      	subs	r3, #1
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80081d8:	b29b      	uxth	r3, r3
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d1cb      	bne.n	8008176 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80081de:	683b      	ldr	r3, [r7, #0]
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	697b      	ldr	r3, [r7, #20]
 80081e4:	2200      	movs	r2, #0
 80081e6:	2140      	movs	r1, #64	@ 0x40
 80081e8:	68f8      	ldr	r0, [r7, #12]
 80081ea:	f000 f814 	bl	8008216 <UART_WaitOnFlagUntilTimeout>
 80081ee:	4603      	mov	r3, r0
 80081f0:	2b00      	cmp	r3, #0
 80081f2:	d005      	beq.n	8008200 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2220      	movs	r2, #32
 80081f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e006      	b.n	800820e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2220      	movs	r2, #32
 8008204:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008208:	2300      	movs	r3, #0
 800820a:	e000      	b.n	800820e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800820c:	2302      	movs	r3, #2
  }
}
 800820e:	4618      	mov	r0, r3
 8008210:	3720      	adds	r7, #32
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008216:	b580      	push	{r7, lr}
 8008218:	b086      	sub	sp, #24
 800821a:	af00      	add	r7, sp, #0
 800821c:	60f8      	str	r0, [r7, #12]
 800821e:	60b9      	str	r1, [r7, #8]
 8008220:	603b      	str	r3, [r7, #0]
 8008222:	4613      	mov	r3, r2
 8008224:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008226:	e03b      	b.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008228:	6a3b      	ldr	r3, [r7, #32]
 800822a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800822e:	d037      	beq.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008230:	f7fd f9bc 	bl	80055ac <HAL_GetTick>
 8008234:	4602      	mov	r2, r0
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	1ad3      	subs	r3, r2, r3
 800823a:	6a3a      	ldr	r2, [r7, #32]
 800823c:	429a      	cmp	r2, r3
 800823e:	d302      	bcc.n	8008246 <UART_WaitOnFlagUntilTimeout+0x30>
 8008240:	6a3b      	ldr	r3, [r7, #32]
 8008242:	2b00      	cmp	r3, #0
 8008244:	d101      	bne.n	800824a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008246:	2303      	movs	r3, #3
 8008248:	e03a      	b.n	80082c0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	68db      	ldr	r3, [r3, #12]
 8008250:	f003 0304 	and.w	r3, r3, #4
 8008254:	2b00      	cmp	r3, #0
 8008256:	d023      	beq.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008258:	68bb      	ldr	r3, [r7, #8]
 800825a:	2b80      	cmp	r3, #128	@ 0x80
 800825c:	d020      	beq.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b40      	cmp	r3, #64	@ 0x40
 8008262:	d01d      	beq.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	f003 0308 	and.w	r3, r3, #8
 800826e:	2b08      	cmp	r3, #8
 8008270:	d116      	bne.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008272:	2300      	movs	r3, #0
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	617b      	str	r3, [r7, #20]
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	617b      	str	r3, [r7, #20]
 8008286:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 f81d 	bl	80082c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	2208      	movs	r2, #8
 8008292:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e00f      	b.n	80082c0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681a      	ldr	r2, [r3, #0]
 80082a6:	68bb      	ldr	r3, [r7, #8]
 80082a8:	4013      	ands	r3, r2
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	429a      	cmp	r2, r3
 80082ae:	bf0c      	ite	eq
 80082b0:	2301      	moveq	r3, #1
 80082b2:	2300      	movne	r3, #0
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	461a      	mov	r2, r3
 80082b8:	79fb      	ldrb	r3, [r7, #7]
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d0b4      	beq.n	8008228 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80082be:	2300      	movs	r3, #0
}
 80082c0:	4618      	mov	r0, r3
 80082c2:	3718      	adds	r7, #24
 80082c4:	46bd      	mov	sp, r7
 80082c6:	bd80      	pop	{r7, pc}

080082c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082c8:	b480      	push	{r7}
 80082ca:	b095      	sub	sp, #84	@ 0x54
 80082cc:	af00      	add	r7, sp, #0
 80082ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	330c      	adds	r3, #12
 80082d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082da:	e853 3f00 	ldrex	r3, [r3]
 80082de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	330c      	adds	r3, #12
 80082ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80082f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80082f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082f8:	e841 2300 	strex	r3, r2, [r1]
 80082fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008300:	2b00      	cmp	r3, #0
 8008302:	d1e5      	bne.n	80082d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	3314      	adds	r3, #20
 800830a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800830c:	6a3b      	ldr	r3, [r7, #32]
 800830e:	e853 3f00 	ldrex	r3, [r3]
 8008312:	61fb      	str	r3, [r7, #28]
   return(result);
 8008314:	69fb      	ldr	r3, [r7, #28]
 8008316:	f023 0301 	bic.w	r3, r3, #1
 800831a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	3314      	adds	r3, #20
 8008322:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008324:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008326:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008328:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800832a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800832c:	e841 2300 	strex	r3, r2, [r1]
 8008330:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008334:	2b00      	cmp	r3, #0
 8008336:	d1e5      	bne.n	8008304 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800833c:	2b01      	cmp	r3, #1
 800833e:	d119      	bne.n	8008374 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	330c      	adds	r3, #12
 8008346:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	e853 3f00 	ldrex	r3, [r3]
 800834e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008350:	68bb      	ldr	r3, [r7, #8]
 8008352:	f023 0310 	bic.w	r3, r3, #16
 8008356:	647b      	str	r3, [r7, #68]	@ 0x44
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	330c      	adds	r3, #12
 800835e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008360:	61ba      	str	r2, [r7, #24]
 8008362:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008364:	6979      	ldr	r1, [r7, #20]
 8008366:	69ba      	ldr	r2, [r7, #24]
 8008368:	e841 2300 	strex	r3, r2, [r1]
 800836c:	613b      	str	r3, [r7, #16]
   return(result);
 800836e:	693b      	ldr	r3, [r7, #16]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d1e5      	bne.n	8008340 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	2200      	movs	r2, #0
 8008380:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008382:	bf00      	nop
 8008384:	3754      	adds	r7, #84	@ 0x54
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
	...

08008390 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008390:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008394:	b0c0      	sub	sp, #256	@ 0x100
 8008396:	af00      	add	r7, sp, #0
 8008398:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800839c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	691b      	ldr	r3, [r3, #16]
 80083a4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80083a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083ac:	68d9      	ldr	r1, [r3, #12]
 80083ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083b2:	681a      	ldr	r2, [r3, #0]
 80083b4:	ea40 0301 	orr.w	r3, r0, r1
 80083b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80083ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083be:	689a      	ldr	r2, [r3, #8]
 80083c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083c4:	691b      	ldr	r3, [r3, #16]
 80083c6:	431a      	orrs	r2, r3
 80083c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083cc:	695b      	ldr	r3, [r3, #20]
 80083ce:	431a      	orrs	r2, r3
 80083d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083d4:	69db      	ldr	r3, [r3, #28]
 80083d6:	4313      	orrs	r3, r2
 80083d8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80083dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	68db      	ldr	r3, [r3, #12]
 80083e4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80083e8:	f021 010c 	bic.w	r1, r1, #12
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	681a      	ldr	r2, [r3, #0]
 80083f2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80083f6:	430b      	orrs	r3, r1
 80083f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80083fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	695b      	ldr	r3, [r3, #20]
 8008402:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800840a:	6999      	ldr	r1, [r3, #24]
 800840c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	ea40 0301 	orr.w	r3, r0, r1
 8008416:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	4b8f      	ldr	r3, [pc, #572]	@ (800865c <UART_SetConfig+0x2cc>)
 8008420:	429a      	cmp	r2, r3
 8008422:	d005      	beq.n	8008430 <UART_SetConfig+0xa0>
 8008424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008428:	681a      	ldr	r2, [r3, #0]
 800842a:	4b8d      	ldr	r3, [pc, #564]	@ (8008660 <UART_SetConfig+0x2d0>)
 800842c:	429a      	cmp	r2, r3
 800842e:	d104      	bne.n	800843a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008430:	f7fd fd04 	bl	8005e3c <HAL_RCC_GetPCLK2Freq>
 8008434:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008438:	e003      	b.n	8008442 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800843a:	f7fd fceb 	bl	8005e14 <HAL_RCC_GetPCLK1Freq>
 800843e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008446:	69db      	ldr	r3, [r3, #28]
 8008448:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800844c:	f040 810c 	bne.w	8008668 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008450:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008454:	2200      	movs	r2, #0
 8008456:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800845a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800845e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008462:	4622      	mov	r2, r4
 8008464:	462b      	mov	r3, r5
 8008466:	1891      	adds	r1, r2, r2
 8008468:	65b9      	str	r1, [r7, #88]	@ 0x58
 800846a:	415b      	adcs	r3, r3
 800846c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800846e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008472:	4621      	mov	r1, r4
 8008474:	eb12 0801 	adds.w	r8, r2, r1
 8008478:	4629      	mov	r1, r5
 800847a:	eb43 0901 	adc.w	r9, r3, r1
 800847e:	f04f 0200 	mov.w	r2, #0
 8008482:	f04f 0300 	mov.w	r3, #0
 8008486:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800848a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800848e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008492:	4690      	mov	r8, r2
 8008494:	4699      	mov	r9, r3
 8008496:	4623      	mov	r3, r4
 8008498:	eb18 0303 	adds.w	r3, r8, r3
 800849c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80084a0:	462b      	mov	r3, r5
 80084a2:	eb49 0303 	adc.w	r3, r9, r3
 80084a6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80084aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	2200      	movs	r2, #0
 80084b2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80084b6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80084ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80084be:	460b      	mov	r3, r1
 80084c0:	18db      	adds	r3, r3, r3
 80084c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80084c4:	4613      	mov	r3, r2
 80084c6:	eb42 0303 	adc.w	r3, r2, r3
 80084ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80084cc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80084d0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80084d4:	f7f8 fbf8 	bl	8000cc8 <__aeabi_uldivmod>
 80084d8:	4602      	mov	r2, r0
 80084da:	460b      	mov	r3, r1
 80084dc:	4b61      	ldr	r3, [pc, #388]	@ (8008664 <UART_SetConfig+0x2d4>)
 80084de:	fba3 2302 	umull	r2, r3, r3, r2
 80084e2:	095b      	lsrs	r3, r3, #5
 80084e4:	011c      	lsls	r4, r3, #4
 80084e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80084ea:	2200      	movs	r2, #0
 80084ec:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80084f0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80084f4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80084f8:	4642      	mov	r2, r8
 80084fa:	464b      	mov	r3, r9
 80084fc:	1891      	adds	r1, r2, r2
 80084fe:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008500:	415b      	adcs	r3, r3
 8008502:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008504:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008508:	4641      	mov	r1, r8
 800850a:	eb12 0a01 	adds.w	sl, r2, r1
 800850e:	4649      	mov	r1, r9
 8008510:	eb43 0b01 	adc.w	fp, r3, r1
 8008514:	f04f 0200 	mov.w	r2, #0
 8008518:	f04f 0300 	mov.w	r3, #0
 800851c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008520:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008524:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008528:	4692      	mov	sl, r2
 800852a:	469b      	mov	fp, r3
 800852c:	4643      	mov	r3, r8
 800852e:	eb1a 0303 	adds.w	r3, sl, r3
 8008532:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008536:	464b      	mov	r3, r9
 8008538:	eb4b 0303 	adc.w	r3, fp, r3
 800853c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008544:	685b      	ldr	r3, [r3, #4]
 8008546:	2200      	movs	r2, #0
 8008548:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800854c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008550:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008554:	460b      	mov	r3, r1
 8008556:	18db      	adds	r3, r3, r3
 8008558:	643b      	str	r3, [r7, #64]	@ 0x40
 800855a:	4613      	mov	r3, r2
 800855c:	eb42 0303 	adc.w	r3, r2, r3
 8008560:	647b      	str	r3, [r7, #68]	@ 0x44
 8008562:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008566:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800856a:	f7f8 fbad 	bl	8000cc8 <__aeabi_uldivmod>
 800856e:	4602      	mov	r2, r0
 8008570:	460b      	mov	r3, r1
 8008572:	4611      	mov	r1, r2
 8008574:	4b3b      	ldr	r3, [pc, #236]	@ (8008664 <UART_SetConfig+0x2d4>)
 8008576:	fba3 2301 	umull	r2, r3, r3, r1
 800857a:	095b      	lsrs	r3, r3, #5
 800857c:	2264      	movs	r2, #100	@ 0x64
 800857e:	fb02 f303 	mul.w	r3, r2, r3
 8008582:	1acb      	subs	r3, r1, r3
 8008584:	00db      	lsls	r3, r3, #3
 8008586:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800858a:	4b36      	ldr	r3, [pc, #216]	@ (8008664 <UART_SetConfig+0x2d4>)
 800858c:	fba3 2302 	umull	r2, r3, r3, r2
 8008590:	095b      	lsrs	r3, r3, #5
 8008592:	005b      	lsls	r3, r3, #1
 8008594:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008598:	441c      	add	r4, r3
 800859a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800859e:	2200      	movs	r2, #0
 80085a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085a4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80085a8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80085ac:	4642      	mov	r2, r8
 80085ae:	464b      	mov	r3, r9
 80085b0:	1891      	adds	r1, r2, r2
 80085b2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80085b4:	415b      	adcs	r3, r3
 80085b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085b8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80085bc:	4641      	mov	r1, r8
 80085be:	1851      	adds	r1, r2, r1
 80085c0:	6339      	str	r1, [r7, #48]	@ 0x30
 80085c2:	4649      	mov	r1, r9
 80085c4:	414b      	adcs	r3, r1
 80085c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80085c8:	f04f 0200 	mov.w	r2, #0
 80085cc:	f04f 0300 	mov.w	r3, #0
 80085d0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80085d4:	4659      	mov	r1, fp
 80085d6:	00cb      	lsls	r3, r1, #3
 80085d8:	4651      	mov	r1, sl
 80085da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80085de:	4651      	mov	r1, sl
 80085e0:	00ca      	lsls	r2, r1, #3
 80085e2:	4610      	mov	r0, r2
 80085e4:	4619      	mov	r1, r3
 80085e6:	4603      	mov	r3, r0
 80085e8:	4642      	mov	r2, r8
 80085ea:	189b      	adds	r3, r3, r2
 80085ec:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80085f0:	464b      	mov	r3, r9
 80085f2:	460a      	mov	r2, r1
 80085f4:	eb42 0303 	adc.w	r3, r2, r3
 80085f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80085fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	2200      	movs	r2, #0
 8008604:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008608:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800860c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008610:	460b      	mov	r3, r1
 8008612:	18db      	adds	r3, r3, r3
 8008614:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008616:	4613      	mov	r3, r2
 8008618:	eb42 0303 	adc.w	r3, r2, r3
 800861c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800861e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008622:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008626:	f7f8 fb4f 	bl	8000cc8 <__aeabi_uldivmod>
 800862a:	4602      	mov	r2, r0
 800862c:	460b      	mov	r3, r1
 800862e:	4b0d      	ldr	r3, [pc, #52]	@ (8008664 <UART_SetConfig+0x2d4>)
 8008630:	fba3 1302 	umull	r1, r3, r3, r2
 8008634:	095b      	lsrs	r3, r3, #5
 8008636:	2164      	movs	r1, #100	@ 0x64
 8008638:	fb01 f303 	mul.w	r3, r1, r3
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	00db      	lsls	r3, r3, #3
 8008640:	3332      	adds	r3, #50	@ 0x32
 8008642:	4a08      	ldr	r2, [pc, #32]	@ (8008664 <UART_SetConfig+0x2d4>)
 8008644:	fba2 2303 	umull	r2, r3, r2, r3
 8008648:	095b      	lsrs	r3, r3, #5
 800864a:	f003 0207 	and.w	r2, r3, #7
 800864e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4422      	add	r2, r4
 8008656:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008658:	e106      	b.n	8008868 <UART_SetConfig+0x4d8>
 800865a:	bf00      	nop
 800865c:	40011000 	.word	0x40011000
 8008660:	40011400 	.word	0x40011400
 8008664:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008668:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800866c:	2200      	movs	r2, #0
 800866e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008672:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008676:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800867a:	4642      	mov	r2, r8
 800867c:	464b      	mov	r3, r9
 800867e:	1891      	adds	r1, r2, r2
 8008680:	6239      	str	r1, [r7, #32]
 8008682:	415b      	adcs	r3, r3
 8008684:	627b      	str	r3, [r7, #36]	@ 0x24
 8008686:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800868a:	4641      	mov	r1, r8
 800868c:	1854      	adds	r4, r2, r1
 800868e:	4649      	mov	r1, r9
 8008690:	eb43 0501 	adc.w	r5, r3, r1
 8008694:	f04f 0200 	mov.w	r2, #0
 8008698:	f04f 0300 	mov.w	r3, #0
 800869c:	00eb      	lsls	r3, r5, #3
 800869e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086a2:	00e2      	lsls	r2, r4, #3
 80086a4:	4614      	mov	r4, r2
 80086a6:	461d      	mov	r5, r3
 80086a8:	4643      	mov	r3, r8
 80086aa:	18e3      	adds	r3, r4, r3
 80086ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086b0:	464b      	mov	r3, r9
 80086b2:	eb45 0303 	adc.w	r3, r5, r3
 80086b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	2200      	movs	r2, #0
 80086c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80086c6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80086ca:	f04f 0200 	mov.w	r2, #0
 80086ce:	f04f 0300 	mov.w	r3, #0
 80086d2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80086d6:	4629      	mov	r1, r5
 80086d8:	008b      	lsls	r3, r1, #2
 80086da:	4621      	mov	r1, r4
 80086dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80086e0:	4621      	mov	r1, r4
 80086e2:	008a      	lsls	r2, r1, #2
 80086e4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80086e8:	f7f8 faee 	bl	8000cc8 <__aeabi_uldivmod>
 80086ec:	4602      	mov	r2, r0
 80086ee:	460b      	mov	r3, r1
 80086f0:	4b60      	ldr	r3, [pc, #384]	@ (8008874 <UART_SetConfig+0x4e4>)
 80086f2:	fba3 2302 	umull	r2, r3, r3, r2
 80086f6:	095b      	lsrs	r3, r3, #5
 80086f8:	011c      	lsls	r4, r3, #4
 80086fa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086fe:	2200      	movs	r2, #0
 8008700:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008704:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008708:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800870c:	4642      	mov	r2, r8
 800870e:	464b      	mov	r3, r9
 8008710:	1891      	adds	r1, r2, r2
 8008712:	61b9      	str	r1, [r7, #24]
 8008714:	415b      	adcs	r3, r3
 8008716:	61fb      	str	r3, [r7, #28]
 8008718:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800871c:	4641      	mov	r1, r8
 800871e:	1851      	adds	r1, r2, r1
 8008720:	6139      	str	r1, [r7, #16]
 8008722:	4649      	mov	r1, r9
 8008724:	414b      	adcs	r3, r1
 8008726:	617b      	str	r3, [r7, #20]
 8008728:	f04f 0200 	mov.w	r2, #0
 800872c:	f04f 0300 	mov.w	r3, #0
 8008730:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008734:	4659      	mov	r1, fp
 8008736:	00cb      	lsls	r3, r1, #3
 8008738:	4651      	mov	r1, sl
 800873a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800873e:	4651      	mov	r1, sl
 8008740:	00ca      	lsls	r2, r1, #3
 8008742:	4610      	mov	r0, r2
 8008744:	4619      	mov	r1, r3
 8008746:	4603      	mov	r3, r0
 8008748:	4642      	mov	r2, r8
 800874a:	189b      	adds	r3, r3, r2
 800874c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008750:	464b      	mov	r3, r9
 8008752:	460a      	mov	r2, r1
 8008754:	eb42 0303 	adc.w	r3, r2, r3
 8008758:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800875c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008760:	685b      	ldr	r3, [r3, #4]
 8008762:	2200      	movs	r2, #0
 8008764:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008766:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008768:	f04f 0200 	mov.w	r2, #0
 800876c:	f04f 0300 	mov.w	r3, #0
 8008770:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008774:	4649      	mov	r1, r9
 8008776:	008b      	lsls	r3, r1, #2
 8008778:	4641      	mov	r1, r8
 800877a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800877e:	4641      	mov	r1, r8
 8008780:	008a      	lsls	r2, r1, #2
 8008782:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008786:	f7f8 fa9f 	bl	8000cc8 <__aeabi_uldivmod>
 800878a:	4602      	mov	r2, r0
 800878c:	460b      	mov	r3, r1
 800878e:	4611      	mov	r1, r2
 8008790:	4b38      	ldr	r3, [pc, #224]	@ (8008874 <UART_SetConfig+0x4e4>)
 8008792:	fba3 2301 	umull	r2, r3, r3, r1
 8008796:	095b      	lsrs	r3, r3, #5
 8008798:	2264      	movs	r2, #100	@ 0x64
 800879a:	fb02 f303 	mul.w	r3, r2, r3
 800879e:	1acb      	subs	r3, r1, r3
 80087a0:	011b      	lsls	r3, r3, #4
 80087a2:	3332      	adds	r3, #50	@ 0x32
 80087a4:	4a33      	ldr	r2, [pc, #204]	@ (8008874 <UART_SetConfig+0x4e4>)
 80087a6:	fba2 2303 	umull	r2, r3, r2, r3
 80087aa:	095b      	lsrs	r3, r3, #5
 80087ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80087b0:	441c      	add	r4, r3
 80087b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087b6:	2200      	movs	r2, #0
 80087b8:	673b      	str	r3, [r7, #112]	@ 0x70
 80087ba:	677a      	str	r2, [r7, #116]	@ 0x74
 80087bc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80087c0:	4642      	mov	r2, r8
 80087c2:	464b      	mov	r3, r9
 80087c4:	1891      	adds	r1, r2, r2
 80087c6:	60b9      	str	r1, [r7, #8]
 80087c8:	415b      	adcs	r3, r3
 80087ca:	60fb      	str	r3, [r7, #12]
 80087cc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80087d0:	4641      	mov	r1, r8
 80087d2:	1851      	adds	r1, r2, r1
 80087d4:	6039      	str	r1, [r7, #0]
 80087d6:	4649      	mov	r1, r9
 80087d8:	414b      	adcs	r3, r1
 80087da:	607b      	str	r3, [r7, #4]
 80087dc:	f04f 0200 	mov.w	r2, #0
 80087e0:	f04f 0300 	mov.w	r3, #0
 80087e4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80087e8:	4659      	mov	r1, fp
 80087ea:	00cb      	lsls	r3, r1, #3
 80087ec:	4651      	mov	r1, sl
 80087ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087f2:	4651      	mov	r1, sl
 80087f4:	00ca      	lsls	r2, r1, #3
 80087f6:	4610      	mov	r0, r2
 80087f8:	4619      	mov	r1, r3
 80087fa:	4603      	mov	r3, r0
 80087fc:	4642      	mov	r2, r8
 80087fe:	189b      	adds	r3, r3, r2
 8008800:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008802:	464b      	mov	r3, r9
 8008804:	460a      	mov	r2, r1
 8008806:	eb42 0303 	adc.w	r3, r2, r3
 800880a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800880c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008810:	685b      	ldr	r3, [r3, #4]
 8008812:	2200      	movs	r2, #0
 8008814:	663b      	str	r3, [r7, #96]	@ 0x60
 8008816:	667a      	str	r2, [r7, #100]	@ 0x64
 8008818:	f04f 0200 	mov.w	r2, #0
 800881c:	f04f 0300 	mov.w	r3, #0
 8008820:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008824:	4649      	mov	r1, r9
 8008826:	008b      	lsls	r3, r1, #2
 8008828:	4641      	mov	r1, r8
 800882a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800882e:	4641      	mov	r1, r8
 8008830:	008a      	lsls	r2, r1, #2
 8008832:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008836:	f7f8 fa47 	bl	8000cc8 <__aeabi_uldivmod>
 800883a:	4602      	mov	r2, r0
 800883c:	460b      	mov	r3, r1
 800883e:	4b0d      	ldr	r3, [pc, #52]	@ (8008874 <UART_SetConfig+0x4e4>)
 8008840:	fba3 1302 	umull	r1, r3, r3, r2
 8008844:	095b      	lsrs	r3, r3, #5
 8008846:	2164      	movs	r1, #100	@ 0x64
 8008848:	fb01 f303 	mul.w	r3, r1, r3
 800884c:	1ad3      	subs	r3, r2, r3
 800884e:	011b      	lsls	r3, r3, #4
 8008850:	3332      	adds	r3, #50	@ 0x32
 8008852:	4a08      	ldr	r2, [pc, #32]	@ (8008874 <UART_SetConfig+0x4e4>)
 8008854:	fba2 2303 	umull	r2, r3, r2, r3
 8008858:	095b      	lsrs	r3, r3, #5
 800885a:	f003 020f 	and.w	r2, r3, #15
 800885e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4422      	add	r2, r4
 8008866:	609a      	str	r2, [r3, #8]
}
 8008868:	bf00      	nop
 800886a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800886e:	46bd      	mov	sp, r7
 8008870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008874:	51eb851f 	.word	0x51eb851f

08008878 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008878:	b580      	push	{r7, lr}
 800887a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800887c:	4b05      	ldr	r3, [pc, #20]	@ (8008894 <SysTick_Handler+0x1c>)
 800887e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008880:	f002 fa1c 	bl	800acbc <xTaskGetSchedulerState>
 8008884:	4603      	mov	r3, r0
 8008886:	2b01      	cmp	r3, #1
 8008888:	d001      	beq.n	800888e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800888a:	f003 f9ad 	bl	800bbe8 <xPortSysTickHandler>
  }
}
 800888e:	bf00      	nop
 8008890:	bd80      	pop	{r7, pc}
 8008892:	bf00      	nop
 8008894:	e000e010 	.word	0xe000e010

08008898 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008898:	b480      	push	{r7}
 800889a:	b085      	sub	sp, #20
 800889c:	af00      	add	r7, sp, #0
 800889e:	60f8      	str	r0, [r7, #12]
 80088a0:	60b9      	str	r1, [r7, #8]
 80088a2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4a07      	ldr	r2, [pc, #28]	@ (80088c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80088a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80088aa:	68bb      	ldr	r3, [r7, #8]
 80088ac:	4a06      	ldr	r2, [pc, #24]	@ (80088c8 <vApplicationGetIdleTaskMemory+0x30>)
 80088ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	2280      	movs	r2, #128	@ 0x80
 80088b4:	601a      	str	r2, [r3, #0]
}
 80088b6:	bf00      	nop
 80088b8:	3714      	adds	r7, #20
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	20003e9c 	.word	0x20003e9c
 80088c8:	20003f44 	.word	0x20003f44

080088cc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80088cc:	b480      	push	{r7}
 80088ce:	b085      	sub	sp, #20
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	4a07      	ldr	r2, [pc, #28]	@ (80088f8 <vApplicationGetTimerTaskMemory+0x2c>)
 80088dc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	4a06      	ldr	r2, [pc, #24]	@ (80088fc <vApplicationGetTimerTaskMemory+0x30>)
 80088e2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80088ea:	601a      	str	r2, [r3, #0]
}
 80088ec:	bf00      	nop
 80088ee:	3714      	adds	r7, #20
 80088f0:	46bd      	mov	sp, r7
 80088f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f6:	4770      	bx	lr
 80088f8:	20004144 	.word	0x20004144
 80088fc:	200041ec 	.word	0x200041ec

08008900 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008900:	b480      	push	{r7}
 8008902:	b083      	sub	sp, #12
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f103 0208 	add.w	r2, r3, #8
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	f04f 32ff 	mov.w	r2, #4294967295
 8008918:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	f103 0208 	add.w	r2, r3, #8
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f103 0208 	add.w	r2, r3, #8
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	2200      	movs	r2, #0
 8008932:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008934:	bf00      	nop
 8008936:	370c      	adds	r7, #12
 8008938:	46bd      	mov	sp, r7
 800893a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800893e:	4770      	bx	lr

08008940 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2200      	movs	r2, #0
 800894c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800894e:	bf00      	nop
 8008950:	370c      	adds	r7, #12
 8008952:	46bd      	mov	sp, r7
 8008954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008958:	4770      	bx	lr

0800895a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800895a:	b480      	push	{r7}
 800895c:	b085      	sub	sp, #20
 800895e:	af00      	add	r7, sp, #0
 8008960:	6078      	str	r0, [r7, #4]
 8008962:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800896a:	683b      	ldr	r3, [r7, #0]
 800896c:	68fa      	ldr	r2, [r7, #12]
 800896e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	689a      	ldr	r2, [r3, #8]
 8008974:	683b      	ldr	r3, [r7, #0]
 8008976:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	683a      	ldr	r2, [r7, #0]
 8008984:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	687a      	ldr	r2, [r7, #4]
 800898a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	1c5a      	adds	r2, r3, #1
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	601a      	str	r2, [r3, #0]
}
 8008996:	bf00      	nop
 8008998:	3714      	adds	r7, #20
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr

080089a2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80089a2:	b480      	push	{r7}
 80089a4:	b085      	sub	sp, #20
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
 80089aa:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80089ac:	683b      	ldr	r3, [r7, #0]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b8:	d103      	bne.n	80089c2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	691b      	ldr	r3, [r3, #16]
 80089be:	60fb      	str	r3, [r7, #12]
 80089c0:	e00c      	b.n	80089dc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	3308      	adds	r3, #8
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	e002      	b.n	80089d0 <vListInsert+0x2e>
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	685b      	ldr	r3, [r3, #4]
 80089ce:	60fb      	str	r3, [r7, #12]
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	685b      	ldr	r3, [r3, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	68ba      	ldr	r2, [r7, #8]
 80089d8:	429a      	cmp	r2, r3
 80089da:	d2f6      	bcs.n	80089ca <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	685a      	ldr	r2, [r3, #4]
 80089e0:	683b      	ldr	r3, [r7, #0]
 80089e2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	685b      	ldr	r3, [r3, #4]
 80089e8:	683a      	ldr	r2, [r7, #0]
 80089ea:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	68fa      	ldr	r2, [r7, #12]
 80089f0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	683a      	ldr	r2, [r7, #0]
 80089f6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	601a      	str	r2, [r3, #0]
}
 8008a08:	bf00      	nop
 8008a0a:	3714      	adds	r7, #20
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008a14:	b480      	push	{r7}
 8008a16:	b085      	sub	sp, #20
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	6892      	ldr	r2, [r2, #8]
 8008a2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	689b      	ldr	r3, [r3, #8]
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	6852      	ldr	r2, [r2, #4]
 8008a34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	685b      	ldr	r3, [r3, #4]
 8008a3a:	687a      	ldr	r2, [r7, #4]
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d103      	bne.n	8008a48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	689a      	ldr	r2, [r3, #8]
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	2200      	movs	r2, #0
 8008a4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	1e5a      	subs	r2, r3, #1
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	3714      	adds	r7, #20
 8008a60:	46bd      	mov	sp, r7
 8008a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a66:	4770      	bx	lr

08008a68 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
 8008a70:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d10b      	bne.n	8008a94 <xQueueGenericReset+0x2c>
	__asm volatile
 8008a7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a80:	f383 8811 	msr	BASEPRI, r3
 8008a84:	f3bf 8f6f 	isb	sy
 8008a88:	f3bf 8f4f 	dsb	sy
 8008a8c:	60bb      	str	r3, [r7, #8]
}
 8008a8e:	bf00      	nop
 8008a90:	bf00      	nop
 8008a92:	e7fd      	b.n	8008a90 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008a94:	f003 f812 	bl	800babc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	681a      	ldr	r2, [r3, #0]
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa0:	68f9      	ldr	r1, [r7, #12]
 8008aa2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008aa4:	fb01 f303 	mul.w	r3, r1, r3
 8008aa8:	441a      	add	r2, r3
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681a      	ldr	r2, [r3, #0]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681a      	ldr	r2, [r3, #0]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ac4:	3b01      	subs	r3, #1
 8008ac6:	68f9      	ldr	r1, [r7, #12]
 8008ac8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008aca:	fb01 f303 	mul.w	r3, r1, r3
 8008ace:	441a      	add	r2, r3
 8008ad0:	68fb      	ldr	r3, [r7, #12]
 8008ad2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	22ff      	movs	r2, #255	@ 0xff
 8008ad8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	22ff      	movs	r2, #255	@ 0xff
 8008ae0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8008ae4:	683b      	ldr	r3, [r7, #0]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	d114      	bne.n	8008b14 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	691b      	ldr	r3, [r3, #16]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d01a      	beq.n	8008b28 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	3310      	adds	r3, #16
 8008af6:	4618      	mov	r0, r3
 8008af8:	f001 feda 	bl	800a8b0 <xTaskRemoveFromEventList>
 8008afc:	4603      	mov	r3, r0
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d012      	beq.n	8008b28 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008b02:	4b0d      	ldr	r3, [pc, #52]	@ (8008b38 <xQueueGenericReset+0xd0>)
 8008b04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b08:	601a      	str	r2, [r3, #0]
 8008b0a:	f3bf 8f4f 	dsb	sy
 8008b0e:	f3bf 8f6f 	isb	sy
 8008b12:	e009      	b.n	8008b28 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	3310      	adds	r3, #16
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7ff fef1 	bl	8008900 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	3324      	adds	r3, #36	@ 0x24
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff feec 	bl	8008900 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008b28:	f002 fffa 	bl	800bb20 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008b2c:	2301      	movs	r3, #1
}
 8008b2e:	4618      	mov	r0, r3
 8008b30:	3710      	adds	r7, #16
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	e000ed04 	.word	0xe000ed04

08008b3c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b08e      	sub	sp, #56	@ 0x38
 8008b40:	af02      	add	r7, sp, #8
 8008b42:	60f8      	str	r0, [r7, #12]
 8008b44:	60b9      	str	r1, [r7, #8]
 8008b46:	607a      	str	r2, [r7, #4]
 8008b48:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d10b      	bne.n	8008b68 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b54:	f383 8811 	msr	BASEPRI, r3
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	f3bf 8f4f 	dsb	sy
 8008b60:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008b62:	bf00      	nop
 8008b64:	bf00      	nop
 8008b66:	e7fd      	b.n	8008b64 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008b68:	683b      	ldr	r3, [r7, #0]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d10b      	bne.n	8008b86 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008b6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b72:	f383 8811 	msr	BASEPRI, r3
 8008b76:	f3bf 8f6f 	isb	sy
 8008b7a:	f3bf 8f4f 	dsb	sy
 8008b7e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008b80:	bf00      	nop
 8008b82:	bf00      	nop
 8008b84:	e7fd      	b.n	8008b82 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d002      	beq.n	8008b92 <xQueueGenericCreateStatic+0x56>
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <xQueueGenericCreateStatic+0x5a>
 8008b92:	2301      	movs	r3, #1
 8008b94:	e000      	b.n	8008b98 <xQueueGenericCreateStatic+0x5c>
 8008b96:	2300      	movs	r3, #0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d10b      	bne.n	8008bb4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8008b9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ba0:	f383 8811 	msr	BASEPRI, r3
 8008ba4:	f3bf 8f6f 	isb	sy
 8008ba8:	f3bf 8f4f 	dsb	sy
 8008bac:	623b      	str	r3, [r7, #32]
}
 8008bae:	bf00      	nop
 8008bb0:	bf00      	nop
 8008bb2:	e7fd      	b.n	8008bb0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d102      	bne.n	8008bc0 <xQueueGenericCreateStatic+0x84>
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d101      	bne.n	8008bc4 <xQueueGenericCreateStatic+0x88>
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e000      	b.n	8008bc6 <xQueueGenericCreateStatic+0x8a>
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10b      	bne.n	8008be2 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8008bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bce:	f383 8811 	msr	BASEPRI, r3
 8008bd2:	f3bf 8f6f 	isb	sy
 8008bd6:	f3bf 8f4f 	dsb	sy
 8008bda:	61fb      	str	r3, [r7, #28]
}
 8008bdc:	bf00      	nop
 8008bde:	bf00      	nop
 8008be0:	e7fd      	b.n	8008bde <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008be2:	2350      	movs	r3, #80	@ 0x50
 8008be4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	2b50      	cmp	r3, #80	@ 0x50
 8008bea:	d00b      	beq.n	8008c04 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8008bec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bf0:	f383 8811 	msr	BASEPRI, r3
 8008bf4:	f3bf 8f6f 	isb	sy
 8008bf8:	f3bf 8f4f 	dsb	sy
 8008bfc:	61bb      	str	r3, [r7, #24]
}
 8008bfe:	bf00      	nop
 8008c00:	bf00      	nop
 8008c02:	e7fd      	b.n	8008c00 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008c04:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008c06:	683b      	ldr	r3, [r7, #0]
 8008c08:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8008c0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	d00e      	beq.n	8008c2e <xQueueGenericCreateStatic+0xf2>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008c10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c12:	2201      	movs	r2, #1
 8008c14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008c18:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c1e:	9300      	str	r3, [sp, #0]
 8008c20:	4613      	mov	r3, r2
 8008c22:	687a      	ldr	r2, [r7, #4]
 8008c24:	68b9      	ldr	r1, [r7, #8]
 8008c26:	68f8      	ldr	r0, [r7, #12]
 8008c28:	f000 f892 	bl	8008d50 <prvInitialiseNewQueue>
 8008c2c:	e027      	b.n	8008c7e <xQueueGenericCreateStatic+0x142>
		}
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
 8008c2e:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8008c32:	2b04      	cmp	r3, #4
 8008c34:	d823      	bhi.n	8008c7e <xQueueGenericCreateStatic+0x142>
 8008c36:	a201      	add	r2, pc, #4	@ (adr r2, 8008c3c <xQueueGenericCreateStatic+0x100>)
 8008c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c3c:	08008c51 	.word	0x08008c51
 8008c40:	08008c69 	.word	0x08008c69
 8008c44:	08008c7f 	.word	0x08008c7f
 8008c48:	08008c5d 	.word	0x08008c5d
 8008c4c:	08008c75 	.word	0x08008c75
 8008c50:	68fa      	ldr	r2, [r7, #12]
 8008c52:	2100      	movs	r1, #0
 8008c54:	2041      	movs	r0, #65	@ 0x41
 8008c56:	f7f8 ff17 	bl	8001a88 <xTraceEventCreate2>
 8008c5a:	e010      	b.n	8008c7e <xQueueGenericCreateStatic+0x142>
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	2100      	movs	r1, #0
 8008c60:	2042      	movs	r0, #66	@ 0x42
 8008c62:	f7f8 ff11 	bl	8001a88 <xTraceEventCreate2>
 8008c66:	e00a      	b.n	8008c7e <xQueueGenericCreateStatic+0x142>
 8008c68:	2200      	movs	r2, #0
 8008c6a:	2100      	movs	r1, #0
 8008c6c:	2043      	movs	r0, #67	@ 0x43
 8008c6e:	f7f8 ff0b 	bl	8001a88 <xTraceEventCreate2>
 8008c72:	e004      	b.n	8008c7e <xQueueGenericCreateStatic+0x142>
 8008c74:	2200      	movs	r2, #0
 8008c76:	2100      	movs	r1, #0
 8008c78:	2047      	movs	r0, #71	@ 0x47
 8008c7a:	f7f8 ff05 	bl	8001a88 <xTraceEventCreate2>
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008c80:	4618      	mov	r0, r3
 8008c82:	3730      	adds	r7, #48	@ 0x30
 8008c84:	46bd      	mov	sp, r7
 8008c86:	bd80      	pop	{r7, pc}

08008c88 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008c88:	b580      	push	{r7, lr}
 8008c8a:	b08a      	sub	sp, #40	@ 0x28
 8008c8c:	af02      	add	r7, sp, #8
 8008c8e:	60f8      	str	r0, [r7, #12]
 8008c90:	60b9      	str	r1, [r7, #8]
 8008c92:	4613      	mov	r3, r2
 8008c94:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008c96:	68fb      	ldr	r3, [r7, #12]
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d10b      	bne.n	8008cb4 <xQueueGenericCreate+0x2c>
	__asm volatile
 8008c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca0:	f383 8811 	msr	BASEPRI, r3
 8008ca4:	f3bf 8f6f 	isb	sy
 8008ca8:	f3bf 8f4f 	dsb	sy
 8008cac:	613b      	str	r3, [r7, #16]
}
 8008cae:	bf00      	nop
 8008cb0:	bf00      	nop
 8008cb2:	e7fd      	b.n	8008cb0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	68ba      	ldr	r2, [r7, #8]
 8008cb8:	fb02 f303 	mul.w	r3, r2, r3
 8008cbc:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	3350      	adds	r3, #80	@ 0x50
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f003 f822 	bl	800bd0c <pvPortMalloc>
 8008cc8:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d012      	beq.n	8008cf6 <xQueueGenericCreate+0x6e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008cd0:	69bb      	ldr	r3, [r7, #24]
 8008cd2:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008cd4:	697b      	ldr	r3, [r7, #20]
 8008cd6:	3350      	adds	r3, #80	@ 0x50
 8008cd8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008ce2:	79fa      	ldrb	r2, [r7, #7]
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	9300      	str	r3, [sp, #0]
 8008ce8:	4613      	mov	r3, r2
 8008cea:	697a      	ldr	r2, [r7, #20]
 8008cec:	68b9      	ldr	r1, [r7, #8]
 8008cee:	68f8      	ldr	r0, [r7, #12]
 8008cf0:	f000 f82e 	bl	8008d50 <prvInitialiseNewQueue>
 8008cf4:	e027      	b.n	8008d46 <xQueueGenericCreate+0xbe>
		}
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
 8008cf6:	79fb      	ldrb	r3, [r7, #7]
 8008cf8:	2b04      	cmp	r3, #4
 8008cfa:	d824      	bhi.n	8008d46 <xQueueGenericCreate+0xbe>
 8008cfc:	a201      	add	r2, pc, #4	@ (adr r2, 8008d04 <xQueueGenericCreate+0x7c>)
 8008cfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d02:	bf00      	nop
 8008d04:	08008d19 	.word	0x08008d19
 8008d08:	08008d31 	.word	0x08008d31
 8008d0c:	08008d47 	.word	0x08008d47
 8008d10:	08008d25 	.word	0x08008d25
 8008d14:	08008d3d 	.word	0x08008d3d
 8008d18:	68fa      	ldr	r2, [r7, #12]
 8008d1a:	2100      	movs	r1, #0
 8008d1c:	2041      	movs	r0, #65	@ 0x41
 8008d1e:	f7f8 feb3 	bl	8001a88 <xTraceEventCreate2>
 8008d22:	e010      	b.n	8008d46 <xQueueGenericCreate+0xbe>
 8008d24:	2200      	movs	r2, #0
 8008d26:	2100      	movs	r1, #0
 8008d28:	2042      	movs	r0, #66	@ 0x42
 8008d2a:	f7f8 fead 	bl	8001a88 <xTraceEventCreate2>
 8008d2e:	e00a      	b.n	8008d46 <xQueueGenericCreate+0xbe>
 8008d30:	2200      	movs	r2, #0
 8008d32:	2100      	movs	r1, #0
 8008d34:	2043      	movs	r0, #67	@ 0x43
 8008d36:	f7f8 fea7 	bl	8001a88 <xTraceEventCreate2>
 8008d3a:	e004      	b.n	8008d46 <xQueueGenericCreate+0xbe>
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	2100      	movs	r1, #0
 8008d40:	2047      	movs	r0, #71	@ 0x47
 8008d42:	f7f8 fea1 	bl	8001a88 <xTraceEventCreate2>
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008d46:	69bb      	ldr	r3, [r7, #24]
	}
 8008d48:	4618      	mov	r0, r3
 8008d4a:	3720      	adds	r7, #32
 8008d4c:	46bd      	mov	sp, r7
 8008d4e:	bd80      	pop	{r7, pc}

08008d50 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	60f8      	str	r0, [r7, #12]
 8008d58:	60b9      	str	r1, [r7, #8]
 8008d5a:	607a      	str	r2, [r7, #4]
 8008d5c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008d5e:	68bb      	ldr	r3, [r7, #8]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d103      	bne.n	8008d6c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008d64:	69bb      	ldr	r3, [r7, #24]
 8008d66:	69ba      	ldr	r2, [r7, #24]
 8008d68:	601a      	str	r2, [r3, #0]
 8008d6a:	e002      	b.n	8008d72 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	687a      	ldr	r2, [r7, #4]
 8008d70:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008d72:	69bb      	ldr	r3, [r7, #24]
 8008d74:	68fa      	ldr	r2, [r7, #12]
 8008d76:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008d78:	69bb      	ldr	r3, [r7, #24]
 8008d7a:	68ba      	ldr	r2, [r7, #8]
 8008d7c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008d7e:	2101      	movs	r1, #1
 8008d80:	69b8      	ldr	r0, [r7, #24]
 8008d82:	f7ff fe71 	bl	8008a68 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008d86:	69bb      	ldr	r3, [r7, #24]
 8008d88:	78fa      	ldrb	r2, [r7, #3]
 8008d8a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
	{
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 8008d8e:	69bb      	ldr	r3, [r7, #24]
 8008d90:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008d94:	2b04      	cmp	r3, #4
 8008d96:	d828      	bhi.n	8008dea <prvInitialiseNewQueue+0x9a>
 8008d98:	a201      	add	r2, pc, #4	@ (adr r2, 8008da0 <prvInitialiseNewQueue+0x50>)
 8008d9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d9e:	bf00      	nop
 8008da0:	08008db5 	.word	0x08008db5
 8008da4:	08008dd1 	.word	0x08008dd1
 8008da8:	08008deb 	.word	0x08008deb
 8008dac:	08008dc3 	.word	0x08008dc3
 8008db0:	08008ddf 	.word	0x08008ddf
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	4a0f      	ldr	r2, [pc, #60]	@ (8008df4 <prvInitialiseNewQueue+0xa4>)
 8008db8:	69b9      	ldr	r1, [r7, #24]
 8008dba:	2011      	movs	r0, #17
 8008dbc:	f7fa f8d6 	bl	8002f6c <xTraceObjectRegisterWithoutHandle>
 8008dc0:	e013      	b.n	8008dea <prvInitialiseNewQueue+0x9a>
 8008dc2:	2300      	movs	r3, #0
 8008dc4:	4a0b      	ldr	r2, [pc, #44]	@ (8008df4 <prvInitialiseNewQueue+0xa4>)
 8008dc6:	69b9      	ldr	r1, [r7, #24]
 8008dc8:	2012      	movs	r0, #18
 8008dca:	f7fa f8cf 	bl	8002f6c <xTraceObjectRegisterWithoutHandle>
 8008dce:	e00c      	b.n	8008dea <prvInitialiseNewQueue+0x9a>
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	4a08      	ldr	r2, [pc, #32]	@ (8008df4 <prvInitialiseNewQueue+0xa4>)
 8008dd4:	69b9      	ldr	r1, [r7, #24]
 8008dd6:	2013      	movs	r0, #19
 8008dd8:	f7fa f8c8 	bl	8002f6c <xTraceObjectRegisterWithoutHandle>
 8008ddc:	e005      	b.n	8008dea <prvInitialiseNewQueue+0x9a>
 8008dde:	2300      	movs	r3, #0
 8008de0:	4a04      	ldr	r2, [pc, #16]	@ (8008df4 <prvInitialiseNewQueue+0xa4>)
 8008de2:	69b9      	ldr	r1, [r7, #24]
 8008de4:	2017      	movs	r0, #23
 8008de6:	f7fa f8c1 	bl	8002f6c <xTraceObjectRegisterWithoutHandle>
}
 8008dea:	bf00      	nop
 8008dec:	3710      	adds	r7, #16
 8008dee:	46bd      	mov	sp, r7
 8008df0:	bd80      	pop	{r7, pc}
 8008df2:	bf00      	nop
 8008df4:	080115f8 	.word	0x080115f8

08008df8 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d00e      	beq.n	8008e24 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2200      	movs	r2, #0
 8008e10:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	2200      	movs	r2, #0
 8008e16:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008e18:	2300      	movs	r3, #0
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	2100      	movs	r1, #0
 8008e1e:	6878      	ldr	r0, [r7, #4]
 8008e20:	f000 f81c 	bl	8008e5c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8008e24:	bf00      	nop
 8008e26:	3708      	adds	r7, #8
 8008e28:	46bd      	mov	sp, r7
 8008e2a:	bd80      	pop	{r7, pc}

08008e2c <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	4603      	mov	r3, r0
 8008e34:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008e36:	2301      	movs	r3, #1
 8008e38:	617b      	str	r3, [r7, #20]
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008e3e:	79fb      	ldrb	r3, [r7, #7]
 8008e40:	461a      	mov	r2, r3
 8008e42:	6939      	ldr	r1, [r7, #16]
 8008e44:	6978      	ldr	r0, [r7, #20]
 8008e46:	f7ff ff1f 	bl	8008c88 <xQueueGenericCreate>
 8008e4a:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008e4c:	68f8      	ldr	r0, [r7, #12]
 8008e4e:	f7ff ffd3 	bl	8008df8 <prvInitialiseMutex>

		return xNewQueue;
 8008e52:	68fb      	ldr	r3, [r7, #12]
	}
 8008e54:	4618      	mov	r0, r3
 8008e56:	3718      	adds	r7, #24
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	bd80      	pop	{r7, pc}

08008e5c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008e5c:	b580      	push	{r7, lr}
 8008e5e:	b08e      	sub	sp, #56	@ 0x38
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]
 8008e68:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008e6a:	2300      	movs	r3, #0
 8008e6c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008e72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d10b      	bne.n	8008e90 <xQueueGenericSend+0x34>
	__asm volatile
 8008e78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e7c:	f383 8811 	msr	BASEPRI, r3
 8008e80:	f3bf 8f6f 	isb	sy
 8008e84:	f3bf 8f4f 	dsb	sy
 8008e88:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008e8a:	bf00      	nop
 8008e8c:	bf00      	nop
 8008e8e:	e7fd      	b.n	8008e8c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d103      	bne.n	8008e9e <xQueueGenericSend+0x42>
 8008e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008e98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <xQueueGenericSend+0x46>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <xQueueGenericSend+0x48>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d10b      	bne.n	8008ec0 <xQueueGenericSend+0x64>
	__asm volatile
 8008ea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eac:	f383 8811 	msr	BASEPRI, r3
 8008eb0:	f3bf 8f6f 	isb	sy
 8008eb4:	f3bf 8f4f 	dsb	sy
 8008eb8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008eba:	bf00      	nop
 8008ebc:	bf00      	nop
 8008ebe:	e7fd      	b.n	8008ebc <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	2b02      	cmp	r3, #2
 8008ec4:	d103      	bne.n	8008ece <xQueueGenericSend+0x72>
 8008ec6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ec8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008eca:	2b01      	cmp	r3, #1
 8008ecc:	d101      	bne.n	8008ed2 <xQueueGenericSend+0x76>
 8008ece:	2301      	movs	r3, #1
 8008ed0:	e000      	b.n	8008ed4 <xQueueGenericSend+0x78>
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d10b      	bne.n	8008ef0 <xQueueGenericSend+0x94>
	__asm volatile
 8008ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008edc:	f383 8811 	msr	BASEPRI, r3
 8008ee0:	f3bf 8f6f 	isb	sy
 8008ee4:	f3bf 8f4f 	dsb	sy
 8008ee8:	623b      	str	r3, [r7, #32]
}
 8008eea:	bf00      	nop
 8008eec:	bf00      	nop
 8008eee:	e7fd      	b.n	8008eec <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ef0:	f001 fee4 	bl	800acbc <xTaskGetSchedulerState>
 8008ef4:	4603      	mov	r3, r0
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d102      	bne.n	8008f00 <xQueueGenericSend+0xa4>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d101      	bne.n	8008f04 <xQueueGenericSend+0xa8>
 8008f00:	2301      	movs	r3, #1
 8008f02:	e000      	b.n	8008f06 <xQueueGenericSend+0xaa>
 8008f04:	2300      	movs	r3, #0
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d10b      	bne.n	8008f22 <xQueueGenericSend+0xc6>
	__asm volatile
 8008f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f0e:	f383 8811 	msr	BASEPRI, r3
 8008f12:	f3bf 8f6f 	isb	sy
 8008f16:	f3bf 8f4f 	dsb	sy
 8008f1a:	61fb      	str	r3, [r7, #28]
}
 8008f1c:	bf00      	nop
 8008f1e:	bf00      	nop
 8008f20:	e7fd      	b.n	8008f1e <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008f22:	f002 fdcb 	bl	800babc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008f26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f28:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d302      	bcc.n	8008f38 <xQueueGenericSend+0xdc>
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	2b02      	cmp	r3, #2
 8008f36:	d15d      	bne.n	8008ff4 <xQueueGenericSend+0x198>
			{
				traceQUEUE_SEND( pxQueue );
 8008f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f3a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8008f3e:	2b04      	cmp	r3, #4
 8008f40:	d82e      	bhi.n	8008fa0 <xQueueGenericSend+0x144>
 8008f42:	a201      	add	r2, pc, #4	@ (adr r2, 8008f48 <xQueueGenericSend+0xec>)
 8008f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f48:	08008f5d 	.word	0x08008f5d
 8008f4c:	08008f8b 	.word	0x08008f8b
 8008f50:	08008f79 	.word	0x08008f79
 8008f54:	08008f79 	.word	0x08008f79
 8008f58:	08008f97 	.word	0x08008f97
 8008f5c:	683b      	ldr	r3, [r7, #0]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d101      	bne.n	8008f66 <xQueueGenericSend+0x10a>
 8008f62:	2050      	movs	r0, #80	@ 0x50
 8008f64:	e000      	b.n	8008f68 <xQueueGenericSend+0x10c>
 8008f66:	20c0      	movs	r0, #192	@ 0xc0
 8008f68:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f6e:	3301      	adds	r3, #1
 8008f70:	461a      	mov	r2, r3
 8008f72:	f7f8 fd89 	bl	8001a88 <xTraceEventCreate2>
 8008f76:	e013      	b.n	8008fa0 <xQueueGenericSend+0x144>
 8008f78:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008f7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f7e:	3301      	adds	r3, #1
 8008f80:	461a      	mov	r2, r3
 8008f82:	2051      	movs	r0, #81	@ 0x51
 8008f84:	f7f8 fd80 	bl	8001a88 <xTraceEventCreate2>
 8008f88:	e00a      	b.n	8008fa0 <xQueueGenericSend+0x144>
 8008f8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f8c:	4619      	mov	r1, r3
 8008f8e:	2052      	movs	r0, #82	@ 0x52
 8008f90:	f7f8 fcfa 	bl	8001988 <xTraceEventCreate1>
 8008f94:	e004      	b.n	8008fa0 <xQueueGenericSend+0x144>
 8008f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f98:	4619      	mov	r1, r3
 8008f9a:	20c5      	movs	r0, #197	@ 0xc5
 8008f9c:	f7f8 fcf4 	bl	8001988 <xTraceEventCreate1>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008fa0:	683a      	ldr	r2, [r7, #0]
 8008fa2:	68b9      	ldr	r1, [r7, #8]
 8008fa4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008fa6:	f000 fd7d 	bl	8009aa4 <prvCopyDataToQueue>
 8008faa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008fac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d010      	beq.n	8008fd6 <xQueueGenericSend+0x17a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb6:	3324      	adds	r3, #36	@ 0x24
 8008fb8:	4618      	mov	r0, r3
 8008fba:	f001 fc79 	bl	800a8b0 <xTaskRemoveFromEventList>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d013      	beq.n	8008fec <xQueueGenericSend+0x190>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008fc4:	4b82      	ldr	r3, [pc, #520]	@ (80091d0 <xQueueGenericSend+0x374>)
 8008fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fca:	601a      	str	r2, [r3, #0]
 8008fcc:	f3bf 8f4f 	dsb	sy
 8008fd0:	f3bf 8f6f 	isb	sy
 8008fd4:	e00a      	b.n	8008fec <xQueueGenericSend+0x190>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d007      	beq.n	8008fec <xQueueGenericSend+0x190>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008fdc:	4b7c      	ldr	r3, [pc, #496]	@ (80091d0 <xQueueGenericSend+0x374>)
 8008fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fe2:	601a      	str	r2, [r3, #0]
 8008fe4:	f3bf 8f4f 	dsb	sy
 8008fe8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008fec:	f002 fd98 	bl	800bb20 <vPortExitCritical>
				return pdPASS;
 8008ff0:	2301      	movs	r3, #1
 8008ff2:	e0e8      	b.n	80091c6 <xQueueGenericSend+0x36a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d130      	bne.n	800905c <xQueueGenericSend+0x200>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ffa:	f002 fd91 	bl	800bb20 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 8008ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009000:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009004:	2b04      	cmp	r3, #4
 8009006:	d827      	bhi.n	8009058 <xQueueGenericSend+0x1fc>
 8009008:	a201      	add	r2, pc, #4	@ (adr r2, 8009010 <xQueueGenericSend+0x1b4>)
 800900a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800900e:	bf00      	nop
 8009010:	08009025 	.word	0x08009025
 8009014:	0800904f 	.word	0x0800904f
 8009018:	0800903f 	.word	0x0800903f
 800901c:	0800903f 	.word	0x0800903f
 8009020:	0800904f 	.word	0x0800904f
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <xQueueGenericSend+0x1d2>
 800902a:	2053      	movs	r0, #83	@ 0x53
 800902c:	e000      	b.n	8009030 <xQueueGenericSend+0x1d4>
 800902e:	20c1      	movs	r0, #193	@ 0xc1
 8009030:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009032:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009034:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009036:	461a      	mov	r2, r3
 8009038:	f7f8 fd26 	bl	8001a88 <xTraceEventCreate2>
 800903c:	e00c      	b.n	8009058 <xQueueGenericSend+0x1fc>
 800903e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009040:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009044:	461a      	mov	r2, r3
 8009046:	2054      	movs	r0, #84	@ 0x54
 8009048:	f7f8 fd1e 	bl	8001a88 <xTraceEventCreate2>
 800904c:	e004      	b.n	8009058 <xQueueGenericSend+0x1fc>
 800904e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009050:	4619      	mov	r1, r3
 8009052:	2055      	movs	r0, #85	@ 0x55
 8009054:	f7f8 fc98 	bl	8001988 <xTraceEventCreate1>
					return errQUEUE_FULL;
 8009058:	2300      	movs	r3, #0
 800905a:	e0b4      	b.n	80091c6 <xQueueGenericSend+0x36a>
				}
				else if( xEntryTimeSet == pdFALSE )
 800905c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800905e:	2b00      	cmp	r3, #0
 8009060:	d106      	bne.n	8009070 <xQueueGenericSend+0x214>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009062:	f107 0314 	add.w	r3, r7, #20
 8009066:	4618      	mov	r0, r3
 8009068:	f001 fc8c 	bl	800a984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800906c:	2301      	movs	r3, #1
 800906e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009070:	f002 fd56 	bl	800bb20 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009074:	f001 f990 	bl	800a398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009078:	f002 fd20 	bl	800babc <vPortEnterCritical>
 800907c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800907e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009082:	b25b      	sxtb	r3, r3
 8009084:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009088:	d103      	bne.n	8009092 <xQueueGenericSend+0x236>
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	2200      	movs	r2, #0
 800908e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009094:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009098:	b25b      	sxtb	r3, r3
 800909a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800909e:	d103      	bne.n	80090a8 <xQueueGenericSend+0x24c>
 80090a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a2:	2200      	movs	r2, #0
 80090a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80090a8:	f002 fd3a 	bl	800bb20 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090ac:	1d3a      	adds	r2, r7, #4
 80090ae:	f107 0314 	add.w	r3, r7, #20
 80090b2:	4611      	mov	r1, r2
 80090b4:	4618      	mov	r0, r3
 80090b6:	f001 fc7b 	bl	800a9b0 <xTaskCheckForTimeOut>
 80090ba:	4603      	mov	r3, r0
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d150      	bne.n	8009162 <xQueueGenericSend+0x306>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80090c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80090c2:	f000 fde7 	bl	8009c94 <prvIsQueueFull>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d044      	beq.n	8009156 <xQueueGenericSend+0x2fa>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 80090cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ce:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80090d2:	2b04      	cmp	r3, #4
 80090d4:	d826      	bhi.n	8009124 <xQueueGenericSend+0x2c8>
 80090d6:	a201      	add	r2, pc, #4	@ (adr r2, 80090dc <xQueueGenericSend+0x280>)
 80090d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090dc:	080090f1 	.word	0x080090f1
 80090e0:	0800911b 	.word	0x0800911b
 80090e4:	0800910b 	.word	0x0800910b
 80090e8:	0800910b 	.word	0x0800910b
 80090ec:	0800911b 	.word	0x0800911b
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <xQueueGenericSend+0x29e>
 80090f6:	2056      	movs	r0, #86	@ 0x56
 80090f8:	e000      	b.n	80090fc <xQueueGenericSend+0x2a0>
 80090fa:	20c2      	movs	r0, #194	@ 0xc2
 80090fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80090fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009100:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009102:	461a      	mov	r2, r3
 8009104:	f7f8 fcc0 	bl	8001a88 <xTraceEventCreate2>
 8009108:	e00c      	b.n	8009124 <xQueueGenericSend+0x2c8>
 800910a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800910c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800910e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009110:	461a      	mov	r2, r3
 8009112:	2057      	movs	r0, #87	@ 0x57
 8009114:	f7f8 fcb8 	bl	8001a88 <xTraceEventCreate2>
 8009118:	e004      	b.n	8009124 <xQueueGenericSend+0x2c8>
 800911a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800911c:	4619      	mov	r1, r3
 800911e:	2058      	movs	r0, #88	@ 0x58
 8009120:	f7f8 fc32 	bl	8001988 <xTraceEventCreate1>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009126:	3310      	adds	r3, #16
 8009128:	687a      	ldr	r2, [r7, #4]
 800912a:	4611      	mov	r1, r2
 800912c:	4618      	mov	r0, r3
 800912e:	f001 fb63 	bl	800a7f8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009132:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009134:	f000 fd46 	bl	8009bc4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009138:	f001 f93c 	bl	800a3b4 <xTaskResumeAll>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	f47f aeef 	bne.w	8008f22 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009144:	4b22      	ldr	r3, [pc, #136]	@ (80091d0 <xQueueGenericSend+0x374>)
 8009146:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800914a:	601a      	str	r2, [r3, #0]
 800914c:	f3bf 8f4f 	dsb	sy
 8009150:	f3bf 8f6f 	isb	sy
 8009154:	e6e5      	b.n	8008f22 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009156:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009158:	f000 fd34 	bl	8009bc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800915c:	f001 f92a 	bl	800a3b4 <xTaskResumeAll>
 8009160:	e6df      	b.n	8008f22 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009162:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009164:	f000 fd2e 	bl	8009bc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009168:	f001 f924 	bl	800a3b4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 800916c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800916e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009172:	2b04      	cmp	r3, #4
 8009174:	d826      	bhi.n	80091c4 <xQueueGenericSend+0x368>
 8009176:	a201      	add	r2, pc, #4	@ (adr r2, 800917c <xQueueGenericSend+0x320>)
 8009178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800917c:	08009191 	.word	0x08009191
 8009180:	080091bb 	.word	0x080091bb
 8009184:	080091ab 	.word	0x080091ab
 8009188:	080091ab 	.word	0x080091ab
 800918c:	080091bb 	.word	0x080091bb
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d101      	bne.n	800919a <xQueueGenericSend+0x33e>
 8009196:	2053      	movs	r0, #83	@ 0x53
 8009198:	e000      	b.n	800919c <xQueueGenericSend+0x340>
 800919a:	20c1      	movs	r0, #193	@ 0xc1
 800919c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800919e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091a2:	461a      	mov	r2, r3
 80091a4:	f7f8 fc70 	bl	8001a88 <xTraceEventCreate2>
 80091a8:	e00c      	b.n	80091c4 <xQueueGenericSend+0x368>
 80091aa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80091ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091b0:	461a      	mov	r2, r3
 80091b2:	2054      	movs	r0, #84	@ 0x54
 80091b4:	f7f8 fc68 	bl	8001a88 <xTraceEventCreate2>
 80091b8:	e004      	b.n	80091c4 <xQueueGenericSend+0x368>
 80091ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091bc:	4619      	mov	r1, r3
 80091be:	2055      	movs	r0, #85	@ 0x55
 80091c0:	f7f8 fbe2 	bl	8001988 <xTraceEventCreate1>
			return errQUEUE_FULL;
 80091c4:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80091c6:	4618      	mov	r0, r3
 80091c8:	3738      	adds	r7, #56	@ 0x38
 80091ca:	46bd      	mov	sp, r7
 80091cc:	bd80      	pop	{r7, pc}
 80091ce:	bf00      	nop
 80091d0:	e000ed04 	.word	0xe000ed04

080091d4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b090      	sub	sp, #64	@ 0x40
 80091d8:	af00      	add	r7, sp, #0
 80091da:	60f8      	str	r0, [r7, #12]
 80091dc:	60b9      	str	r1, [r7, #8]
 80091de:	607a      	str	r2, [r7, #4]
 80091e0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80091e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d10b      	bne.n	8009204 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80091ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f0:	f383 8811 	msr	BASEPRI, r3
 80091f4:	f3bf 8f6f 	isb	sy
 80091f8:	f3bf 8f4f 	dsb	sy
 80091fc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80091fe:	bf00      	nop
 8009200:	bf00      	nop
 8009202:	e7fd      	b.n	8009200 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d103      	bne.n	8009212 <xQueueGenericSendFromISR+0x3e>
 800920a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800920c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800920e:	2b00      	cmp	r3, #0
 8009210:	d101      	bne.n	8009216 <xQueueGenericSendFromISR+0x42>
 8009212:	2301      	movs	r3, #1
 8009214:	e000      	b.n	8009218 <xQueueGenericSendFromISR+0x44>
 8009216:	2300      	movs	r3, #0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d10b      	bne.n	8009234 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800921c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009220:	f383 8811 	msr	BASEPRI, r3
 8009224:	f3bf 8f6f 	isb	sy
 8009228:	f3bf 8f4f 	dsb	sy
 800922c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800922e:	bf00      	nop
 8009230:	bf00      	nop
 8009232:	e7fd      	b.n	8009230 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009234:	683b      	ldr	r3, [r7, #0]
 8009236:	2b02      	cmp	r3, #2
 8009238:	d103      	bne.n	8009242 <xQueueGenericSendFromISR+0x6e>
 800923a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800923c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800923e:	2b01      	cmp	r3, #1
 8009240:	d101      	bne.n	8009246 <xQueueGenericSendFromISR+0x72>
 8009242:	2301      	movs	r3, #1
 8009244:	e000      	b.n	8009248 <xQueueGenericSendFromISR+0x74>
 8009246:	2300      	movs	r3, #0
 8009248:	2b00      	cmp	r3, #0
 800924a:	d10b      	bne.n	8009264 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800924c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009250:	f383 8811 	msr	BASEPRI, r3
 8009254:	f3bf 8f6f 	isb	sy
 8009258:	f3bf 8f4f 	dsb	sy
 800925c:	623b      	str	r3, [r7, #32]
}
 800925e:	bf00      	nop
 8009260:	bf00      	nop
 8009262:	e7fd      	b.n	8009260 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009264:	f002 fd10 	bl	800bc88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009268:	f3ef 8211 	mrs	r2, BASEPRI
 800926c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009270:	f383 8811 	msr	BASEPRI, r3
 8009274:	f3bf 8f6f 	isb	sy
 8009278:	f3bf 8f4f 	dsb	sy
 800927c:	61fa      	str	r2, [r7, #28]
 800927e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009280:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009282:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009286:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800928a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800928c:	429a      	cmp	r2, r3
 800928e:	d302      	bcc.n	8009296 <xQueueGenericSendFromISR+0xc2>
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	2b02      	cmp	r3, #2
 8009294:	d150      	bne.n	8009338 <xQueueGenericSendFromISR+0x164>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009296:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009298:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800929c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 80092a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092a8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d005      	beq.n	80092bc <xQueueGenericSendFromISR+0xe8>
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	db19      	blt.n	80092e8 <xQueueGenericSendFromISR+0x114>
 80092b4:	3b02      	subs	r3, #2
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d816      	bhi.n	80092e8 <xQueueGenericSendFromISR+0x114>
 80092ba:	e00d      	b.n	80092d8 <xQueueGenericSendFromISR+0x104>
 80092bc:	683b      	ldr	r3, [r7, #0]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d101      	bne.n	80092c6 <xQueueGenericSendFromISR+0xf2>
 80092c2:	2059      	movs	r0, #89	@ 0x59
 80092c4:	e000      	b.n	80092c8 <xQueueGenericSendFromISR+0xf4>
 80092c6:	20c3      	movs	r0, #195	@ 0xc3
 80092c8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80092ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ce:	3301      	adds	r3, #1
 80092d0:	461a      	mov	r2, r3
 80092d2:	f7f8 fbd9 	bl	8001a88 <xTraceEventCreate2>
 80092d6:	e007      	b.n	80092e8 <xQueueGenericSendFromISR+0x114>
 80092d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80092da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092de:	3301      	adds	r3, #1
 80092e0:	461a      	mov	r2, r3
 80092e2:	205a      	movs	r0, #90	@ 0x5a
 80092e4:	f7f8 fbd0 	bl	8001a88 <xTraceEventCreate2>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80092e8:	683a      	ldr	r2, [r7, #0]
 80092ea:	68b9      	ldr	r1, [r7, #8]
 80092ec:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80092ee:	f000 fbd9 	bl	8009aa4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80092f2:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80092f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092fa:	d112      	bne.n	8009322 <xQueueGenericSendFromISR+0x14e>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80092fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80092fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009300:	2b00      	cmp	r3, #0
 8009302:	d016      	beq.n	8009332 <xQueueGenericSendFromISR+0x15e>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009304:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009306:	3324      	adds	r3, #36	@ 0x24
 8009308:	4618      	mov	r0, r3
 800930a:	f001 fad1 	bl	800a8b0 <xTaskRemoveFromEventList>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00e      	beq.n	8009332 <xQueueGenericSendFromISR+0x15e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d00b      	beq.n	8009332 <xQueueGenericSendFromISR+0x15e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	2201      	movs	r2, #1
 800931e:	601a      	str	r2, [r3, #0]
 8009320:	e007      	b.n	8009332 <xQueueGenericSendFromISR+0x15e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009322:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009326:	3301      	adds	r3, #1
 8009328:	b2db      	uxtb	r3, r3
 800932a:	b25a      	sxtb	r2, r3
 800932c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800932e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009332:	2301      	movs	r3, #1
 8009334:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009336:	e020      	b.n	800937a <xQueueGenericSendFromISR+0x1a6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8009338:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800933e:	2b00      	cmp	r3, #0
 8009340:	d005      	beq.n	800934e <xQueueGenericSendFromISR+0x17a>
 8009342:	2b00      	cmp	r3, #0
 8009344:	db17      	blt.n	8009376 <xQueueGenericSendFromISR+0x1a2>
 8009346:	3b02      	subs	r3, #2
 8009348:	2b01      	cmp	r3, #1
 800934a:	d814      	bhi.n	8009376 <xQueueGenericSendFromISR+0x1a2>
 800934c:	e00c      	b.n	8009368 <xQueueGenericSendFromISR+0x194>
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d101      	bne.n	8009358 <xQueueGenericSendFromISR+0x184>
 8009354:	205c      	movs	r0, #92	@ 0x5c
 8009356:	e000      	b.n	800935a <xQueueGenericSendFromISR+0x186>
 8009358:	20c4      	movs	r0, #196	@ 0xc4
 800935a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800935c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800935e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009360:	461a      	mov	r2, r3
 8009362:	f7f8 fb91 	bl	8001a88 <xTraceEventCreate2>
 8009366:	e006      	b.n	8009376 <xQueueGenericSendFromISR+0x1a2>
 8009368:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800936a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800936c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800936e:	461a      	mov	r2, r3
 8009370:	205d      	movs	r0, #93	@ 0x5d
 8009372:	f7f8 fb89 	bl	8001a88 <xTraceEventCreate2>
			xReturn = errQUEUE_FULL;
 8009376:	2300      	movs	r3, #0
 8009378:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800937a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800937c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800937e:	697b      	ldr	r3, [r7, #20]
 8009380:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009384:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009386:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009388:	4618      	mov	r0, r3
 800938a:	3740      	adds	r7, #64	@ 0x40
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}

08009390 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009390:	b580      	push	{r7, lr}
 8009392:	b08c      	sub	sp, #48	@ 0x30
 8009394:	af00      	add	r7, sp, #0
 8009396:	60f8      	str	r0, [r7, #12]
 8009398:	60b9      	str	r1, [r7, #8]
 800939a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800939c:	2300      	movs	r3, #0
 800939e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80093a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d10b      	bne.n	80093c2 <xQueueReceive+0x32>
	__asm volatile
 80093aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ae:	f383 8811 	msr	BASEPRI, r3
 80093b2:	f3bf 8f6f 	isb	sy
 80093b6:	f3bf 8f4f 	dsb	sy
 80093ba:	623b      	str	r3, [r7, #32]
}
 80093bc:	bf00      	nop
 80093be:	bf00      	nop
 80093c0:	e7fd      	b.n	80093be <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d103      	bne.n	80093d0 <xQueueReceive+0x40>
 80093c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d101      	bne.n	80093d4 <xQueueReceive+0x44>
 80093d0:	2301      	movs	r3, #1
 80093d2:	e000      	b.n	80093d6 <xQueueReceive+0x46>
 80093d4:	2300      	movs	r3, #0
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d10b      	bne.n	80093f2 <xQueueReceive+0x62>
	__asm volatile
 80093da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093de:	f383 8811 	msr	BASEPRI, r3
 80093e2:	f3bf 8f6f 	isb	sy
 80093e6:	f3bf 8f4f 	dsb	sy
 80093ea:	61fb      	str	r3, [r7, #28]
}
 80093ec:	bf00      	nop
 80093ee:	bf00      	nop
 80093f0:	e7fd      	b.n	80093ee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80093f2:	f001 fc63 	bl	800acbc <xTaskGetSchedulerState>
 80093f6:	4603      	mov	r3, r0
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d102      	bne.n	8009402 <xQueueReceive+0x72>
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <xQueueReceive+0x76>
 8009402:	2301      	movs	r3, #1
 8009404:	e000      	b.n	8009408 <xQueueReceive+0x78>
 8009406:	2300      	movs	r3, #0
 8009408:	2b00      	cmp	r3, #0
 800940a:	d10b      	bne.n	8009424 <xQueueReceive+0x94>
	__asm volatile
 800940c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009410:	f383 8811 	msr	BASEPRI, r3
 8009414:	f3bf 8f6f 	isb	sy
 8009418:	f3bf 8f4f 	dsb	sy
 800941c:	61bb      	str	r3, [r7, #24]
}
 800941e:	bf00      	nop
 8009420:	bf00      	nop
 8009422:	e7fd      	b.n	8009420 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009424:	f002 fb4a 	bl	800babc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009428:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800942a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800942c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800942e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009430:	2b00      	cmp	r3, #0
 8009432:	d050      	beq.n	80094d6 <xQueueReceive+0x146>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009434:	68b9      	ldr	r1, [r7, #8]
 8009436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009438:	f000 fb9e 	bl	8009b78 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
 800943c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800943e:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009442:	2b04      	cmp	r3, #4
 8009444:	d82b      	bhi.n	800949e <xQueueReceive+0x10e>
 8009446:	a201      	add	r2, pc, #4	@ (adr r2, 800944c <xQueueReceive+0xbc>)
 8009448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800944c:	08009461 	.word	0x08009461
 8009450:	08009485 	.word	0x08009485
 8009454:	08009473 	.word	0x08009473
 8009458:	08009473 	.word	0x08009473
 800945c:	08009493 	.word	0x08009493
 8009460:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009468:	3b01      	subs	r3, #1
 800946a:	2060      	movs	r0, #96	@ 0x60
 800946c:	f7f8 fb90 	bl	8001b90 <xTraceEventCreate3>
 8009470:	e015      	b.n	800949e <xQueueReceive+0x10e>
 8009472:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009474:	687a      	ldr	r2, [r7, #4]
 8009476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009478:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800947a:	3b01      	subs	r3, #1
 800947c:	2061      	movs	r0, #97	@ 0x61
 800947e:	f7f8 fb87 	bl	8001b90 <xTraceEventCreate3>
 8009482:	e00c      	b.n	800949e <xQueueReceive+0x10e>
 8009484:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009486:	687a      	ldr	r2, [r7, #4]
 8009488:	4619      	mov	r1, r3
 800948a:	2062      	movs	r0, #98	@ 0x62
 800948c:	f7f8 fafc 	bl	8001a88 <xTraceEventCreate2>
 8009490:	e005      	b.n	800949e <xQueueReceive+0x10e>
 8009492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009494:	687a      	ldr	r2, [r7, #4]
 8009496:	4619      	mov	r1, r3
 8009498:	20c7      	movs	r0, #199	@ 0xc7
 800949a:	f7f8 faf5 	bl	8001a88 <xTraceEventCreate2>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800949e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094a0:	1e5a      	subs	r2, r3, #1
 80094a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a4:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094a8:	691b      	ldr	r3, [r3, #16]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d00f      	beq.n	80094ce <xQueueReceive+0x13e>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094b0:	3310      	adds	r3, #16
 80094b2:	4618      	mov	r0, r3
 80094b4:	f001 f9fc 	bl	800a8b0 <xTaskRemoveFromEventList>
 80094b8:	4603      	mov	r3, r0
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d007      	beq.n	80094ce <xQueueReceive+0x13e>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80094be:	4b84      	ldr	r3, [pc, #528]	@ (80096d0 <xQueueReceive+0x340>)
 80094c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80094c4:	601a      	str	r2, [r3, #0]
 80094c6:	f3bf 8f4f 	dsb	sy
 80094ca:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80094ce:	f002 fb27 	bl	800bb20 <vPortExitCritical>
				return pdPASS;
 80094d2:	2301      	movs	r3, #1
 80094d4:	e0f8      	b.n	80096c8 <xQueueReceive+0x338>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	d132      	bne.n	8009542 <xQueueReceive+0x1b2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80094dc:	f002 fb20 	bl	800bb20 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80094e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80094e6:	2b04      	cmp	r3, #4
 80094e8:	d829      	bhi.n	800953e <xQueueReceive+0x1ae>
 80094ea:	a201      	add	r2, pc, #4	@ (adr r2, 80094f0 <xQueueReceive+0x160>)
 80094ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094f0:	08009505 	.word	0x08009505
 80094f4:	08009525 	.word	0x08009525
 80094f8:	08009515 	.word	0x08009515
 80094fc:	08009515 	.word	0x08009515
 8009500:	08009533 	.word	0x08009533
 8009504:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800950a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800950c:	2063      	movs	r0, #99	@ 0x63
 800950e:	f7f8 fb3f 	bl	8001b90 <xTraceEventCreate3>
 8009512:	e014      	b.n	800953e <xQueueReceive+0x1ae>
 8009514:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009516:	687a      	ldr	r2, [r7, #4]
 8009518:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800951a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800951c:	2064      	movs	r0, #100	@ 0x64
 800951e:	f7f8 fb37 	bl	8001b90 <xTraceEventCreate3>
 8009522:	e00c      	b.n	800953e <xQueueReceive+0x1ae>
 8009524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009526:	687a      	ldr	r2, [r7, #4]
 8009528:	4619      	mov	r1, r3
 800952a:	2065      	movs	r0, #101	@ 0x65
 800952c:	f7f8 faac 	bl	8001a88 <xTraceEventCreate2>
 8009530:	e005      	b.n	800953e <xQueueReceive+0x1ae>
 8009532:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	4619      	mov	r1, r3
 8009538:	20c8      	movs	r0, #200	@ 0xc8
 800953a:	f7f8 faa5 	bl	8001a88 <xTraceEventCreate2>
					return errQUEUE_EMPTY;
 800953e:	2300      	movs	r3, #0
 8009540:	e0c2      	b.n	80096c8 <xQueueReceive+0x338>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009544:	2b00      	cmp	r3, #0
 8009546:	d106      	bne.n	8009556 <xQueueReceive+0x1c6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009548:	f107 0310 	add.w	r3, r7, #16
 800954c:	4618      	mov	r0, r3
 800954e:	f001 fa19 	bl	800a984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009552:	2301      	movs	r3, #1
 8009554:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009556:	f002 fae3 	bl	800bb20 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800955a:	f000 ff1d 	bl	800a398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800955e:	f002 faad 	bl	800babc <vPortEnterCritical>
 8009562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009564:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009568:	b25b      	sxtb	r3, r3
 800956a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800956e:	d103      	bne.n	8009578 <xQueueReceive+0x1e8>
 8009570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009572:	2200      	movs	r2, #0
 8009574:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009578:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800957a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800957e:	b25b      	sxtb	r3, r3
 8009580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009584:	d103      	bne.n	800958e <xQueueReceive+0x1fe>
 8009586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009588:	2200      	movs	r2, #0
 800958a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800958e:	f002 fac7 	bl	800bb20 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009592:	1d3a      	adds	r2, r7, #4
 8009594:	f107 0310 	add.w	r3, r7, #16
 8009598:	4611      	mov	r1, r2
 800959a:	4618      	mov	r0, r3
 800959c:	f001 fa08 	bl	800a9b0 <xTaskCheckForTimeOut>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d154      	bne.n	8009650 <xQueueReceive+0x2c0>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80095a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80095a8:	f000 fb5e 	bl	8009c68 <prvIsQueueEmpty>
 80095ac:	4603      	mov	r3, r0
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d048      	beq.n	8009644 <xQueueReceive+0x2b4>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 80095b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80095b8:	2b04      	cmp	r3, #4
 80095ba:	d82a      	bhi.n	8009612 <xQueueReceive+0x282>
 80095bc:	a201      	add	r2, pc, #4	@ (adr r2, 80095c4 <xQueueReceive+0x234>)
 80095be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095c2:	bf00      	nop
 80095c4:	080095d9 	.word	0x080095d9
 80095c8:	080095f9 	.word	0x080095f9
 80095cc:	080095e9 	.word	0x080095e9
 80095d0:	080095e9 	.word	0x080095e9
 80095d4:	08009607 	.word	0x08009607
 80095d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095da:	687a      	ldr	r2, [r7, #4]
 80095dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095e0:	2066      	movs	r0, #102	@ 0x66
 80095e2:	f7f8 fad5 	bl	8001b90 <xTraceEventCreate3>
 80095e6:	e014      	b.n	8009612 <xQueueReceive+0x282>
 80095e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80095ea:	687a      	ldr	r2, [r7, #4]
 80095ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095f0:	2067      	movs	r0, #103	@ 0x67
 80095f2:	f7f8 facd 	bl	8001b90 <xTraceEventCreate3>
 80095f6:	e00c      	b.n	8009612 <xQueueReceive+0x282>
 80095f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fa:	687a      	ldr	r2, [r7, #4]
 80095fc:	4619      	mov	r1, r3
 80095fe:	2068      	movs	r0, #104	@ 0x68
 8009600:	f7f8 fa42 	bl	8001a88 <xTraceEventCreate2>
 8009604:	e005      	b.n	8009612 <xQueueReceive+0x282>
 8009606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	4619      	mov	r1, r3
 800960c:	20f6      	movs	r0, #246	@ 0xf6
 800960e:	f7f8 fa3b 	bl	8001a88 <xTraceEventCreate2>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009612:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009614:	3324      	adds	r3, #36	@ 0x24
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	4611      	mov	r1, r2
 800961a:	4618      	mov	r0, r3
 800961c:	f001 f8ec 	bl	800a7f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009620:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009622:	f000 facf 	bl	8009bc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009626:	f000 fec5 	bl	800a3b4 <xTaskResumeAll>
 800962a:	4603      	mov	r3, r0
 800962c:	2b00      	cmp	r3, #0
 800962e:	f47f aef9 	bne.w	8009424 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009632:	4b27      	ldr	r3, [pc, #156]	@ (80096d0 <xQueueReceive+0x340>)
 8009634:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009638:	601a      	str	r2, [r3, #0]
 800963a:	f3bf 8f4f 	dsb	sy
 800963e:	f3bf 8f6f 	isb	sy
 8009642:	e6ef      	b.n	8009424 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009644:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009646:	f000 fabd 	bl	8009bc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800964a:	f000 feb3 	bl	800a3b4 <xTaskResumeAll>
 800964e:	e6e9      	b.n	8009424 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009650:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009652:	f000 fab7 	bl	8009bc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009656:	f000 fead 	bl	800a3b4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800965a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800965c:	f000 fb04 	bl	8009c68 <prvIsQueueEmpty>
 8009660:	4603      	mov	r3, r0
 8009662:	2b00      	cmp	r3, #0
 8009664:	f43f aede 	beq.w	8009424 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009668:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800966a:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 800966e:	2b04      	cmp	r3, #4
 8009670:	d829      	bhi.n	80096c6 <xQueueReceive+0x336>
 8009672:	a201      	add	r2, pc, #4	@ (adr r2, 8009678 <xQueueReceive+0x2e8>)
 8009674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009678:	0800968d 	.word	0x0800968d
 800967c:	080096ad 	.word	0x080096ad
 8009680:	0800969d 	.word	0x0800969d
 8009684:	0800969d 	.word	0x0800969d
 8009688:	080096bb 	.word	0x080096bb
 800968c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009692:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009694:	2063      	movs	r0, #99	@ 0x63
 8009696:	f7f8 fa7b 	bl	8001b90 <xTraceEventCreate3>
 800969a:	e014      	b.n	80096c6 <xQueueReceive+0x336>
 800969c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800969e:	687a      	ldr	r2, [r7, #4]
 80096a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096a4:	2064      	movs	r0, #100	@ 0x64
 80096a6:	f7f8 fa73 	bl	8001b90 <xTraceEventCreate3>
 80096aa:	e00c      	b.n	80096c6 <xQueueReceive+0x336>
 80096ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096ae:	687a      	ldr	r2, [r7, #4]
 80096b0:	4619      	mov	r1, r3
 80096b2:	2065      	movs	r0, #101	@ 0x65
 80096b4:	f7f8 f9e8 	bl	8001a88 <xTraceEventCreate2>
 80096b8:	e005      	b.n	80096c6 <xQueueReceive+0x336>
 80096ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096bc:	687a      	ldr	r2, [r7, #4]
 80096be:	4619      	mov	r1, r3
 80096c0:	20c8      	movs	r0, #200	@ 0xc8
 80096c2:	f7f8 f9e1 	bl	8001a88 <xTraceEventCreate2>
				return errQUEUE_EMPTY;
 80096c6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80096c8:	4618      	mov	r0, r3
 80096ca:	3730      	adds	r7, #48	@ 0x30
 80096cc:	46bd      	mov	sp, r7
 80096ce:	bd80      	pop	{r7, pc}
 80096d0:	e000ed04 	.word	0xe000ed04

080096d4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	b08e      	sub	sp, #56	@ 0x38
 80096d8:	af00      	add	r7, sp, #0
 80096da:	6078      	str	r0, [r7, #4]
 80096dc:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80096de:	2300      	movs	r3, #0
 80096e0:	633b      	str	r3, [r7, #48]	@ 0x30
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80096e6:	2300      	movs	r3, #0
 80096e8:	637b      	str	r3, [r7, #52]	@ 0x34
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80096ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d10b      	bne.n	8009708 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80096f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096f4:	f383 8811 	msr	BASEPRI, r3
 80096f8:	f3bf 8f6f 	isb	sy
 80096fc:	f3bf 8f4f 	dsb	sy
 8009700:	623b      	str	r3, [r7, #32]
}
 8009702:	bf00      	nop
 8009704:	bf00      	nop
 8009706:	e7fd      	b.n	8009704 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800970a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800970c:	2b00      	cmp	r3, #0
 800970e:	d00b      	beq.n	8009728 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009714:	f383 8811 	msr	BASEPRI, r3
 8009718:	f3bf 8f6f 	isb	sy
 800971c:	f3bf 8f4f 	dsb	sy
 8009720:	61fb      	str	r3, [r7, #28]
}
 8009722:	bf00      	nop
 8009724:	bf00      	nop
 8009726:	e7fd      	b.n	8009724 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009728:	f001 fac8 	bl	800acbc <xTaskGetSchedulerState>
 800972c:	4603      	mov	r3, r0
 800972e:	2b00      	cmp	r3, #0
 8009730:	d102      	bne.n	8009738 <xQueueSemaphoreTake+0x64>
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d101      	bne.n	800973c <xQueueSemaphoreTake+0x68>
 8009738:	2301      	movs	r3, #1
 800973a:	e000      	b.n	800973e <xQueueSemaphoreTake+0x6a>
 800973c:	2300      	movs	r3, #0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d10b      	bne.n	800975a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009742:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009746:	f383 8811 	msr	BASEPRI, r3
 800974a:	f3bf 8f6f 	isb	sy
 800974e:	f3bf 8f4f 	dsb	sy
 8009752:	61bb      	str	r3, [r7, #24]
}
 8009754:	bf00      	nop
 8009756:	bf00      	nop
 8009758:	e7fd      	b.n	8009756 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800975a:	f002 f9af 	bl	800babc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800975e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009762:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009764:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009766:	2b00      	cmp	r3, #0
 8009768:	d056      	beq.n	8009818 <xQueueSemaphoreTake+0x144>
			{
				traceQUEUE_RECEIVE( pxQueue );
 800976a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800976c:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009770:	2b04      	cmp	r3, #4
 8009772:	d82c      	bhi.n	80097ce <xQueueSemaphoreTake+0xfa>
 8009774:	a201      	add	r2, pc, #4	@ (adr r2, 800977c <xQueueSemaphoreTake+0xa8>)
 8009776:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800977a:	bf00      	nop
 800977c:	08009791 	.word	0x08009791
 8009780:	080097b5 	.word	0x080097b5
 8009784:	080097a3 	.word	0x080097a3
 8009788:	080097a3 	.word	0x080097a3
 800978c:	080097c3 	.word	0x080097c3
 8009790:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009792:	683a      	ldr	r2, [r7, #0]
 8009794:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009798:	3b01      	subs	r3, #1
 800979a:	2060      	movs	r0, #96	@ 0x60
 800979c:	f7f8 f9f8 	bl	8001b90 <xTraceEventCreate3>
 80097a0:	e015      	b.n	80097ce <xQueueSemaphoreTake+0xfa>
 80097a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80097a4:	683a      	ldr	r2, [r7, #0]
 80097a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097aa:	3b01      	subs	r3, #1
 80097ac:	2061      	movs	r0, #97	@ 0x61
 80097ae:	f7f8 f9ef 	bl	8001b90 <xTraceEventCreate3>
 80097b2:	e00c      	b.n	80097ce <xQueueSemaphoreTake+0xfa>
 80097b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b6:	683a      	ldr	r2, [r7, #0]
 80097b8:	4619      	mov	r1, r3
 80097ba:	2062      	movs	r0, #98	@ 0x62
 80097bc:	f7f8 f964 	bl	8001a88 <xTraceEventCreate2>
 80097c0:	e005      	b.n	80097ce <xQueueSemaphoreTake+0xfa>
 80097c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	4619      	mov	r1, r3
 80097c8:	20c7      	movs	r0, #199	@ 0xc7
 80097ca:	f7f8 f95d 	bl	8001a88 <xTraceEventCreate2>

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80097ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d0:	1e5a      	subs	r2, r3, #1
 80097d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80097d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d104      	bne.n	80097e8 <xQueueSemaphoreTake+0x114>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80097de:	f001 fc0d 	bl	800affc <pvTaskIncrementMutexHeldCount>
 80097e2:	4602      	mov	r2, r0
 80097e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097e6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80097e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ea:	691b      	ldr	r3, [r3, #16]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00f      	beq.n	8009810 <xQueueSemaphoreTake+0x13c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80097f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097f2:	3310      	adds	r3, #16
 80097f4:	4618      	mov	r0, r3
 80097f6:	f001 f85b 	bl	800a8b0 <xTaskRemoveFromEventList>
 80097fa:	4603      	mov	r3, r0
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d007      	beq.n	8009810 <xQueueSemaphoreTake+0x13c>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009800:	4b9b      	ldr	r3, [pc, #620]	@ (8009a70 <xQueueSemaphoreTake+0x39c>)
 8009802:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009806:	601a      	str	r2, [r3, #0]
 8009808:	f3bf 8f4f 	dsb	sy
 800980c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009810:	f002 f986 	bl	800bb20 <vPortExitCritical>
				return pdPASS;
 8009814:	2301      	movs	r3, #1
 8009816:	e127      	b.n	8009a68 <xQueueSemaphoreTake+0x394>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d141      	bne.n	80098a2 <xQueueSemaphoreTake+0x1ce>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800981e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009820:	2b00      	cmp	r3, #0
 8009822:	d00b      	beq.n	800983c <xQueueSemaphoreTake+0x168>
	__asm volatile
 8009824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009828:	f383 8811 	msr	BASEPRI, r3
 800982c:	f3bf 8f6f 	isb	sy
 8009830:	f3bf 8f4f 	dsb	sy
 8009834:	617b      	str	r3, [r7, #20]
}
 8009836:	bf00      	nop
 8009838:	bf00      	nop
 800983a:	e7fd      	b.n	8009838 <xQueueSemaphoreTake+0x164>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800983c:	f002 f970 	bl	800bb20 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009842:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009846:	2b04      	cmp	r3, #4
 8009848:	d829      	bhi.n	800989e <xQueueSemaphoreTake+0x1ca>
 800984a:	a201      	add	r2, pc, #4	@ (adr r2, 8009850 <xQueueSemaphoreTake+0x17c>)
 800984c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009850:	08009865 	.word	0x08009865
 8009854:	08009885 	.word	0x08009885
 8009858:	08009875 	.word	0x08009875
 800985c:	08009875 	.word	0x08009875
 8009860:	08009893 	.word	0x08009893
 8009864:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800986a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800986c:	2063      	movs	r0, #99	@ 0x63
 800986e:	f7f8 f98f 	bl	8001b90 <xTraceEventCreate3>
 8009872:	e014      	b.n	800989e <xQueueSemaphoreTake+0x1ca>
 8009874:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009876:	683a      	ldr	r2, [r7, #0]
 8009878:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800987a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800987c:	2064      	movs	r0, #100	@ 0x64
 800987e:	f7f8 f987 	bl	8001b90 <xTraceEventCreate3>
 8009882:	e00c      	b.n	800989e <xQueueSemaphoreTake+0x1ca>
 8009884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009886:	683a      	ldr	r2, [r7, #0]
 8009888:	4619      	mov	r1, r3
 800988a:	2065      	movs	r0, #101	@ 0x65
 800988c:	f7f8 f8fc 	bl	8001a88 <xTraceEventCreate2>
 8009890:	e005      	b.n	800989e <xQueueSemaphoreTake+0x1ca>
 8009892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009894:	683a      	ldr	r2, [r7, #0]
 8009896:	4619      	mov	r1, r3
 8009898:	20c8      	movs	r0, #200	@ 0xc8
 800989a:	f7f8 f8f5 	bl	8001a88 <xTraceEventCreate2>
					return errQUEUE_EMPTY;
 800989e:	2300      	movs	r3, #0
 80098a0:	e0e2      	b.n	8009a68 <xQueueSemaphoreTake+0x394>
				}
				else if( xEntryTimeSet == pdFALSE )
 80098a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d106      	bne.n	80098b6 <xQueueSemaphoreTake+0x1e2>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80098a8:	f107 030c 	add.w	r3, r7, #12
 80098ac:	4618      	mov	r0, r3
 80098ae:	f001 f869 	bl	800a984 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80098b2:	2301      	movs	r3, #1
 80098b4:	633b      	str	r3, [r7, #48]	@ 0x30
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80098b6:	f002 f933 	bl	800bb20 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80098ba:	f000 fd6d 	bl	800a398 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80098be:	f002 f8fd 	bl	800babc <vPortEnterCritical>
 80098c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80098c8:	b25b      	sxtb	r3, r3
 80098ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ce:	d103      	bne.n	80098d8 <xQueueSemaphoreTake+0x204>
 80098d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098d2:	2200      	movs	r2, #0
 80098d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80098d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80098de:	b25b      	sxtb	r3, r3
 80098e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e4:	d103      	bne.n	80098ee <xQueueSemaphoreTake+0x21a>
 80098e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098e8:	2200      	movs	r2, #0
 80098ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80098ee:	f002 f917 	bl	800bb20 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80098f2:	463a      	mov	r2, r7
 80098f4:	f107 030c 	add.w	r3, r7, #12
 80098f8:	4611      	mov	r1, r2
 80098fa:	4618      	mov	r0, r3
 80098fc:	f001 f858 	bl	800a9b0 <xTaskCheckForTimeOut>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d162      	bne.n	80099cc <xQueueSemaphoreTake+0x2f8>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009906:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009908:	f000 f9ae 	bl	8009c68 <prvIsQueueEmpty>
 800990c:	4603      	mov	r3, r0
 800990e:	2b00      	cmp	r3, #0
 8009910:	d056      	beq.n	80099c0 <xQueueSemaphoreTake+0x2ec>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 8009912:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009914:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009918:	2b04      	cmp	r3, #4
 800991a:	d82a      	bhi.n	8009972 <xQueueSemaphoreTake+0x29e>
 800991c:	a201      	add	r2, pc, #4	@ (adr r2, 8009924 <xQueueSemaphoreTake+0x250>)
 800991e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009922:	bf00      	nop
 8009924:	08009939 	.word	0x08009939
 8009928:	08009959 	.word	0x08009959
 800992c:	08009949 	.word	0x08009949
 8009930:	08009949 	.word	0x08009949
 8009934:	08009967 	.word	0x08009967
 8009938:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800993a:	683a      	ldr	r2, [r7, #0]
 800993c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800993e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009940:	2066      	movs	r0, #102	@ 0x66
 8009942:	f7f8 f925 	bl	8001b90 <xTraceEventCreate3>
 8009946:	e014      	b.n	8009972 <xQueueSemaphoreTake+0x29e>
 8009948:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800994a:	683a      	ldr	r2, [r7, #0]
 800994c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800994e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009950:	2067      	movs	r0, #103	@ 0x67
 8009952:	f7f8 f91d 	bl	8001b90 <xTraceEventCreate3>
 8009956:	e00c      	b.n	8009972 <xQueueSemaphoreTake+0x29e>
 8009958:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800995a:	683a      	ldr	r2, [r7, #0]
 800995c:	4619      	mov	r1, r3
 800995e:	2068      	movs	r0, #104	@ 0x68
 8009960:	f7f8 f892 	bl	8001a88 <xTraceEventCreate2>
 8009964:	e005      	b.n	8009972 <xQueueSemaphoreTake+0x29e>
 8009966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009968:	683a      	ldr	r2, [r7, #0]
 800996a:	4619      	mov	r1, r3
 800996c:	20f6      	movs	r0, #246	@ 0xf6
 800996e:	f7f8 f88b 	bl	8001a88 <xTraceEventCreate2>

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d109      	bne.n	800998e <xQueueSemaphoreTake+0x2ba>
					{
						taskENTER_CRITICAL();
 800997a:	f002 f89f 	bl	800babc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800997e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	4618      	mov	r0, r3
 8009984:	f001 f9b8 	bl	800acf8 <xTaskPriorityInherit>
 8009988:	6378      	str	r0, [r7, #52]	@ 0x34
						}
						taskEXIT_CRITICAL();
 800998a:	f002 f8c9 	bl	800bb20 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800998e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009990:	3324      	adds	r3, #36	@ 0x24
 8009992:	683a      	ldr	r2, [r7, #0]
 8009994:	4611      	mov	r1, r2
 8009996:	4618      	mov	r0, r3
 8009998:	f000 ff2e 	bl	800a7f8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800999c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800999e:	f000 f911 	bl	8009bc4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80099a2:	f000 fd07 	bl	800a3b4 <xTaskResumeAll>
 80099a6:	4603      	mov	r3, r0
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	f47f aed6 	bne.w	800975a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80099ae:	4b30      	ldr	r3, [pc, #192]	@ (8009a70 <xQueueSemaphoreTake+0x39c>)
 80099b0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099b4:	601a      	str	r2, [r3, #0]
 80099b6:	f3bf 8f4f 	dsb	sy
 80099ba:	f3bf 8f6f 	isb	sy
 80099be:	e6cc      	b.n	800975a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80099c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099c2:	f000 f8ff 	bl	8009bc4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80099c6:	f000 fcf5 	bl	800a3b4 <xTaskResumeAll>
 80099ca:	e6c6      	b.n	800975a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80099cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099ce:	f000 f8f9 	bl	8009bc4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80099d2:	f000 fcef 	bl	800a3b4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099d6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099d8:	f000 f946 	bl	8009c68 <prvIsQueueEmpty>
 80099dc:	4603      	mov	r3, r0
 80099de:	2b00      	cmp	r3, #0
 80099e0:	f43f aebb 	beq.w	800975a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80099e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d00d      	beq.n	8009a06 <xQueueSemaphoreTake+0x332>
					{
						taskENTER_CRITICAL();
 80099ea:	f002 f867 	bl	800babc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80099ee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80099f0:	f000 f840 	bl	8009a74 <prvGetDisinheritPriorityAfterTimeout>
 80099f4:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80099f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80099fc:	4618      	mov	r0, r3
 80099fe:	f001 fa6d 	bl	800aedc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009a02:	f002 f88d 	bl	800bb20 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
 8009a06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a08:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009a0c:	2b04      	cmp	r3, #4
 8009a0e:	d82a      	bhi.n	8009a66 <xQueueSemaphoreTake+0x392>
 8009a10:	a201      	add	r2, pc, #4	@ (adr r2, 8009a18 <xQueueSemaphoreTake+0x344>)
 8009a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a16:	bf00      	nop
 8009a18:	08009a2d 	.word	0x08009a2d
 8009a1c:	08009a4d 	.word	0x08009a4d
 8009a20:	08009a3d 	.word	0x08009a3d
 8009a24:	08009a3d 	.word	0x08009a3d
 8009a28:	08009a5b 	.word	0x08009a5b
 8009a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a2e:	683a      	ldr	r2, [r7, #0]
 8009a30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a34:	2063      	movs	r0, #99	@ 0x63
 8009a36:	f7f8 f8ab 	bl	8001b90 <xTraceEventCreate3>
 8009a3a:	e014      	b.n	8009a66 <xQueueSemaphoreTake+0x392>
 8009a3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009a3e:	683a      	ldr	r2, [r7, #0]
 8009a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a44:	2064      	movs	r0, #100	@ 0x64
 8009a46:	f7f8 f8a3 	bl	8001b90 <xTraceEventCreate3>
 8009a4a:	e00c      	b.n	8009a66 <xQueueSemaphoreTake+0x392>
 8009a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a4e:	683a      	ldr	r2, [r7, #0]
 8009a50:	4619      	mov	r1, r3
 8009a52:	2065      	movs	r0, #101	@ 0x65
 8009a54:	f7f8 f818 	bl	8001a88 <xTraceEventCreate2>
 8009a58:	e005      	b.n	8009a66 <xQueueSemaphoreTake+0x392>
 8009a5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a5c:	683a      	ldr	r2, [r7, #0]
 8009a5e:	4619      	mov	r1, r3
 8009a60:	20c8      	movs	r0, #200	@ 0xc8
 8009a62:	f7f8 f811 	bl	8001a88 <xTraceEventCreate2>
				return errQUEUE_EMPTY;
 8009a66:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	3738      	adds	r7, #56	@ 0x38
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bd80      	pop	{r7, pc}
 8009a70:	e000ed04 	.word	0xe000ed04

08009a74 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d006      	beq.n	8009a92 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009a8e:	60fb      	str	r3, [r7, #12]
 8009a90:	e001      	b.n	8009a96 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009a92:	2300      	movs	r3, #0
 8009a94:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009a96:	68fb      	ldr	r3, [r7, #12]
	}
 8009a98:	4618      	mov	r0, r3
 8009a9a:	3714      	adds	r7, #20
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b086      	sub	sp, #24
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	60f8      	str	r0, [r7, #12]
 8009aac:	60b9      	str	r1, [r7, #8]
 8009aae:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ab8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d10d      	bne.n	8009ade <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d14d      	bne.n	8009b66 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	689b      	ldr	r3, [r3, #8]
 8009ace:	4618      	mov	r0, r3
 8009ad0:	f001 f988 	bl	800ade4 <xTaskPriorityDisinherit>
 8009ad4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	609a      	str	r2, [r3, #8]
 8009adc:	e043      	b.n	8009b66 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d119      	bne.n	8009b18 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	6858      	ldr	r0, [r3, #4]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009aec:	461a      	mov	r2, r3
 8009aee:	68b9      	ldr	r1, [r7, #8]
 8009af0:	f003 fca5 	bl	800d43e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	685a      	ldr	r2, [r3, #4]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009afc:	441a      	add	r2, r3
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	685a      	ldr	r2, [r3, #4]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	689b      	ldr	r3, [r3, #8]
 8009b0a:	429a      	cmp	r2, r3
 8009b0c:	d32b      	bcc.n	8009b66 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	681a      	ldr	r2, [r3, #0]
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	605a      	str	r2, [r3, #4]
 8009b16:	e026      	b.n	8009b66 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	68d8      	ldr	r0, [r3, #12]
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b20:	461a      	mov	r2, r3
 8009b22:	68b9      	ldr	r1, [r7, #8]
 8009b24:	f003 fc8b 	bl	800d43e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	68da      	ldr	r2, [r3, #12]
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b30:	425b      	negs	r3, r3
 8009b32:	441a      	add	r2, r3
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	429a      	cmp	r2, r3
 8009b42:	d207      	bcs.n	8009b54 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	689a      	ldr	r2, [r3, #8]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b4c:	425b      	negs	r3, r3
 8009b4e:	441a      	add	r2, r3
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2b02      	cmp	r3, #2
 8009b58:	d105      	bne.n	8009b66 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009b5a:	693b      	ldr	r3, [r7, #16]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d002      	beq.n	8009b66 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009b60:	693b      	ldr	r3, [r7, #16]
 8009b62:	3b01      	subs	r3, #1
 8009b64:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	1c5a      	adds	r2, r3, #1
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8009b6e:	697b      	ldr	r3, [r7, #20]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3718      	adds	r7, #24
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}

08009b78 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009b78:	b580      	push	{r7, lr}
 8009b7a:	b082      	sub	sp, #8
 8009b7c:	af00      	add	r7, sp, #0
 8009b7e:	6078      	str	r0, [r7, #4]
 8009b80:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d018      	beq.n	8009bbc <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	68da      	ldr	r2, [r3, #12]
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b92:	441a      	add	r2, r3
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	68da      	ldr	r2, [r3, #12]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	689b      	ldr	r3, [r3, #8]
 8009ba0:	429a      	cmp	r2, r3
 8009ba2:	d303      	bcc.n	8009bac <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681a      	ldr	r2, [r3, #0]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	68d9      	ldr	r1, [r3, #12]
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009bb4:	461a      	mov	r2, r3
 8009bb6:	6838      	ldr	r0, [r7, #0]
 8009bb8:	f003 fc41 	bl	800d43e <memcpy>
	}
}
 8009bbc:	bf00      	nop
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009bcc:	f001 ff76 	bl	800babc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009bd6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009bd8:	e011      	b.n	8009bfe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d012      	beq.n	8009c08 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	3324      	adds	r3, #36	@ 0x24
 8009be6:	4618      	mov	r0, r3
 8009be8:	f000 fe62 	bl	800a8b0 <xTaskRemoveFromEventList>
 8009bec:	4603      	mov	r3, r0
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d001      	beq.n	8009bf6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8009bf2:	f000 ff41 	bl	800aa78 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009bf6:	7bfb      	ldrb	r3, [r7, #15]
 8009bf8:	3b01      	subs	r3, #1
 8009bfa:	b2db      	uxtb	r3, r3
 8009bfc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009bfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	dce9      	bgt.n	8009bda <prvUnlockQueue+0x16>
 8009c06:	e000      	b.n	8009c0a <prvUnlockQueue+0x46>
					break;
 8009c08:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	22ff      	movs	r2, #255	@ 0xff
 8009c0e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009c12:	f001 ff85 	bl	800bb20 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009c16:	f001 ff51 	bl	800babc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c20:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c22:	e011      	b.n	8009c48 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	691b      	ldr	r3, [r3, #16]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d012      	beq.n	8009c52 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	3310      	adds	r3, #16
 8009c30:	4618      	mov	r0, r3
 8009c32:	f000 fe3d 	bl	800a8b0 <xTaskRemoveFromEventList>
 8009c36:	4603      	mov	r3, r0
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d001      	beq.n	8009c40 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009c3c:	f000 ff1c 	bl	800aa78 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009c40:	7bbb      	ldrb	r3, [r7, #14]
 8009c42:	3b01      	subs	r3, #1
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009c48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	dce9      	bgt.n	8009c24 <prvUnlockQueue+0x60>
 8009c50:	e000      	b.n	8009c54 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009c52:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	22ff      	movs	r2, #255	@ 0xff
 8009c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009c5c:	f001 ff60 	bl	800bb20 <vPortExitCritical>
}
 8009c60:	bf00      	nop
 8009c62:	3710      	adds	r7, #16
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b084      	sub	sp, #16
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009c70:	f001 ff24 	bl	800babc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d102      	bne.n	8009c82 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009c7c:	2301      	movs	r3, #1
 8009c7e:	60fb      	str	r3, [r7, #12]
 8009c80:	e001      	b.n	8009c86 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009c82:	2300      	movs	r3, #0
 8009c84:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009c86:	f001 ff4b 	bl	800bb20 <vPortExitCritical>

	return xReturn;
 8009c8a:	68fb      	ldr	r3, [r7, #12]
}
 8009c8c:	4618      	mov	r0, r3
 8009c8e:	3710      	adds	r7, #16
 8009c90:	46bd      	mov	sp, r7
 8009c92:	bd80      	pop	{r7, pc}

08009c94 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b084      	sub	sp, #16
 8009c98:	af00      	add	r7, sp, #0
 8009c9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009c9c:	f001 ff0e 	bl	800babc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ca8:	429a      	cmp	r2, r3
 8009caa:	d102      	bne.n	8009cb2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009cac:	2301      	movs	r3, #1
 8009cae:	60fb      	str	r3, [r7, #12]
 8009cb0:	e001      	b.n	8009cb6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009cb6:	f001 ff33 	bl	800bb20 <vPortExitCritical>

	return xReturn;
 8009cba:	68fb      	ldr	r3, [r7, #12]
}
 8009cbc:	4618      	mov	r0, r3
 8009cbe:	3710      	adds	r7, #16
 8009cc0:	46bd      	mov	sp, r7
 8009cc2:	bd80      	pop	{r7, pc}

08009cc4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009cce:	2300      	movs	r3, #0
 8009cd0:	60fb      	str	r3, [r7, #12]
 8009cd2:	e018      	b.n	8009d06 <vQueueAddToRegistry+0x42>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009cd4:	4a10      	ldr	r2, [pc, #64]	@ (8009d18 <vQueueAddToRegistry+0x54>)
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d10f      	bne.n	8009d00 <vQueueAddToRegistry+0x3c>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009ce0:	490d      	ldr	r1, [pc, #52]	@ (8009d18 <vQueueAddToRegistry+0x54>)
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	683a      	ldr	r2, [r7, #0]
 8009ce6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009cea:	4a0b      	ldr	r2, [pc, #44]	@ (8009d18 <vQueueAddToRegistry+0x54>)
 8009cec:	68fb      	ldr	r3, [r7, #12]
 8009cee:	00db      	lsls	r3, r3, #3
 8009cf0:	4413      	add	r3, r2
 8009cf2:	687a      	ldr	r2, [r7, #4]
 8009cf4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 8009cf6:	6839      	ldr	r1, [r7, #0]
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7f9 f950 	bl	8002f9e <xTraceObjectSetNameWithoutHandle>
				break;
 8009cfe:	e006      	b.n	8009d0e <vQueueAddToRegistry+0x4a>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	3301      	adds	r3, #1
 8009d04:	60fb      	str	r3, [r7, #12]
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	2b07      	cmp	r3, #7
 8009d0a:	d9e3      	bls.n	8009cd4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009d0c:	bf00      	nop
 8009d0e:	bf00      	nop
 8009d10:	3710      	adds	r7, #16
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd80      	pop	{r7, pc}
 8009d16:	bf00      	nop
 8009d18:	200045ec 	.word	0x200045ec

08009d1c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b086      	sub	sp, #24
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	60f8      	str	r0, [r7, #12]
 8009d24:	60b9      	str	r1, [r7, #8]
 8009d26:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009d2c:	f001 fec6 	bl	800babc <vPortEnterCritical>
 8009d30:	697b      	ldr	r3, [r7, #20]
 8009d32:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009d36:	b25b      	sxtb	r3, r3
 8009d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d3c:	d103      	bne.n	8009d46 <vQueueWaitForMessageRestricted+0x2a>
 8009d3e:	697b      	ldr	r3, [r7, #20]
 8009d40:	2200      	movs	r2, #0
 8009d42:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009d46:	697b      	ldr	r3, [r7, #20]
 8009d48:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d4c:	b25b      	sxtb	r3, r3
 8009d4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d52:	d103      	bne.n	8009d5c <vQueueWaitForMessageRestricted+0x40>
 8009d54:	697b      	ldr	r3, [r7, #20]
 8009d56:	2200      	movs	r2, #0
 8009d58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009d5c:	f001 fee0 	bl	800bb20 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009d60:	697b      	ldr	r3, [r7, #20]
 8009d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d106      	bne.n	8009d76 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009d68:	697b      	ldr	r3, [r7, #20]
 8009d6a:	3324      	adds	r3, #36	@ 0x24
 8009d6c:	687a      	ldr	r2, [r7, #4]
 8009d6e:	68b9      	ldr	r1, [r7, #8]
 8009d70:	4618      	mov	r0, r3
 8009d72:	f000 fd67 	bl	800a844 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009d76:	6978      	ldr	r0, [r7, #20]
 8009d78:	f7ff ff24 	bl	8009bc4 <prvUnlockQueue>
	}
 8009d7c:	bf00      	nop
 8009d7e:	3718      	adds	r7, #24
 8009d80:	46bd      	mov	sp, r7
 8009d82:	bd80      	pop	{r7, pc}

08009d84 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b08e      	sub	sp, #56	@ 0x38
 8009d88:	af04      	add	r7, sp, #16
 8009d8a:	60f8      	str	r0, [r7, #12]
 8009d8c:	60b9      	str	r1, [r7, #8]
 8009d8e:	607a      	str	r2, [r7, #4]
 8009d90:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8009d92:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d10b      	bne.n	8009db0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8009d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d9c:	f383 8811 	msr	BASEPRI, r3
 8009da0:	f3bf 8f6f 	isb	sy
 8009da4:	f3bf 8f4f 	dsb	sy
 8009da8:	623b      	str	r3, [r7, #32]
}
 8009daa:	bf00      	nop
 8009dac:	bf00      	nop
 8009dae:	e7fd      	b.n	8009dac <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009db0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d10b      	bne.n	8009dce <xTaskCreateStatic+0x4a>
	__asm volatile
 8009db6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dba:	f383 8811 	msr	BASEPRI, r3
 8009dbe:	f3bf 8f6f 	isb	sy
 8009dc2:	f3bf 8f4f 	dsb	sy
 8009dc6:	61fb      	str	r3, [r7, #28]
}
 8009dc8:	bf00      	nop
 8009dca:	bf00      	nop
 8009dcc:	e7fd      	b.n	8009dca <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009dce:	23a8      	movs	r3, #168	@ 0xa8
 8009dd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009dd2:	693b      	ldr	r3, [r7, #16]
 8009dd4:	2ba8      	cmp	r3, #168	@ 0xa8
 8009dd6:	d00b      	beq.n	8009df0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8009dd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ddc:	f383 8811 	msr	BASEPRI, r3
 8009de0:	f3bf 8f6f 	isb	sy
 8009de4:	f3bf 8f4f 	dsb	sy
 8009de8:	61bb      	str	r3, [r7, #24]
}
 8009dea:	bf00      	nop
 8009dec:	bf00      	nop
 8009dee:	e7fd      	b.n	8009dec <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009df0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009df2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d01e      	beq.n	8009e36 <xTaskCreateStatic+0xb2>
 8009df8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d01b      	beq.n	8009e36 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009e00:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009e06:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e0a:	2202      	movs	r2, #2
 8009e0c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009e10:	2300      	movs	r3, #0
 8009e12:	9303      	str	r3, [sp, #12]
 8009e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e16:	9302      	str	r3, [sp, #8]
 8009e18:	f107 0314 	add.w	r3, r7, #20
 8009e1c:	9301      	str	r3, [sp, #4]
 8009e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009e20:	9300      	str	r3, [sp, #0]
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	68b9      	ldr	r1, [r7, #8]
 8009e28:	68f8      	ldr	r0, [r7, #12]
 8009e2a:	f000 f851 	bl	8009ed0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009e2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009e30:	f000 f8f6 	bl	800a020 <prvAddNewTaskToReadyList>
 8009e34:	e001      	b.n	8009e3a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009e36:	2300      	movs	r3, #0
 8009e38:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009e3a:	697b      	ldr	r3, [r7, #20]
	}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3728      	adds	r7, #40	@ 0x28
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009e44:	b580      	push	{r7, lr}
 8009e46:	b08c      	sub	sp, #48	@ 0x30
 8009e48:	af04      	add	r7, sp, #16
 8009e4a:	60f8      	str	r0, [r7, #12]
 8009e4c:	60b9      	str	r1, [r7, #8]
 8009e4e:	603b      	str	r3, [r7, #0]
 8009e50:	4613      	mov	r3, r2
 8009e52:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009e54:	88fb      	ldrh	r3, [r7, #6]
 8009e56:	009b      	lsls	r3, r3, #2
 8009e58:	4618      	mov	r0, r3
 8009e5a:	f001 ff57 	bl	800bd0c <pvPortMalloc>
 8009e5e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009e60:	697b      	ldr	r3, [r7, #20]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d00e      	beq.n	8009e84 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009e66:	20a8      	movs	r0, #168	@ 0xa8
 8009e68:	f001 ff50 	bl	800bd0c <pvPortMalloc>
 8009e6c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009e6e:	69fb      	ldr	r3, [r7, #28]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d003      	beq.n	8009e7c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009e74:	69fb      	ldr	r3, [r7, #28]
 8009e76:	697a      	ldr	r2, [r7, #20]
 8009e78:	631a      	str	r2, [r3, #48]	@ 0x30
 8009e7a:	e005      	b.n	8009e88 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009e7c:	6978      	ldr	r0, [r7, #20]
 8009e7e:	f002 f82f 	bl	800bee0 <vPortFree>
 8009e82:	e001      	b.n	8009e88 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009e84:	2300      	movs	r3, #0
 8009e86:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009e88:	69fb      	ldr	r3, [r7, #28]
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d017      	beq.n	8009ebe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009e8e:	69fb      	ldr	r3, [r7, #28]
 8009e90:	2200      	movs	r2, #0
 8009e92:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009e96:	88fa      	ldrh	r2, [r7, #6]
 8009e98:	2300      	movs	r3, #0
 8009e9a:	9303      	str	r3, [sp, #12]
 8009e9c:	69fb      	ldr	r3, [r7, #28]
 8009e9e:	9302      	str	r3, [sp, #8]
 8009ea0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ea2:	9301      	str	r3, [sp, #4]
 8009ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea6:	9300      	str	r3, [sp, #0]
 8009ea8:	683b      	ldr	r3, [r7, #0]
 8009eaa:	68b9      	ldr	r1, [r7, #8]
 8009eac:	68f8      	ldr	r0, [r7, #12]
 8009eae:	f000 f80f 	bl	8009ed0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009eb2:	69f8      	ldr	r0, [r7, #28]
 8009eb4:	f000 f8b4 	bl	800a020 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009eb8:	2301      	movs	r3, #1
 8009eba:	61bb      	str	r3, [r7, #24]
 8009ebc:	e002      	b.n	8009ec4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009ebe:	f04f 33ff 	mov.w	r3, #4294967295
 8009ec2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009ec4:	69bb      	ldr	r3, [r7, #24]
	}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	3720      	adds	r7, #32
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd80      	pop	{r7, pc}
	...

08009ed0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009ed0:	b580      	push	{r7, lr}
 8009ed2:	b088      	sub	sp, #32
 8009ed4:	af00      	add	r7, sp, #0
 8009ed6:	60f8      	str	r0, [r7, #12]
 8009ed8:	60b9      	str	r1, [r7, #8]
 8009eda:	607a      	str	r2, [r7, #4]
 8009edc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009ede:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ee0:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	009b      	lsls	r3, r3, #2
 8009ee6:	461a      	mov	r2, r3
 8009ee8:	21a5      	movs	r1, #165	@ 0xa5
 8009eea:	f003 f9cb 	bl	800d284 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ef0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009ef8:	3b01      	subs	r3, #1
 8009efa:	009b      	lsls	r3, r3, #2
 8009efc:	4413      	add	r3, r2
 8009efe:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009f00:	69bb      	ldr	r3, [r7, #24]
 8009f02:	f023 0307 	bic.w	r3, r3, #7
 8009f06:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009f08:	69bb      	ldr	r3, [r7, #24]
 8009f0a:	f003 0307 	and.w	r3, r3, #7
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d00b      	beq.n	8009f2a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8009f12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f16:	f383 8811 	msr	BASEPRI, r3
 8009f1a:	f3bf 8f6f 	isb	sy
 8009f1e:	f3bf 8f4f 	dsb	sy
 8009f22:	617b      	str	r3, [r7, #20]
}
 8009f24:	bf00      	nop
 8009f26:	bf00      	nop
 8009f28:	e7fd      	b.n	8009f26 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d01f      	beq.n	8009f70 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f30:	2300      	movs	r3, #0
 8009f32:	61fb      	str	r3, [r7, #28]
 8009f34:	e012      	b.n	8009f5c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009f36:	68ba      	ldr	r2, [r7, #8]
 8009f38:	69fb      	ldr	r3, [r7, #28]
 8009f3a:	4413      	add	r3, r2
 8009f3c:	7819      	ldrb	r1, [r3, #0]
 8009f3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f40:	69fb      	ldr	r3, [r7, #28]
 8009f42:	4413      	add	r3, r2
 8009f44:	3334      	adds	r3, #52	@ 0x34
 8009f46:	460a      	mov	r2, r1
 8009f48:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009f4a:	68ba      	ldr	r2, [r7, #8]
 8009f4c:	69fb      	ldr	r3, [r7, #28]
 8009f4e:	4413      	add	r3, r2
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d006      	beq.n	8009f64 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009f56:	69fb      	ldr	r3, [r7, #28]
 8009f58:	3301      	adds	r3, #1
 8009f5a:	61fb      	str	r3, [r7, #28]
 8009f5c:	69fb      	ldr	r3, [r7, #28]
 8009f5e:	2b0f      	cmp	r3, #15
 8009f60:	d9e9      	bls.n	8009f36 <prvInitialiseNewTask+0x66>
 8009f62:	e000      	b.n	8009f66 <prvInitialiseNewTask+0x96>
			{
				break;
 8009f64:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f68:	2200      	movs	r2, #0
 8009f6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009f6e:	e003      	b.n	8009f78 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009f70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f72:	2200      	movs	r2, #0
 8009f74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009f78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f7a:	2b37      	cmp	r3, #55	@ 0x37
 8009f7c:	d901      	bls.n	8009f82 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009f7e:	2337      	movs	r3, #55	@ 0x37
 8009f80:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009f82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f86:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009f88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f8a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f8c:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009f8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f90:	2200      	movs	r2, #0
 8009f92:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f96:	3304      	adds	r3, #4
 8009f98:	4618      	mov	r0, r3
 8009f9a:	f7fe fcd1 	bl	8008940 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fa0:	3318      	adds	r3, #24
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	f7fe fccc 	bl	8008940 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009faa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fac:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009fb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fb6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009fbc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009fbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fc8:	2200      	movs	r2, #0
 8009fca:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fd0:	3354      	adds	r3, #84	@ 0x54
 8009fd2:	224c      	movs	r2, #76	@ 0x4c
 8009fd4:	2100      	movs	r1, #0
 8009fd6:	4618      	mov	r0, r3
 8009fd8:	f003 f954 	bl	800d284 <memset>
 8009fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fde:	4a0d      	ldr	r2, [pc, #52]	@ (800a014 <prvInitialiseNewTask+0x144>)
 8009fe0:	659a      	str	r2, [r3, #88]	@ 0x58
 8009fe2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fe4:	4a0c      	ldr	r2, [pc, #48]	@ (800a018 <prvInitialiseNewTask+0x148>)
 8009fe6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009fea:	4a0c      	ldr	r2, [pc, #48]	@ (800a01c <prvInitialiseNewTask+0x14c>)
 8009fec:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009fee:	683a      	ldr	r2, [r7, #0]
 8009ff0:	68f9      	ldr	r1, [r7, #12]
 8009ff2:	69b8      	ldr	r0, [r7, #24]
 8009ff4:	f001 fc22 	bl	800b83c <pxPortInitialiseStack>
 8009ff8:	4602      	mov	r2, r0
 8009ffa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ffc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a000:	2b00      	cmp	r3, #0
 800a002:	d002      	beq.n	800a00a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a006:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a008:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a00a:	bf00      	nop
 800a00c:	3720      	adds	r7, #32
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}
 800a012:	bf00      	nop
 800a014:	20009c80 	.word	0x20009c80
 800a018:	20009ce8 	.word	0x20009ce8
 800a01c:	20009d50 	.word	0x20009d50

0800a020 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a020:	b580      	push	{r7, lr}
 800a022:	b082      	sub	sp, #8
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a028:	f001 fd48 	bl	800babc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a02c:	4b37      	ldr	r3, [pc, #220]	@ (800a10c <prvAddNewTaskToReadyList+0xec>)
 800a02e:	681b      	ldr	r3, [r3, #0]
 800a030:	3301      	adds	r3, #1
 800a032:	4a36      	ldr	r2, [pc, #216]	@ (800a10c <prvAddNewTaskToReadyList+0xec>)
 800a034:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a036:	4b36      	ldr	r3, [pc, #216]	@ (800a110 <prvAddNewTaskToReadyList+0xf0>)
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d109      	bne.n	800a052 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a03e:	4a34      	ldr	r2, [pc, #208]	@ (800a110 <prvAddNewTaskToReadyList+0xf0>)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a044:	4b31      	ldr	r3, [pc, #196]	@ (800a10c <prvAddNewTaskToReadyList+0xec>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b01      	cmp	r3, #1
 800a04a:	d110      	bne.n	800a06e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a04c:	f000 fd3a 	bl	800aac4 <prvInitialiseTaskLists>
 800a050:	e00d      	b.n	800a06e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a052:	4b30      	ldr	r3, [pc, #192]	@ (800a114 <prvAddNewTaskToReadyList+0xf4>)
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d109      	bne.n	800a06e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a05a:	4b2d      	ldr	r3, [pc, #180]	@ (800a110 <prvAddNewTaskToReadyList+0xf0>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a064:	429a      	cmp	r2, r3
 800a066:	d802      	bhi.n	800a06e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a068:	4a29      	ldr	r2, [pc, #164]	@ (800a110 <prvAddNewTaskToReadyList+0xf0>)
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a06e:	4b2a      	ldr	r3, [pc, #168]	@ (800a118 <prvAddNewTaskToReadyList+0xf8>)
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	3301      	adds	r3, #1
 800a074:	4a28      	ldr	r2, [pc, #160]	@ (800a118 <prvAddNewTaskToReadyList+0xf8>)
 800a076:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a078:	4b27      	ldr	r3, [pc, #156]	@ (800a118 <prvAddNewTaskToReadyList+0xf8>)
 800a07a:	681a      	ldr	r2, [r3, #0]
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	2b00      	cmp	r3, #0
 800a084:	d00b      	beq.n	800a09e <prvAddNewTaskToReadyList+0x7e>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d008      	beq.n	800a09e <prvAddNewTaskToReadyList+0x7e>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a096:	6879      	ldr	r1, [r7, #4]
 800a098:	2010      	movs	r0, #16
 800a09a:	f7f8 ff67 	bl	8002f6c <xTraceObjectRegisterWithoutHandle>

		prvAddTaskToReadyList( pxNewTCB );
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	2030      	movs	r0, #48	@ 0x30
 800a0a4:	f7f7 fc70 	bl	8001988 <xTraceEventCreate1>
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ac:	4b1b      	ldr	r3, [pc, #108]	@ (800a11c <prvAddNewTaskToReadyList+0xfc>)
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d903      	bls.n	800a0bc <prvAddNewTaskToReadyList+0x9c>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b8:	4a18      	ldr	r2, [pc, #96]	@ (800a11c <prvAddNewTaskToReadyList+0xfc>)
 800a0ba:	6013      	str	r3, [r2, #0]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0c0:	4613      	mov	r3, r2
 800a0c2:	009b      	lsls	r3, r3, #2
 800a0c4:	4413      	add	r3, r2
 800a0c6:	009b      	lsls	r3, r3, #2
 800a0c8:	4a15      	ldr	r2, [pc, #84]	@ (800a120 <prvAddNewTaskToReadyList+0x100>)
 800a0ca:	441a      	add	r2, r3
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	3304      	adds	r3, #4
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	f7fe fc41 	bl	800895a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a0d8:	f001 fd22 	bl	800bb20 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a0dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a114 <prvAddNewTaskToReadyList+0xf4>)
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00e      	beq.n	800a102 <prvAddNewTaskToReadyList+0xe2>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a0e4:	4b0a      	ldr	r3, [pc, #40]	@ (800a110 <prvAddNewTaskToReadyList+0xf0>)
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0ee:	429a      	cmp	r2, r3
 800a0f0:	d207      	bcs.n	800a102 <prvAddNewTaskToReadyList+0xe2>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800a0f2:	4b0c      	ldr	r3, [pc, #48]	@ (800a124 <prvAddNewTaskToReadyList+0x104>)
 800a0f4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0f8:	601a      	str	r2, [r3, #0]
 800a0fa:	f3bf 8f4f 	dsb	sy
 800a0fe:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a102:	bf00      	nop
 800a104:	3708      	adds	r7, #8
 800a106:	46bd      	mov	sp, r7
 800a108:	bd80      	pop	{r7, pc}
 800a10a:	bf00      	nop
 800a10c:	20004b00 	.word	0x20004b00
 800a110:	2000462c 	.word	0x2000462c
 800a114:	20004b0c 	.word	0x20004b0c
 800a118:	20004b1c 	.word	0x20004b1c
 800a11c:	20004b08 	.word	0x20004b08
 800a120:	20004630 	.word	0x20004630
 800a124:	e000ed04 	.word	0xe000ed04

0800a128 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08a      	sub	sp, #40	@ 0x28
 800a12c:	af00      	add	r7, sp, #0
 800a12e:	6078      	str	r0, [r7, #4]
 800a130:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 800a132:	2300      	movs	r3, #0
 800a134:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d10b      	bne.n	800a154 <vTaskDelayUntil+0x2c>
	__asm volatile
 800a13c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a140:	f383 8811 	msr	BASEPRI, r3
 800a144:	f3bf 8f6f 	isb	sy
 800a148:	f3bf 8f4f 	dsb	sy
 800a14c:	617b      	str	r3, [r7, #20]
}
 800a14e:	bf00      	nop
 800a150:	bf00      	nop
 800a152:	e7fd      	b.n	800a150 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	2b00      	cmp	r3, #0
 800a158:	d10b      	bne.n	800a172 <vTaskDelayUntil+0x4a>
	__asm volatile
 800a15a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a15e:	f383 8811 	msr	BASEPRI, r3
 800a162:	f3bf 8f6f 	isb	sy
 800a166:	f3bf 8f4f 	dsb	sy
 800a16a:	613b      	str	r3, [r7, #16]
}
 800a16c:	bf00      	nop
 800a16e:	bf00      	nop
 800a170:	e7fd      	b.n	800a16e <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 800a172:	4b2c      	ldr	r3, [pc, #176]	@ (800a224 <vTaskDelayUntil+0xfc>)
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d00b      	beq.n	800a192 <vTaskDelayUntil+0x6a>
	__asm volatile
 800a17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a17e:	f383 8811 	msr	BASEPRI, r3
 800a182:	f3bf 8f6f 	isb	sy
 800a186:	f3bf 8f4f 	dsb	sy
 800a18a:	60fb      	str	r3, [r7, #12]
}
 800a18c:	bf00      	nop
 800a18e:	bf00      	nop
 800a190:	e7fd      	b.n	800a18e <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 800a192:	f000 f901 	bl	800a398 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 800a196:	4b24      	ldr	r3, [pc, #144]	@ (800a228 <vTaskDelayUntil+0x100>)
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	683a      	ldr	r2, [r7, #0]
 800a1a2:	4413      	add	r3, r2
 800a1a4:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	6a3a      	ldr	r2, [r7, #32]
 800a1ac:	429a      	cmp	r2, r3
 800a1ae:	d20b      	bcs.n	800a1c8 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	69fa      	ldr	r2, [r7, #28]
 800a1b6:	429a      	cmp	r2, r3
 800a1b8:	d211      	bcs.n	800a1de <vTaskDelayUntil+0xb6>
 800a1ba:	69fa      	ldr	r2, [r7, #28]
 800a1bc:	6a3b      	ldr	r3, [r7, #32]
 800a1be:	429a      	cmp	r2, r3
 800a1c0:	d90d      	bls.n	800a1de <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a1c2:	2301      	movs	r3, #1
 800a1c4:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1c6:	e00a      	b.n	800a1de <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	69fa      	ldr	r2, [r7, #28]
 800a1ce:	429a      	cmp	r2, r3
 800a1d0:	d303      	bcc.n	800a1da <vTaskDelayUntil+0xb2>
 800a1d2:	69fa      	ldr	r2, [r7, #28]
 800a1d4:	6a3b      	ldr	r3, [r7, #32]
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d901      	bls.n	800a1de <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 800a1da:	2301      	movs	r3, #1
 800a1dc:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	69fa      	ldr	r2, [r7, #28]
 800a1e2:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d00a      	beq.n	800a200 <vTaskDelayUntil+0xd8>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );
 800a1ea:	69f9      	ldr	r1, [r7, #28]
 800a1ec:	2079      	movs	r0, #121	@ 0x79
 800a1ee:	f7f7 fbcb 	bl	8001988 <xTraceEventCreate1>

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 800a1f2:	69fa      	ldr	r2, [r7, #28]
 800a1f4:	6a3b      	ldr	r3, [r7, #32]
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	2100      	movs	r1, #0
 800a1fa:	4618      	mov	r0, r3
 800a1fc:	f000 ff12 	bl	800b024 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 800a200:	f000 f8d8 	bl	800a3b4 <xTaskResumeAll>
 800a204:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a206:	69bb      	ldr	r3, [r7, #24]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d107      	bne.n	800a21c <vTaskDelayUntil+0xf4>
		{
			portYIELD_WITHIN_API();
 800a20c:	4b07      	ldr	r3, [pc, #28]	@ (800a22c <vTaskDelayUntil+0x104>)
 800a20e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a212:	601a      	str	r2, [r3, #0]
 800a214:	f3bf 8f4f 	dsb	sy
 800a218:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a21c:	bf00      	nop
 800a21e:	3728      	adds	r7, #40	@ 0x28
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}
 800a224:	20004b28 	.word	0x20004b28
 800a228:	20004b04 	.word	0x20004b04
 800a22c:	e000ed04 	.word	0xe000ed04

0800a230 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800a230:	b580      	push	{r7, lr}
 800a232:	b084      	sub	sp, #16
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800a238:	2300      	movs	r3, #0
 800a23a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d01c      	beq.n	800a27c <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800a242:	4b16      	ldr	r3, [pc, #88]	@ (800a29c <vTaskDelay+0x6c>)
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00b      	beq.n	800a262 <vTaskDelay+0x32>
	__asm volatile
 800a24a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a24e:	f383 8811 	msr	BASEPRI, r3
 800a252:	f3bf 8f6f 	isb	sy
 800a256:	f3bf 8f4f 	dsb	sy
 800a25a:	60bb      	str	r3, [r7, #8]
}
 800a25c:	bf00      	nop
 800a25e:	bf00      	nop
 800a260:	e7fd      	b.n	800a25e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800a262:	f000 f899 	bl	800a398 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 800a266:	6879      	ldr	r1, [r7, #4]
 800a268:	207a      	movs	r0, #122	@ 0x7a
 800a26a:	f7f7 fb8d 	bl	8001988 <xTraceEventCreate1>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a26e:	2100      	movs	r1, #0
 800a270:	6878      	ldr	r0, [r7, #4]
 800a272:	f000 fed7 	bl	800b024 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800a276:	f000 f89d 	bl	800a3b4 <xTaskResumeAll>
 800a27a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d107      	bne.n	800a292 <vTaskDelay+0x62>
		{
			portYIELD_WITHIN_API();
 800a282:	4b07      	ldr	r3, [pc, #28]	@ (800a2a0 <vTaskDelay+0x70>)
 800a284:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a288:	601a      	str	r2, [r3, #0]
 800a28a:	f3bf 8f4f 	dsb	sy
 800a28e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a292:	bf00      	nop
 800a294:	3710      	adds	r7, #16
 800a296:	46bd      	mov	sp, r7
 800a298:	bd80      	pop	{r7, pc}
 800a29a:	bf00      	nop
 800a29c:	20004b28 	.word	0x20004b28
 800a2a0:	e000ed04 	.word	0xe000ed04

0800a2a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b08a      	sub	sp, #40	@ 0x28
 800a2a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800a2aa:	2300      	movs	r3, #0
 800a2ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800a2b2:	463a      	mov	r2, r7
 800a2b4:	1d39      	adds	r1, r7, #4
 800a2b6:	f107 0308 	add.w	r3, r7, #8
 800a2ba:	4618      	mov	r0, r3
 800a2bc:	f7fe faec 	bl	8008898 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800a2c0:	6839      	ldr	r1, [r7, #0]
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	68ba      	ldr	r2, [r7, #8]
 800a2c6:	9202      	str	r2, [sp, #8]
 800a2c8:	9301      	str	r3, [sp, #4]
 800a2ca:	2300      	movs	r3, #0
 800a2cc:	9300      	str	r3, [sp, #0]
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	460a      	mov	r2, r1
 800a2d2:	4929      	ldr	r1, [pc, #164]	@ (800a378 <vTaskStartScheduler+0xd4>)
 800a2d4:	4829      	ldr	r0, [pc, #164]	@ (800a37c <vTaskStartScheduler+0xd8>)
 800a2d6:	f7ff fd55 	bl	8009d84 <xTaskCreateStatic>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	4a28      	ldr	r2, [pc, #160]	@ (800a380 <vTaskStartScheduler+0xdc>)
 800a2de:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800a2e0:	4b27      	ldr	r3, [pc, #156]	@ (800a380 <vTaskStartScheduler+0xdc>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d002      	beq.n	800a2ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	617b      	str	r3, [r7, #20]
 800a2ec:	e001      	b.n	800a2f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800a2ee:	2300      	movs	r3, #0
 800a2f0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800a2f2:	697b      	ldr	r3, [r7, #20]
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	d102      	bne.n	800a2fe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800a2f8:	f000 fee8 	bl	800b0cc <xTimerCreateTimerTask>
 800a2fc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800a2fe:	697b      	ldr	r3, [r7, #20]
 800a300:	2b01      	cmp	r3, #1
 800a302:	d124      	bne.n	800a34e <vTaskStartScheduler+0xaa>
	__asm volatile
 800a304:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a308:	f383 8811 	msr	BASEPRI, r3
 800a30c:	f3bf 8f6f 	isb	sy
 800a310:	f3bf 8f4f 	dsb	sy
 800a314:	613b      	str	r3, [r7, #16]
}
 800a316:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a318:	4b1a      	ldr	r3, [pc, #104]	@ (800a384 <vTaskStartScheduler+0xe0>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	3354      	adds	r3, #84	@ 0x54
 800a31e:	4a1a      	ldr	r2, [pc, #104]	@ (800a388 <vTaskStartScheduler+0xe4>)
 800a320:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800a322:	4b1a      	ldr	r3, [pc, #104]	@ (800a38c <vTaskStartScheduler+0xe8>)
 800a324:	f04f 32ff 	mov.w	r2, #4294967295
 800a328:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800a32a:	4b19      	ldr	r3, [pc, #100]	@ (800a390 <vTaskStartScheduler+0xec>)
 800a32c:	2201      	movs	r2, #1
 800a32e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800a330:	4b18      	ldr	r3, [pc, #96]	@ (800a394 <vTaskStartScheduler+0xf0>)
 800a332:	2200      	movs	r2, #0
 800a334:	601a      	str	r2, [r3, #0]
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		traceTASK_SWITCHED_IN();
 800a336:	4b13      	ldr	r3, [pc, #76]	@ (800a384 <vTaskStartScheduler+0xe0>)
 800a338:	681a      	ldr	r2, [r3, #0]
 800a33a:	4b12      	ldr	r3, [pc, #72]	@ (800a384 <vTaskStartScheduler+0xe0>)
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a340:	4619      	mov	r1, r3
 800a342:	4610      	mov	r0, r2
 800a344:	f7f9 fb9e 	bl	8003a84 <xTraceTaskSwitch>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800a348:	f001 fb02 	bl	800b950 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800a34c:	e00f      	b.n	800a36e <vTaskStartScheduler+0xca>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800a34e:	697b      	ldr	r3, [r7, #20]
 800a350:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a354:	d10b      	bne.n	800a36e <vTaskStartScheduler+0xca>
	__asm volatile
 800a356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a35a:	f383 8811 	msr	BASEPRI, r3
 800a35e:	f3bf 8f6f 	isb	sy
 800a362:	f3bf 8f4f 	dsb	sy
 800a366:	60fb      	str	r3, [r7, #12]
}
 800a368:	bf00      	nop
 800a36a:	bf00      	nop
 800a36c:	e7fd      	b.n	800a36a <vTaskStartScheduler+0xc6>
}
 800a36e:	bf00      	nop
 800a370:	3718      	adds	r7, #24
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}
 800a376:	bf00      	nop
 800a378:	080115fc 	.word	0x080115fc
 800a37c:	0800aa91 	.word	0x0800aa91
 800a380:	20004b24 	.word	0x20004b24
 800a384:	2000462c 	.word	0x2000462c
 800a388:	20000030 	.word	0x20000030
 800a38c:	20004b20 	.word	0x20004b20
 800a390:	20004b0c 	.word	0x20004b0c
 800a394:	20004b04 	.word	0x20004b04

0800a398 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800a398:	b480      	push	{r7}
 800a39a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800a39c:	4b04      	ldr	r3, [pc, #16]	@ (800a3b0 <vTaskSuspendAll+0x18>)
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	3301      	adds	r3, #1
 800a3a2:	4a03      	ldr	r2, [pc, #12]	@ (800a3b0 <vTaskSuspendAll+0x18>)
 800a3a4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800a3a6:	bf00      	nop
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr
 800a3b0:	20004b28 	.word	0x20004b28

0800a3b4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b084      	sub	sp, #16
 800a3b8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800a3ba:	2300      	movs	r3, #0
 800a3bc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800a3be:	2300      	movs	r3, #0
 800a3c0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800a3c2:	4b45      	ldr	r3, [pc, #276]	@ (800a4d8 <xTaskResumeAll+0x124>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10b      	bne.n	800a3e2 <xTaskResumeAll+0x2e>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	603b      	str	r3, [r7, #0]
}
 800a3dc:	bf00      	nop
 800a3de:	bf00      	nop
 800a3e0:	e7fd      	b.n	800a3de <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800a3e2:	f001 fb6b 	bl	800babc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800a3e6:	4b3c      	ldr	r3, [pc, #240]	@ (800a4d8 <xTaskResumeAll+0x124>)
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	3b01      	subs	r3, #1
 800a3ec:	4a3a      	ldr	r2, [pc, #232]	@ (800a4d8 <xTaskResumeAll+0x124>)
 800a3ee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a3f0:	4b39      	ldr	r3, [pc, #228]	@ (800a4d8 <xTaskResumeAll+0x124>)
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d167      	bne.n	800a4c8 <xTaskResumeAll+0x114>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800a3f8:	4b38      	ldr	r3, [pc, #224]	@ (800a4dc <xTaskResumeAll+0x128>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d063      	beq.n	800a4c8 <xTaskResumeAll+0x114>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a400:	e034      	b.n	800a46c <xTaskResumeAll+0xb8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a402:	4b37      	ldr	r3, [pc, #220]	@ (800a4e0 <xTaskResumeAll+0x12c>)
 800a404:	68db      	ldr	r3, [r3, #12]
 800a406:	68db      	ldr	r3, [r3, #12]
 800a408:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	3318      	adds	r3, #24
 800a40e:	4618      	mov	r0, r3
 800a410:	f7fe fb00 	bl	8008a14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	3304      	adds	r3, #4
 800a418:	4618      	mov	r0, r3
 800a41a:	f7fe fafb 	bl	8008a14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	4619      	mov	r1, r3
 800a422:	2030      	movs	r0, #48	@ 0x30
 800a424:	f7f7 fab0 	bl	8001988 <xTraceEventCreate1>
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a42c:	4b2d      	ldr	r3, [pc, #180]	@ (800a4e4 <xTaskResumeAll+0x130>)
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	429a      	cmp	r2, r3
 800a432:	d903      	bls.n	800a43c <xTaskResumeAll+0x88>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a438:	4a2a      	ldr	r2, [pc, #168]	@ (800a4e4 <xTaskResumeAll+0x130>)
 800a43a:	6013      	str	r3, [r2, #0]
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a440:	4613      	mov	r3, r2
 800a442:	009b      	lsls	r3, r3, #2
 800a444:	4413      	add	r3, r2
 800a446:	009b      	lsls	r3, r3, #2
 800a448:	4a27      	ldr	r2, [pc, #156]	@ (800a4e8 <xTaskResumeAll+0x134>)
 800a44a:	441a      	add	r2, r3
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	3304      	adds	r3, #4
 800a450:	4619      	mov	r1, r3
 800a452:	4610      	mov	r0, r2
 800a454:	f7fe fa81 	bl	800895a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a45c:	4b23      	ldr	r3, [pc, #140]	@ (800a4ec <xTaskResumeAll+0x138>)
 800a45e:	681b      	ldr	r3, [r3, #0]
 800a460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a462:	429a      	cmp	r2, r3
 800a464:	d302      	bcc.n	800a46c <xTaskResumeAll+0xb8>
					{
						xYieldPending = pdTRUE;
 800a466:	4b22      	ldr	r3, [pc, #136]	@ (800a4f0 <xTaskResumeAll+0x13c>)
 800a468:	2201      	movs	r2, #1
 800a46a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800a46c:	4b1c      	ldr	r3, [pc, #112]	@ (800a4e0 <xTaskResumeAll+0x12c>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d1c6      	bne.n	800a402 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800a474:	68fb      	ldr	r3, [r7, #12]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d001      	beq.n	800a47e <xTaskResumeAll+0xca>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800a47a:	f000 fbff 	bl	800ac7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800a47e:	4b1d      	ldr	r3, [pc, #116]	@ (800a4f4 <xTaskResumeAll+0x140>)
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2b00      	cmp	r3, #0
 800a488:	d010      	beq.n	800a4ac <xTaskResumeAll+0xf8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800a48a:	f000 f847 	bl	800a51c <xTaskIncrementTick>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b00      	cmp	r3, #0
 800a492:	d002      	beq.n	800a49a <xTaskResumeAll+0xe6>
							{
								xYieldPending = pdTRUE;
 800a494:	4b16      	ldr	r3, [pc, #88]	@ (800a4f0 <xTaskResumeAll+0x13c>)
 800a496:	2201      	movs	r2, #1
 800a498:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	3b01      	subs	r3, #1
 800a49e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d1f1      	bne.n	800a48a <xTaskResumeAll+0xd6>

						xPendedTicks = 0;
 800a4a6:	4b13      	ldr	r3, [pc, #76]	@ (800a4f4 <xTaskResumeAll+0x140>)
 800a4a8:	2200      	movs	r2, #0
 800a4aa:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800a4ac:	4b10      	ldr	r3, [pc, #64]	@ (800a4f0 <xTaskResumeAll+0x13c>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d009      	beq.n	800a4c8 <xTaskResumeAll+0x114>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800a4b8:	4b0f      	ldr	r3, [pc, #60]	@ (800a4f8 <xTaskResumeAll+0x144>)
 800a4ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4be:	601a      	str	r2, [r3, #0]
 800a4c0:	f3bf 8f4f 	dsb	sy
 800a4c4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a4c8:	f001 fb2a 	bl	800bb20 <vPortExitCritical>

	return xAlreadyYielded;
 800a4cc:	68bb      	ldr	r3, [r7, #8]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3710      	adds	r7, #16
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}
 800a4d6:	bf00      	nop
 800a4d8:	20004b28 	.word	0x20004b28
 800a4dc:	20004b00 	.word	0x20004b00
 800a4e0:	20004ac0 	.word	0x20004ac0
 800a4e4:	20004b08 	.word	0x20004b08
 800a4e8:	20004630 	.word	0x20004630
 800a4ec:	2000462c 	.word	0x2000462c
 800a4f0:	20004b14 	.word	0x20004b14
 800a4f4:	20004b10 	.word	0x20004b10
 800a4f8:	e000ed04 	.word	0xe000ed04

0800a4fc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800a502:	4b05      	ldr	r3, [pc, #20]	@ (800a518 <xTaskGetTickCount+0x1c>)
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800a508:	687b      	ldr	r3, [r7, #4]
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	370c      	adds	r7, #12
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	20004b04 	.word	0x20004b04

0800a51c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800a51c:	b580      	push	{r7, lr}
 800a51e:	b086      	sub	sp, #24
 800a520:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800a522:	2300      	movs	r3, #0
 800a524:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 800a526:	4b5e      	ldr	r3, [pc, #376]	@ (800a6a0 <xTaskIncrementTick+0x184>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	2b01      	cmp	r3, #1
 800a52c:	d003      	beq.n	800a536 <xTaskIncrementTick+0x1a>
 800a52e:	4b5d      	ldr	r3, [pc, #372]	@ (800a6a4 <xTaskIncrementTick+0x188>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d105      	bne.n	800a542 <xTaskIncrementTick+0x26>
 800a536:	4b5c      	ldr	r3, [pc, #368]	@ (800a6a8 <xTaskIncrementTick+0x18c>)
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	4b5c      	ldr	r3, [pc, #368]	@ (800a6ac <xTaskIncrementTick+0x190>)
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	3201      	adds	r2, #1
 800a540:	619a      	str	r2, [r3, #24]
 800a542:	4b57      	ldr	r3, [pc, #348]	@ (800a6a0 <xTaskIncrementTick+0x184>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	2b00      	cmp	r3, #0
 800a548:	d106      	bne.n	800a558 <xTaskIncrementTick+0x3c>
 800a54a:	4b57      	ldr	r3, [pc, #348]	@ (800a6a8 <xTaskIncrementTick+0x18c>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	3301      	adds	r3, #1
 800a550:	4619      	mov	r1, r3
 800a552:	2031      	movs	r0, #49	@ 0x31
 800a554:	f7f7 fa18 	bl	8001988 <xTraceEventCreate1>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a558:	4b51      	ldr	r3, [pc, #324]	@ (800a6a0 <xTaskIncrementTick+0x184>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	f040 8095 	bne.w	800a68c <xTaskIncrementTick+0x170>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800a562:	4b51      	ldr	r3, [pc, #324]	@ (800a6a8 <xTaskIncrementTick+0x18c>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	3301      	adds	r3, #1
 800a568:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800a56a:	4a4f      	ldr	r2, [pc, #316]	@ (800a6a8 <xTaskIncrementTick+0x18c>)
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800a570:	693b      	ldr	r3, [r7, #16]
 800a572:	2b00      	cmp	r3, #0
 800a574:	d121      	bne.n	800a5ba <xTaskIncrementTick+0x9e>
		{
			taskSWITCH_DELAYED_LISTS();
 800a576:	4b4e      	ldr	r3, [pc, #312]	@ (800a6b0 <xTaskIncrementTick+0x194>)
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d00b      	beq.n	800a598 <xTaskIncrementTick+0x7c>
	__asm volatile
 800a580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a584:	f383 8811 	msr	BASEPRI, r3
 800a588:	f3bf 8f6f 	isb	sy
 800a58c:	f3bf 8f4f 	dsb	sy
 800a590:	603b      	str	r3, [r7, #0]
}
 800a592:	bf00      	nop
 800a594:	bf00      	nop
 800a596:	e7fd      	b.n	800a594 <xTaskIncrementTick+0x78>
 800a598:	4b45      	ldr	r3, [pc, #276]	@ (800a6b0 <xTaskIncrementTick+0x194>)
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	60fb      	str	r3, [r7, #12]
 800a59e:	4b45      	ldr	r3, [pc, #276]	@ (800a6b4 <xTaskIncrementTick+0x198>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	4a43      	ldr	r2, [pc, #268]	@ (800a6b0 <xTaskIncrementTick+0x194>)
 800a5a4:	6013      	str	r3, [r2, #0]
 800a5a6:	4a43      	ldr	r2, [pc, #268]	@ (800a6b4 <xTaskIncrementTick+0x198>)
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	6013      	str	r3, [r2, #0]
 800a5ac:	4b42      	ldr	r3, [pc, #264]	@ (800a6b8 <xTaskIncrementTick+0x19c>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	4a41      	ldr	r2, [pc, #260]	@ (800a6b8 <xTaskIncrementTick+0x19c>)
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	f000 fb61 	bl	800ac7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800a5ba:	4b40      	ldr	r3, [pc, #256]	@ (800a6bc <xTaskIncrementTick+0x1a0>)
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	693a      	ldr	r2, [r7, #16]
 800a5c0:	429a      	cmp	r2, r3
 800a5c2:	d34e      	bcc.n	800a662 <xTaskIncrementTick+0x146>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a5c4:	4b3a      	ldr	r3, [pc, #232]	@ (800a6b0 <xTaskIncrementTick+0x194>)
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d104      	bne.n	800a5d8 <xTaskIncrementTick+0xbc>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5ce:	4b3b      	ldr	r3, [pc, #236]	@ (800a6bc <xTaskIncrementTick+0x1a0>)
 800a5d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a5d4:	601a      	str	r2, [r3, #0]
					break;
 800a5d6:	e044      	b.n	800a662 <xTaskIncrementTick+0x146>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a5d8:	4b35      	ldr	r3, [pc, #212]	@ (800a6b0 <xTaskIncrementTick+0x194>)
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800a5e2:	68bb      	ldr	r3, [r7, #8]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800a5e8:	693a      	ldr	r2, [r7, #16]
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d203      	bcs.n	800a5f8 <xTaskIncrementTick+0xdc>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800a5f0:	4a32      	ldr	r2, [pc, #200]	@ (800a6bc <xTaskIncrementTick+0x1a0>)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800a5f6:	e034      	b.n	800a662 <xTaskIncrementTick+0x146>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	3304      	adds	r3, #4
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7fe fa09 	bl	8008a14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a606:	2b00      	cmp	r3, #0
 800a608:	d004      	beq.n	800a614 <xTaskIncrementTick+0xf8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a60a:	68bb      	ldr	r3, [r7, #8]
 800a60c:	3318      	adds	r3, #24
 800a60e:	4618      	mov	r0, r3
 800a610:	f7fe fa00 	bl	8008a14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800a614:	68bb      	ldr	r3, [r7, #8]
 800a616:	4619      	mov	r1, r3
 800a618:	2030      	movs	r0, #48	@ 0x30
 800a61a:	f7f7 f9b5 	bl	8001988 <xTraceEventCreate1>
 800a61e:	68bb      	ldr	r3, [r7, #8]
 800a620:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a622:	4b27      	ldr	r3, [pc, #156]	@ (800a6c0 <xTaskIncrementTick+0x1a4>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	429a      	cmp	r2, r3
 800a628:	d903      	bls.n	800a632 <xTaskIncrementTick+0x116>
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a62e:	4a24      	ldr	r2, [pc, #144]	@ (800a6c0 <xTaskIncrementTick+0x1a4>)
 800a630:	6013      	str	r3, [r2, #0]
 800a632:	68bb      	ldr	r3, [r7, #8]
 800a634:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a636:	4613      	mov	r3, r2
 800a638:	009b      	lsls	r3, r3, #2
 800a63a:	4413      	add	r3, r2
 800a63c:	009b      	lsls	r3, r3, #2
 800a63e:	4a21      	ldr	r2, [pc, #132]	@ (800a6c4 <xTaskIncrementTick+0x1a8>)
 800a640:	441a      	add	r2, r3
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	3304      	adds	r3, #4
 800a646:	4619      	mov	r1, r3
 800a648:	4610      	mov	r0, r2
 800a64a:	f7fe f986 	bl	800895a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a652:	4b1d      	ldr	r3, [pc, #116]	@ (800a6c8 <xTaskIncrementTick+0x1ac>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a658:	429a      	cmp	r2, r3
 800a65a:	d3b3      	bcc.n	800a5c4 <xTaskIncrementTick+0xa8>
						{
							xSwitchRequired = pdTRUE;
 800a65c:	2301      	movs	r3, #1
 800a65e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a660:	e7b0      	b.n	800a5c4 <xTaskIncrementTick+0xa8>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800a662:	4b19      	ldr	r3, [pc, #100]	@ (800a6c8 <xTaskIncrementTick+0x1ac>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a668:	4916      	ldr	r1, [pc, #88]	@ (800a6c4 <xTaskIncrementTick+0x1a8>)
 800a66a:	4613      	mov	r3, r2
 800a66c:	009b      	lsls	r3, r3, #2
 800a66e:	4413      	add	r3, r2
 800a670:	009b      	lsls	r3, r3, #2
 800a672:	440b      	add	r3, r1
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	2b01      	cmp	r3, #1
 800a678:	d901      	bls.n	800a67e <xTaskIncrementTick+0x162>
			{
				xSwitchRequired = pdTRUE;
 800a67a:	2301      	movs	r3, #1
 800a67c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800a67e:	4b13      	ldr	r3, [pc, #76]	@ (800a6cc <xTaskIncrementTick+0x1b0>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d007      	beq.n	800a696 <xTaskIncrementTick+0x17a>
			{
				xSwitchRequired = pdTRUE;
 800a686:	2301      	movs	r3, #1
 800a688:	617b      	str	r3, [r7, #20]
 800a68a:	e004      	b.n	800a696 <xTaskIncrementTick+0x17a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800a68c:	4b05      	ldr	r3, [pc, #20]	@ (800a6a4 <xTaskIncrementTick+0x188>)
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	3301      	adds	r3, #1
 800a692:	4a04      	ldr	r2, [pc, #16]	@ (800a6a4 <xTaskIncrementTick+0x188>)
 800a694:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800a696:	697b      	ldr	r3, [r7, #20]
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3718      	adds	r7, #24
 800a69c:	46bd      	mov	sp, r7
 800a69e:	bd80      	pop	{r7, pc}
 800a6a0:	20004b28 	.word	0x20004b28
 800a6a4:	20004b10 	.word	0x20004b10
 800a6a8:	20004b04 	.word	0x20004b04
 800a6ac:	20003ce8 	.word	0x20003ce8
 800a6b0:	20004ab8 	.word	0x20004ab8
 800a6b4:	20004abc 	.word	0x20004abc
 800a6b8:	20004b18 	.word	0x20004b18
 800a6bc:	20004b20 	.word	0x20004b20
 800a6c0:	20004b08 	.word	0x20004b08
 800a6c4:	20004630 	.word	0x20004630
 800a6c8:	2000462c 	.word	0x2000462c
 800a6cc:	20004b14 	.word	0x20004b14

0800a6d0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b086      	sub	sp, #24
 800a6d4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800a6d6:	4b42      	ldr	r3, [pc, #264]	@ (800a7e0 <vTaskSwitchContext+0x110>)
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	d003      	beq.n	800a6e6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800a6de:	4b41      	ldr	r3, [pc, #260]	@ (800a7e4 <vTaskSwitchContext+0x114>)
 800a6e0:	2201      	movs	r2, #1
 800a6e2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800a6e4:	e077      	b.n	800a7d6 <vTaskSwitchContext+0x106>
		xYieldPending = pdFALSE;
 800a6e6:	4b3f      	ldr	r3, [pc, #252]	@ (800a7e4 <vTaskSwitchContext+0x114>)
 800a6e8:	2200      	movs	r2, #0
 800a6ea:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800a6ec:	4b3e      	ldr	r3, [pc, #248]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6f2:	613b      	str	r3, [r7, #16]
 800a6f4:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 800a6f8:	60fb      	str	r3, [r7, #12]
 800a6fa:	693b      	ldr	r3, [r7, #16]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68fa      	ldr	r2, [r7, #12]
 800a700:	429a      	cmp	r2, r3
 800a702:	d111      	bne.n	800a728 <vTaskSwitchContext+0x58>
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	3304      	adds	r3, #4
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	429a      	cmp	r2, r3
 800a70e:	d10b      	bne.n	800a728 <vTaskSwitchContext+0x58>
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	3308      	adds	r3, #8
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	68fa      	ldr	r2, [r7, #12]
 800a718:	429a      	cmp	r2, r3
 800a71a:	d105      	bne.n	800a728 <vTaskSwitchContext+0x58>
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	330c      	adds	r3, #12
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	68fa      	ldr	r2, [r7, #12]
 800a724:	429a      	cmp	r2, r3
 800a726:	d008      	beq.n	800a73a <vTaskSwitchContext+0x6a>
 800a728:	4b2f      	ldr	r3, [pc, #188]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a72a:	681a      	ldr	r2, [r3, #0]
 800a72c:	4b2e      	ldr	r3, [pc, #184]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	3334      	adds	r3, #52	@ 0x34
 800a732:	4619      	mov	r1, r3
 800a734:	4610      	mov	r0, r2
 800a736:	f7f9 fe91 	bl	800445c <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a73a:	4b2c      	ldr	r3, [pc, #176]	@ (800a7ec <vTaskSwitchContext+0x11c>)
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	617b      	str	r3, [r7, #20]
 800a740:	e011      	b.n	800a766 <vTaskSwitchContext+0x96>
 800a742:	697b      	ldr	r3, [r7, #20]
 800a744:	2b00      	cmp	r3, #0
 800a746:	d10b      	bne.n	800a760 <vTaskSwitchContext+0x90>
	__asm volatile
 800a748:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a74c:	f383 8811 	msr	BASEPRI, r3
 800a750:	f3bf 8f6f 	isb	sy
 800a754:	f3bf 8f4f 	dsb	sy
 800a758:	607b      	str	r3, [r7, #4]
}
 800a75a:	bf00      	nop
 800a75c:	bf00      	nop
 800a75e:	e7fd      	b.n	800a75c <vTaskSwitchContext+0x8c>
 800a760:	697b      	ldr	r3, [r7, #20]
 800a762:	3b01      	subs	r3, #1
 800a764:	617b      	str	r3, [r7, #20]
 800a766:	4922      	ldr	r1, [pc, #136]	@ (800a7f0 <vTaskSwitchContext+0x120>)
 800a768:	697a      	ldr	r2, [r7, #20]
 800a76a:	4613      	mov	r3, r2
 800a76c:	009b      	lsls	r3, r3, #2
 800a76e:	4413      	add	r3, r2
 800a770:	009b      	lsls	r3, r3, #2
 800a772:	440b      	add	r3, r1
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d0e3      	beq.n	800a742 <vTaskSwitchContext+0x72>
 800a77a:	697a      	ldr	r2, [r7, #20]
 800a77c:	4613      	mov	r3, r2
 800a77e:	009b      	lsls	r3, r3, #2
 800a780:	4413      	add	r3, r2
 800a782:	009b      	lsls	r3, r3, #2
 800a784:	4a1a      	ldr	r2, [pc, #104]	@ (800a7f0 <vTaskSwitchContext+0x120>)
 800a786:	4413      	add	r3, r2
 800a788:	60bb      	str	r3, [r7, #8]
 800a78a:	68bb      	ldr	r3, [r7, #8]
 800a78c:	685b      	ldr	r3, [r3, #4]
 800a78e:	685a      	ldr	r2, [r3, #4]
 800a790:	68bb      	ldr	r3, [r7, #8]
 800a792:	605a      	str	r2, [r3, #4]
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	685a      	ldr	r2, [r3, #4]
 800a798:	68bb      	ldr	r3, [r7, #8]
 800a79a:	3308      	adds	r3, #8
 800a79c:	429a      	cmp	r2, r3
 800a79e:	d104      	bne.n	800a7aa <vTaskSwitchContext+0xda>
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	685b      	ldr	r3, [r3, #4]
 800a7a4:	685a      	ldr	r2, [r3, #4]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	605a      	str	r2, [r3, #4]
 800a7aa:	68bb      	ldr	r3, [r7, #8]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	68db      	ldr	r3, [r3, #12]
 800a7b0:	4a0d      	ldr	r2, [pc, #52]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a7b2:	6013      	str	r3, [r2, #0]
 800a7b4:	4a0d      	ldr	r2, [pc, #52]	@ (800a7ec <vTaskSwitchContext+0x11c>)
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800a7ba:	4b0b      	ldr	r3, [pc, #44]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a7bc:	681a      	ldr	r2, [r3, #0]
 800a7be:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	4610      	mov	r0, r2
 800a7c8:	f7f9 f95c 	bl	8003a84 <xTraceTaskSwitch>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800a7cc:	4b06      	ldr	r3, [pc, #24]	@ (800a7e8 <vTaskSwitchContext+0x118>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	3354      	adds	r3, #84	@ 0x54
 800a7d2:	4a08      	ldr	r2, [pc, #32]	@ (800a7f4 <vTaskSwitchContext+0x124>)
 800a7d4:	6013      	str	r3, [r2, #0]
}
 800a7d6:	bf00      	nop
 800a7d8:	3718      	adds	r7, #24
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	bd80      	pop	{r7, pc}
 800a7de:	bf00      	nop
 800a7e0:	20004b28 	.word	0x20004b28
 800a7e4:	20004b14 	.word	0x20004b14
 800a7e8:	2000462c 	.word	0x2000462c
 800a7ec:	20004b08 	.word	0x20004b08
 800a7f0:	20004630 	.word	0x20004630
 800a7f4:	20000030 	.word	0x20000030

0800a7f8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b084      	sub	sp, #16
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
 800a800:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d10b      	bne.n	800a820 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800a808:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80c:	f383 8811 	msr	BASEPRI, r3
 800a810:	f3bf 8f6f 	isb	sy
 800a814:	f3bf 8f4f 	dsb	sy
 800a818:	60fb      	str	r3, [r7, #12]
}
 800a81a:	bf00      	nop
 800a81c:	bf00      	nop
 800a81e:	e7fd      	b.n	800a81c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a820:	4b07      	ldr	r3, [pc, #28]	@ (800a840 <vTaskPlaceOnEventList+0x48>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	3318      	adds	r3, #24
 800a826:	4619      	mov	r1, r3
 800a828:	6878      	ldr	r0, [r7, #4]
 800a82a:	f7fe f8ba 	bl	80089a2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800a82e:	2101      	movs	r1, #1
 800a830:	6838      	ldr	r0, [r7, #0]
 800a832:	f000 fbf7 	bl	800b024 <prvAddCurrentTaskToDelayedList>
}
 800a836:	bf00      	nop
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	2000462c 	.word	0x2000462c

0800a844 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a844:	b580      	push	{r7, lr}
 800a846:	b086      	sub	sp, #24
 800a848:	af00      	add	r7, sp, #0
 800a84a:	60f8      	str	r0, [r7, #12]
 800a84c:	60b9      	str	r1, [r7, #8]
 800a84e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800a850:	68fb      	ldr	r3, [r7, #12]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d10b      	bne.n	800a86e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800a856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a85a:	f383 8811 	msr	BASEPRI, r3
 800a85e:	f3bf 8f6f 	isb	sy
 800a862:	f3bf 8f4f 	dsb	sy
 800a866:	617b      	str	r3, [r7, #20]
}
 800a868:	bf00      	nop
 800a86a:	bf00      	nop
 800a86c:	e7fd      	b.n	800a86a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800a86e:	4b0e      	ldr	r3, [pc, #56]	@ (800a8a8 <vTaskPlaceOnEventListRestricted+0x64>)
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	3318      	adds	r3, #24
 800a874:	4619      	mov	r1, r3
 800a876:	68f8      	ldr	r0, [r7, #12]
 800a878:	f7fe f86f 	bl	800895a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d002      	beq.n	800a888 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800a882:	f04f 33ff 	mov.w	r3, #4294967295
 800a886:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800a888:	4b08      	ldr	r3, [pc, #32]	@ (800a8ac <vTaskPlaceOnEventListRestricted+0x68>)
 800a88a:	681a      	ldr	r2, [r3, #0]
 800a88c:	68bb      	ldr	r3, [r7, #8]
 800a88e:	4413      	add	r3, r2
 800a890:	4619      	mov	r1, r3
 800a892:	2079      	movs	r0, #121	@ 0x79
 800a894:	f7f7 f878 	bl	8001988 <xTraceEventCreate1>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800a898:	6879      	ldr	r1, [r7, #4]
 800a89a:	68b8      	ldr	r0, [r7, #8]
 800a89c:	f000 fbc2 	bl	800b024 <prvAddCurrentTaskToDelayedList>
	}
 800a8a0:	bf00      	nop
 800a8a2:	3718      	adds	r7, #24
 800a8a4:	46bd      	mov	sp, r7
 800a8a6:	bd80      	pop	{r7, pc}
 800a8a8:	2000462c 	.word	0x2000462c
 800a8ac:	20004b04 	.word	0x20004b04

0800a8b0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	68db      	ldr	r3, [r3, #12]
 800a8bc:	68db      	ldr	r3, [r3, #12]
 800a8be:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800a8c0:	693b      	ldr	r3, [r7, #16]
 800a8c2:	2b00      	cmp	r3, #0
 800a8c4:	d10b      	bne.n	800a8de <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800a8c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ca:	f383 8811 	msr	BASEPRI, r3
 800a8ce:	f3bf 8f6f 	isb	sy
 800a8d2:	f3bf 8f4f 	dsb	sy
 800a8d6:	60fb      	str	r3, [r7, #12]
}
 800a8d8:	bf00      	nop
 800a8da:	bf00      	nop
 800a8dc:	e7fd      	b.n	800a8da <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800a8de:	693b      	ldr	r3, [r7, #16]
 800a8e0:	3318      	adds	r3, #24
 800a8e2:	4618      	mov	r0, r3
 800a8e4:	f7fe f896 	bl	8008a14 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a8e8:	4b20      	ldr	r3, [pc, #128]	@ (800a96c <xTaskRemoveFromEventList+0xbc>)
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d122      	bne.n	800a936 <xTaskRemoveFromEventList+0x86>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a8f0:	693b      	ldr	r3, [r7, #16]
 800a8f2:	3304      	adds	r3, #4
 800a8f4:	4618      	mov	r0, r3
 800a8f6:	f7fe f88d 	bl	8008a14 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a8fa:	693b      	ldr	r3, [r7, #16]
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	2030      	movs	r0, #48	@ 0x30
 800a900:	f7f7 f842 	bl	8001988 <xTraceEventCreate1>
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a908:	4b19      	ldr	r3, [pc, #100]	@ (800a970 <xTaskRemoveFromEventList+0xc0>)
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d903      	bls.n	800a918 <xTaskRemoveFromEventList+0x68>
 800a910:	693b      	ldr	r3, [r7, #16]
 800a912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a914:	4a16      	ldr	r2, [pc, #88]	@ (800a970 <xTaskRemoveFromEventList+0xc0>)
 800a916:	6013      	str	r3, [r2, #0]
 800a918:	693b      	ldr	r3, [r7, #16]
 800a91a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a91c:	4613      	mov	r3, r2
 800a91e:	009b      	lsls	r3, r3, #2
 800a920:	4413      	add	r3, r2
 800a922:	009b      	lsls	r3, r3, #2
 800a924:	4a13      	ldr	r2, [pc, #76]	@ (800a974 <xTaskRemoveFromEventList+0xc4>)
 800a926:	441a      	add	r2, r3
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	3304      	adds	r3, #4
 800a92c:	4619      	mov	r1, r3
 800a92e:	4610      	mov	r0, r2
 800a930:	f7fe f813 	bl	800895a <vListInsertEnd>
 800a934:	e005      	b.n	800a942 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	3318      	adds	r3, #24
 800a93a:	4619      	mov	r1, r3
 800a93c:	480e      	ldr	r0, [pc, #56]	@ (800a978 <xTaskRemoveFromEventList+0xc8>)
 800a93e:	f7fe f80c 	bl	800895a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a942:	693b      	ldr	r3, [r7, #16]
 800a944:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a946:	4b0d      	ldr	r3, [pc, #52]	@ (800a97c <xTaskRemoveFromEventList+0xcc>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a94c:	429a      	cmp	r2, r3
 800a94e:	d905      	bls.n	800a95c <xTaskRemoveFromEventList+0xac>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a950:	2301      	movs	r3, #1
 800a952:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a954:	4b0a      	ldr	r3, [pc, #40]	@ (800a980 <xTaskRemoveFromEventList+0xd0>)
 800a956:	2201      	movs	r2, #1
 800a958:	601a      	str	r2, [r3, #0]
 800a95a:	e001      	b.n	800a960 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		xReturn = pdFALSE;
 800a95c:	2300      	movs	r3, #0
 800a95e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a960:	697b      	ldr	r3, [r7, #20]
}
 800a962:	4618      	mov	r0, r3
 800a964:	3718      	adds	r7, #24
 800a966:	46bd      	mov	sp, r7
 800a968:	bd80      	pop	{r7, pc}
 800a96a:	bf00      	nop
 800a96c:	20004b28 	.word	0x20004b28
 800a970:	20004b08 	.word	0x20004b08
 800a974:	20004630 	.word	0x20004630
 800a978:	20004ac0 	.word	0x20004ac0
 800a97c:	2000462c 	.word	0x2000462c
 800a980:	20004b14 	.word	0x20004b14

0800a984 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a984:	b480      	push	{r7}
 800a986:	b083      	sub	sp, #12
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a98c:	4b06      	ldr	r3, [pc, #24]	@ (800a9a8 <vTaskInternalSetTimeOutState+0x24>)
 800a98e:	681a      	ldr	r2, [r3, #0]
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a994:	4b05      	ldr	r3, [pc, #20]	@ (800a9ac <vTaskInternalSetTimeOutState+0x28>)
 800a996:	681a      	ldr	r2, [r3, #0]
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	605a      	str	r2, [r3, #4]
}
 800a99c:	bf00      	nop
 800a99e:	370c      	adds	r7, #12
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a6:	4770      	bx	lr
 800a9a8:	20004b18 	.word	0x20004b18
 800a9ac:	20004b04 	.word	0x20004b04

0800a9b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d10b      	bne.n	800a9d8 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800a9c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9c4:	f383 8811 	msr	BASEPRI, r3
 800a9c8:	f3bf 8f6f 	isb	sy
 800a9cc:	f3bf 8f4f 	dsb	sy
 800a9d0:	613b      	str	r3, [r7, #16]
}
 800a9d2:	bf00      	nop
 800a9d4:	bf00      	nop
 800a9d6:	e7fd      	b.n	800a9d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d10b      	bne.n	800a9f6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	60fb      	str	r3, [r7, #12]
}
 800a9f0:	bf00      	nop
 800a9f2:	bf00      	nop
 800a9f4:	e7fd      	b.n	800a9f2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800a9f6:	f001 f861 	bl	800babc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a9fa:	4b1d      	ldr	r3, [pc, #116]	@ (800aa70 <xTaskCheckForTimeOut+0xc0>)
 800a9fc:	681b      	ldr	r3, [r3, #0]
 800a9fe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	685b      	ldr	r3, [r3, #4]
 800aa04:	69ba      	ldr	r2, [r7, #24]
 800aa06:	1ad3      	subs	r3, r2, r3
 800aa08:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800aa0a:	683b      	ldr	r3, [r7, #0]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa12:	d102      	bne.n	800aa1a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800aa14:	2300      	movs	r3, #0
 800aa16:	61fb      	str	r3, [r7, #28]
 800aa18:	e023      	b.n	800aa62 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	4b15      	ldr	r3, [pc, #84]	@ (800aa74 <xTaskCheckForTimeOut+0xc4>)
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	429a      	cmp	r2, r3
 800aa24:	d007      	beq.n	800aa36 <xTaskCheckForTimeOut+0x86>
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	685b      	ldr	r3, [r3, #4]
 800aa2a:	69ba      	ldr	r2, [r7, #24]
 800aa2c:	429a      	cmp	r2, r3
 800aa2e:	d302      	bcc.n	800aa36 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800aa30:	2301      	movs	r3, #1
 800aa32:	61fb      	str	r3, [r7, #28]
 800aa34:	e015      	b.n	800aa62 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800aa36:	683b      	ldr	r3, [r7, #0]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	697a      	ldr	r2, [r7, #20]
 800aa3c:	429a      	cmp	r2, r3
 800aa3e:	d20b      	bcs.n	800aa58 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800aa40:	683b      	ldr	r3, [r7, #0]
 800aa42:	681a      	ldr	r2, [r3, #0]
 800aa44:	697b      	ldr	r3, [r7, #20]
 800aa46:	1ad2      	subs	r2, r2, r3
 800aa48:	683b      	ldr	r3, [r7, #0]
 800aa4a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800aa4c:	6878      	ldr	r0, [r7, #4]
 800aa4e:	f7ff ff99 	bl	800a984 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800aa52:	2300      	movs	r3, #0
 800aa54:	61fb      	str	r3, [r7, #28]
 800aa56:	e004      	b.n	800aa62 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	2200      	movs	r2, #0
 800aa5c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800aa5e:	2301      	movs	r3, #1
 800aa60:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800aa62:	f001 f85d 	bl	800bb20 <vPortExitCritical>

	return xReturn;
 800aa66:	69fb      	ldr	r3, [r7, #28]
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3720      	adds	r7, #32
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	bd80      	pop	{r7, pc}
 800aa70:	20004b04 	.word	0x20004b04
 800aa74:	20004b18 	.word	0x20004b18

0800aa78 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800aa78:	b480      	push	{r7}
 800aa7a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800aa7c:	4b03      	ldr	r3, [pc, #12]	@ (800aa8c <vTaskMissedYield+0x14>)
 800aa7e:	2201      	movs	r2, #1
 800aa80:	601a      	str	r2, [r3, #0]
}
 800aa82:	bf00      	nop
 800aa84:	46bd      	mov	sp, r7
 800aa86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8a:	4770      	bx	lr
 800aa8c:	20004b14 	.word	0x20004b14

0800aa90 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b082      	sub	sp, #8
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800aa98:	f000 f854 	bl	800ab44 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800aa9c:	4b07      	ldr	r3, [pc, #28]	@ (800aabc <prvIdleTask+0x2c>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	2b01      	cmp	r3, #1
 800aaa2:	d907      	bls.n	800aab4 <prvIdleTask+0x24>
			{
				taskYIELD();
 800aaa4:	4b06      	ldr	r3, [pc, #24]	@ (800aac0 <prvIdleTask+0x30>)
 800aaa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aaaa:	601a      	str	r2, [r3, #0]
 800aaac:	f3bf 8f4f 	dsb	sy
 800aab0:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800aab4:	f7f9 f86c 	bl	8003b90 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800aab8:	e7ee      	b.n	800aa98 <prvIdleTask+0x8>
 800aaba:	bf00      	nop
 800aabc:	20004630 	.word	0x20004630
 800aac0:	e000ed04 	.word	0xe000ed04

0800aac4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b082      	sub	sp, #8
 800aac8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aaca:	2300      	movs	r3, #0
 800aacc:	607b      	str	r3, [r7, #4]
 800aace:	e00c      	b.n	800aaea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800aad0:	687a      	ldr	r2, [r7, #4]
 800aad2:	4613      	mov	r3, r2
 800aad4:	009b      	lsls	r3, r3, #2
 800aad6:	4413      	add	r3, r2
 800aad8:	009b      	lsls	r3, r3, #2
 800aada:	4a12      	ldr	r2, [pc, #72]	@ (800ab24 <prvInitialiseTaskLists+0x60>)
 800aadc:	4413      	add	r3, r2
 800aade:	4618      	mov	r0, r3
 800aae0:	f7fd ff0e 	bl	8008900 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	3301      	adds	r3, #1
 800aae8:	607b      	str	r3, [r7, #4]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b37      	cmp	r3, #55	@ 0x37
 800aaee:	d9ef      	bls.n	800aad0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800aaf0:	480d      	ldr	r0, [pc, #52]	@ (800ab28 <prvInitialiseTaskLists+0x64>)
 800aaf2:	f7fd ff05 	bl	8008900 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800aaf6:	480d      	ldr	r0, [pc, #52]	@ (800ab2c <prvInitialiseTaskLists+0x68>)
 800aaf8:	f7fd ff02 	bl	8008900 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800aafc:	480c      	ldr	r0, [pc, #48]	@ (800ab30 <prvInitialiseTaskLists+0x6c>)
 800aafe:	f7fd feff 	bl	8008900 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800ab02:	480c      	ldr	r0, [pc, #48]	@ (800ab34 <prvInitialiseTaskLists+0x70>)
 800ab04:	f7fd fefc 	bl	8008900 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800ab08:	480b      	ldr	r0, [pc, #44]	@ (800ab38 <prvInitialiseTaskLists+0x74>)
 800ab0a:	f7fd fef9 	bl	8008900 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800ab0e:	4b0b      	ldr	r3, [pc, #44]	@ (800ab3c <prvInitialiseTaskLists+0x78>)
 800ab10:	4a05      	ldr	r2, [pc, #20]	@ (800ab28 <prvInitialiseTaskLists+0x64>)
 800ab12:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800ab14:	4b0a      	ldr	r3, [pc, #40]	@ (800ab40 <prvInitialiseTaskLists+0x7c>)
 800ab16:	4a05      	ldr	r2, [pc, #20]	@ (800ab2c <prvInitialiseTaskLists+0x68>)
 800ab18:	601a      	str	r2, [r3, #0]
}
 800ab1a:	bf00      	nop
 800ab1c:	3708      	adds	r7, #8
 800ab1e:	46bd      	mov	sp, r7
 800ab20:	bd80      	pop	{r7, pc}
 800ab22:	bf00      	nop
 800ab24:	20004630 	.word	0x20004630
 800ab28:	20004a90 	.word	0x20004a90
 800ab2c:	20004aa4 	.word	0x20004aa4
 800ab30:	20004ac0 	.word	0x20004ac0
 800ab34:	20004ad4 	.word	0x20004ad4
 800ab38:	20004aec 	.word	0x20004aec
 800ab3c:	20004ab8 	.word	0x20004ab8
 800ab40:	20004abc 	.word	0x20004abc

0800ab44 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b082      	sub	sp, #8
 800ab48:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab4a:	e019      	b.n	800ab80 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800ab4c:	f000 ffb6 	bl	800babc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ab50:	4b10      	ldr	r3, [pc, #64]	@ (800ab94 <prvCheckTasksWaitingTermination+0x50>)
 800ab52:	68db      	ldr	r3, [r3, #12]
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	3304      	adds	r3, #4
 800ab5c:	4618      	mov	r0, r3
 800ab5e:	f7fd ff59 	bl	8008a14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800ab62:	4b0d      	ldr	r3, [pc, #52]	@ (800ab98 <prvCheckTasksWaitingTermination+0x54>)
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	3b01      	subs	r3, #1
 800ab68:	4a0b      	ldr	r2, [pc, #44]	@ (800ab98 <prvCheckTasksWaitingTermination+0x54>)
 800ab6a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800ab6c:	4b0b      	ldr	r3, [pc, #44]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	3b01      	subs	r3, #1
 800ab72:	4a0a      	ldr	r2, [pc, #40]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab74:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800ab76:	f000 ffd3 	bl	800bb20 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800ab7a:	6878      	ldr	r0, [r7, #4]
 800ab7c:	f000 f848 	bl	800ac10 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800ab80:	4b06      	ldr	r3, [pc, #24]	@ (800ab9c <prvCheckTasksWaitingTermination+0x58>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d1e1      	bne.n	800ab4c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800ab88:	bf00      	nop
 800ab8a:	bf00      	nop
 800ab8c:	3708      	adds	r7, #8
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bd80      	pop	{r7, pc}
 800ab92:	bf00      	nop
 800ab94:	20004ad4 	.word	0x20004ad4
 800ab98:	20004b00 	.word	0x20004b00
 800ab9c:	20004ae8 	.word	0x20004ae8

0800aba0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800aba8:	2300      	movs	r3, #0
 800abaa:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800abac:	e005      	b.n	800abba <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	3301      	adds	r3, #1
 800abb2:	607b      	str	r3, [r7, #4]
			ulCount++;
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	3301      	adds	r3, #1
 800abb8:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	781b      	ldrb	r3, [r3, #0]
 800abbe:	2ba5      	cmp	r3, #165	@ 0xa5
 800abc0:	d0f5      	beq.n	800abae <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	089b      	lsrs	r3, r3, #2
 800abc6:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	b29b      	uxth	r3, r3
	}
 800abcc:	4618      	mov	r0, r3
 800abce:	3714      	adds	r7, #20
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800abd8:	b580      	push	{r7, lr}
 800abda:	b086      	sub	sp, #24
 800abdc:	af00      	add	r7, sp, #0
 800abde:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d102      	bne.n	800abec <uxTaskGetStackHighWaterMark+0x14>
 800abe6:	4b09      	ldr	r3, [pc, #36]	@ (800ac0c <uxTaskGetStackHighWaterMark+0x34>)
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	e000      	b.n	800abee <uxTaskGetStackHighWaterMark+0x16>
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800abf0:	697b      	ldr	r3, [r7, #20]
 800abf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800abf4:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800abf6:	6938      	ldr	r0, [r7, #16]
 800abf8:	f7ff ffd2 	bl	800aba0 <prvTaskCheckFreeStackSpace>
 800abfc:	4603      	mov	r3, r0
 800abfe:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800ac00:	68fb      	ldr	r3, [r7, #12]
	}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3718      	adds	r7, #24
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
 800ac0a:	bf00      	nop
 800ac0c:	2000462c 	.word	0x2000462c

0800ac10 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800ac10:	b580      	push	{r7, lr}
 800ac12:	b084      	sub	sp, #16
 800ac14:	af00      	add	r7, sp, #0
 800ac16:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	3354      	adds	r3, #84	@ 0x54
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	f002 fb4d 	bl	800d2bc <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d108      	bne.n	800ac3e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800ac2c:	687b      	ldr	r3, [r7, #4]
 800ac2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ac30:	4618      	mov	r0, r3
 800ac32:	f001 f955 	bl	800bee0 <vPortFree>
				vPortFree( pxTCB );
 800ac36:	6878      	ldr	r0, [r7, #4]
 800ac38:	f001 f952 	bl	800bee0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800ac3c:	e019      	b.n	800ac72 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac44:	2b01      	cmp	r3, #1
 800ac46:	d103      	bne.n	800ac50 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800ac48:	6878      	ldr	r0, [r7, #4]
 800ac4a:	f001 f949 	bl	800bee0 <vPortFree>
	}
 800ac4e:	e010      	b.n	800ac72 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d00b      	beq.n	800ac72 <prvDeleteTCB+0x62>
	__asm volatile
 800ac5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac5e:	f383 8811 	msr	BASEPRI, r3
 800ac62:	f3bf 8f6f 	isb	sy
 800ac66:	f3bf 8f4f 	dsb	sy
 800ac6a:	60fb      	str	r3, [r7, #12]
}
 800ac6c:	bf00      	nop
 800ac6e:	bf00      	nop
 800ac70:	e7fd      	b.n	800ac6e <prvDeleteTCB+0x5e>
	}
 800ac72:	bf00      	nop
 800ac74:	3710      	adds	r7, #16
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
	...

0800ac7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	b083      	sub	sp, #12
 800ac80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac82:	4b0c      	ldr	r3, [pc, #48]	@ (800acb4 <prvResetNextTaskUnblockTime+0x38>)
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d104      	bne.n	800ac96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800ac8c:	4b0a      	ldr	r3, [pc, #40]	@ (800acb8 <prvResetNextTaskUnblockTime+0x3c>)
 800ac8e:	f04f 32ff 	mov.w	r2, #4294967295
 800ac92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800ac94:	e008      	b.n	800aca8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ac96:	4b07      	ldr	r3, [pc, #28]	@ (800acb4 <prvResetNextTaskUnblockTime+0x38>)
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	68db      	ldr	r3, [r3, #12]
 800ac9c:	68db      	ldr	r3, [r3, #12]
 800ac9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	685b      	ldr	r3, [r3, #4]
 800aca4:	4a04      	ldr	r2, [pc, #16]	@ (800acb8 <prvResetNextTaskUnblockTime+0x3c>)
 800aca6:	6013      	str	r3, [r2, #0]
}
 800aca8:	bf00      	nop
 800acaa:	370c      	adds	r7, #12
 800acac:	46bd      	mov	sp, r7
 800acae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acb2:	4770      	bx	lr
 800acb4:	20004ab8 	.word	0x20004ab8
 800acb8:	20004b20 	.word	0x20004b20

0800acbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800acbc:	b480      	push	{r7}
 800acbe:	b083      	sub	sp, #12
 800acc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800acc2:	4b0b      	ldr	r3, [pc, #44]	@ (800acf0 <xTaskGetSchedulerState+0x34>)
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d102      	bne.n	800acd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800acca:	2301      	movs	r3, #1
 800accc:	607b      	str	r3, [r7, #4]
 800acce:	e008      	b.n	800ace2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800acd0:	4b08      	ldr	r3, [pc, #32]	@ (800acf4 <xTaskGetSchedulerState+0x38>)
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d102      	bne.n	800acde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800acd8:	2302      	movs	r3, #2
 800acda:	607b      	str	r3, [r7, #4]
 800acdc:	e001      	b.n	800ace2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800acde:	2300      	movs	r3, #0
 800ace0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800ace2:	687b      	ldr	r3, [r7, #4]
	}
 800ace4:	4618      	mov	r0, r3
 800ace6:	370c      	adds	r7, #12
 800ace8:	46bd      	mov	sp, r7
 800acea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acee:	4770      	bx	lr
 800acf0:	20004b0c 	.word	0x20004b0c
 800acf4:	20004b28 	.word	0x20004b28

0800acf8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800acf8:	b580      	push	{r7, lr}
 800acfa:	b084      	sub	sp, #16
 800acfc:	af00      	add	r7, sp, #0
 800acfe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800ad04:	2300      	movs	r3, #0
 800ad06:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d05e      	beq.n	800adcc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800ad0e:	68bb      	ldr	r3, [r7, #8]
 800ad10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad12:	4b31      	ldr	r3, [pc, #196]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad18:	429a      	cmp	r2, r3
 800ad1a:	d24e      	bcs.n	800adba <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800ad1c:	68bb      	ldr	r3, [r7, #8]
 800ad1e:	699b      	ldr	r3, [r3, #24]
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	db06      	blt.n	800ad32 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ad24:	4b2c      	ldr	r3, [pc, #176]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad2a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	6959      	ldr	r1, [r3, #20]
 800ad36:	68bb      	ldr	r3, [r7, #8]
 800ad38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad3a:	4613      	mov	r3, r2
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	4413      	add	r3, r2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4a26      	ldr	r2, [pc, #152]	@ (800addc <xTaskPriorityInherit+0xe4>)
 800ad44:	4413      	add	r3, r2
 800ad46:	4299      	cmp	r1, r3
 800ad48:	d127      	bne.n	800ad9a <xTaskPriorityInherit+0xa2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ad4a:	68bb      	ldr	r3, [r7, #8]
 800ad4c:	3304      	adds	r3, #4
 800ad4e:	4618      	mov	r0, r3
 800ad50:	f7fd fe60 	bl	8008a14 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ad54:	4b20      	ldr	r3, [pc, #128]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad5a:	68bb      	ldr	r3, [r7, #8]
 800ad5c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800ad5e:	68bb      	ldr	r3, [r7, #8]
 800ad60:	4619      	mov	r1, r3
 800ad62:	2030      	movs	r0, #48	@ 0x30
 800ad64:	f7f6 fe10 	bl	8001988 <xTraceEventCreate1>
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad6c:	4b1c      	ldr	r3, [pc, #112]	@ (800ade0 <xTaskPriorityInherit+0xe8>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	429a      	cmp	r2, r3
 800ad72:	d903      	bls.n	800ad7c <xTaskPriorityInherit+0x84>
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad78:	4a19      	ldr	r2, [pc, #100]	@ (800ade0 <xTaskPriorityInherit+0xe8>)
 800ad7a:	6013      	str	r3, [r2, #0]
 800ad7c:	68bb      	ldr	r3, [r7, #8]
 800ad7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ad80:	4613      	mov	r3, r2
 800ad82:	009b      	lsls	r3, r3, #2
 800ad84:	4413      	add	r3, r2
 800ad86:	009b      	lsls	r3, r3, #2
 800ad88:	4a14      	ldr	r2, [pc, #80]	@ (800addc <xTaskPriorityInherit+0xe4>)
 800ad8a:	441a      	add	r2, r3
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	3304      	adds	r3, #4
 800ad90:	4619      	mov	r1, r3
 800ad92:	4610      	mov	r0, r2
 800ad94:	f7fd fde1 	bl	800895a <vListInsertEnd>
 800ad98:	e004      	b.n	800ada4 <xTaskPriorityInherit+0xac>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800ad9a:	4b0f      	ldr	r3, [pc, #60]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada0:	68bb      	ldr	r3, [r7, #8]
 800ada2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );
 800ada4:	68b9      	ldr	r1, [r7, #8]
 800ada6:	4b0c      	ldr	r3, [pc, #48]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800ada8:	681b      	ldr	r3, [r3, #0]
 800adaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adac:	461a      	mov	r2, r3
 800adae:	2005      	movs	r0, #5
 800adb0:	f7f6 fe6a 	bl	8001a88 <xTraceEventCreate2>

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800adb4:	2301      	movs	r3, #1
 800adb6:	60fb      	str	r3, [r7, #12]
 800adb8:	e008      	b.n	800adcc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800adbe:	4b06      	ldr	r3, [pc, #24]	@ (800add8 <xTaskPriorityInherit+0xe0>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d201      	bcs.n	800adcc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800adc8:	2301      	movs	r3, #1
 800adca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800adcc:	68fb      	ldr	r3, [r7, #12]
	}
 800adce:	4618      	mov	r0, r3
 800add0:	3710      	adds	r7, #16
 800add2:	46bd      	mov	sp, r7
 800add4:	bd80      	pop	{r7, pc}
 800add6:	bf00      	nop
 800add8:	2000462c 	.word	0x2000462c
 800addc:	20004630 	.word	0x20004630
 800ade0:	20004b08 	.word	0x20004b08

0800ade4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800ade4:	b580      	push	{r7, lr}
 800ade6:	b086      	sub	sp, #24
 800ade8:	af00      	add	r7, sp, #0
 800adea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800adf0:	2300      	movs	r3, #0
 800adf2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d064      	beq.n	800aec4 <xTaskPriorityDisinherit+0xe0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800adfa:	4b35      	ldr	r3, [pc, #212]	@ (800aed0 <xTaskPriorityDisinherit+0xec>)
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	693a      	ldr	r2, [r7, #16]
 800ae00:	429a      	cmp	r2, r3
 800ae02:	d00b      	beq.n	800ae1c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800ae04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae08:	f383 8811 	msr	BASEPRI, r3
 800ae0c:	f3bf 8f6f 	isb	sy
 800ae10:	f3bf 8f4f 	dsb	sy
 800ae14:	60fb      	str	r3, [r7, #12]
}
 800ae16:	bf00      	nop
 800ae18:	bf00      	nop
 800ae1a:	e7fd      	b.n	800ae18 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d10b      	bne.n	800ae3c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800ae24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae28:	f383 8811 	msr	BASEPRI, r3
 800ae2c:	f3bf 8f6f 	isb	sy
 800ae30:	f3bf 8f4f 	dsb	sy
 800ae34:	60bb      	str	r3, [r7, #8]
}
 800ae36:	bf00      	nop
 800ae38:	bf00      	nop
 800ae3a:	e7fd      	b.n	800ae38 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae40:	1e5a      	subs	r2, r3, #1
 800ae42:	693b      	ldr	r3, [r7, #16]
 800ae44:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d038      	beq.n	800aec4 <xTaskPriorityDisinherit+0xe0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800ae52:	693b      	ldr	r3, [r7, #16]
 800ae54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d134      	bne.n	800aec4 <xTaskPriorityDisinherit+0xe0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ae5a:	693b      	ldr	r3, [r7, #16]
 800ae5c:	3304      	adds	r3, #4
 800ae5e:	4618      	mov	r0, r3
 800ae60:	f7fd fdd8 	bl	8008a14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800ae64:	6939      	ldr	r1, [r7, #16]
 800ae66:	693b      	ldr	r3, [r7, #16]
 800ae68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ae6a:	461a      	mov	r2, r3
 800ae6c:	2006      	movs	r0, #6
 800ae6e:	f7f6 fe0b 	bl	8001a88 <xTraceEventCreate2>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ae76:	693b      	ldr	r3, [r7, #16]
 800ae78:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae7e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ae82:	693b      	ldr	r3, [r7, #16]
 800ae84:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800ae86:	693b      	ldr	r3, [r7, #16]
 800ae88:	4619      	mov	r1, r3
 800ae8a:	2030      	movs	r0, #48	@ 0x30
 800ae8c:	f7f6 fd7c 	bl	8001988 <xTraceEventCreate1>
 800ae90:	693b      	ldr	r3, [r7, #16]
 800ae92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae94:	4b0f      	ldr	r3, [pc, #60]	@ (800aed4 <xTaskPriorityDisinherit+0xf0>)
 800ae96:	681b      	ldr	r3, [r3, #0]
 800ae98:	429a      	cmp	r2, r3
 800ae9a:	d903      	bls.n	800aea4 <xTaskPriorityDisinherit+0xc0>
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aea0:	4a0c      	ldr	r2, [pc, #48]	@ (800aed4 <xTaskPriorityDisinherit+0xf0>)
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	693b      	ldr	r3, [r7, #16]
 800aea6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aea8:	4613      	mov	r3, r2
 800aeaa:	009b      	lsls	r3, r3, #2
 800aeac:	4413      	add	r3, r2
 800aeae:	009b      	lsls	r3, r3, #2
 800aeb0:	4a09      	ldr	r2, [pc, #36]	@ (800aed8 <xTaskPriorityDisinherit+0xf4>)
 800aeb2:	441a      	add	r2, r3
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	3304      	adds	r3, #4
 800aeb8:	4619      	mov	r1, r3
 800aeba:	4610      	mov	r0, r2
 800aebc:	f7fd fd4d 	bl	800895a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800aec0:	2301      	movs	r3, #1
 800aec2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800aec4:	697b      	ldr	r3, [r7, #20]
	}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3718      	adds	r7, #24
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	2000462c 	.word	0x2000462c
 800aed4:	20004b08 	.word	0x20004b08
 800aed8:	20004630 	.word	0x20004630

0800aedc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b088      	sub	sp, #32
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800aeea:	2301      	movs	r3, #1
 800aeec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d078      	beq.n	800afe6 <vTaskPriorityDisinheritAfterTimeout+0x10a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800aef4:	69bb      	ldr	r3, [r7, #24]
 800aef6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	d10b      	bne.n	800af14 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800aefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af00:	f383 8811 	msr	BASEPRI, r3
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	f3bf 8f4f 	dsb	sy
 800af0c:	60fb      	str	r3, [r7, #12]
}
 800af0e:	bf00      	nop
 800af10:	bf00      	nop
 800af12:	e7fd      	b.n	800af10 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af18:	683a      	ldr	r2, [r7, #0]
 800af1a:	429a      	cmp	r2, r3
 800af1c:	d902      	bls.n	800af24 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	61fb      	str	r3, [r7, #28]
 800af22:	e002      	b.n	800af2a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800af24:	69bb      	ldr	r3, [r7, #24]
 800af26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af28:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800af2a:	69bb      	ldr	r3, [r7, #24]
 800af2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af2e:	69fa      	ldr	r2, [r7, #28]
 800af30:	429a      	cmp	r2, r3
 800af32:	d058      	beq.n	800afe6 <vTaskPriorityDisinheritAfterTimeout+0x10a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800af34:	69bb      	ldr	r3, [r7, #24]
 800af36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af38:	697a      	ldr	r2, [r7, #20]
 800af3a:	429a      	cmp	r2, r3
 800af3c:	d153      	bne.n	800afe6 <vTaskPriorityDisinheritAfterTimeout+0x10a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800af3e:	4b2c      	ldr	r3, [pc, #176]	@ (800aff0 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	69ba      	ldr	r2, [r7, #24]
 800af44:	429a      	cmp	r2, r3
 800af46:	d10b      	bne.n	800af60 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800af48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af4c:	f383 8811 	msr	BASEPRI, r3
 800af50:	f3bf 8f6f 	isb	sy
 800af54:	f3bf 8f4f 	dsb	sy
 800af58:	60bb      	str	r3, [r7, #8]
}
 800af5a:	bf00      	nop
 800af5c:	bf00      	nop
 800af5e:	e7fd      	b.n	800af5c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800af60:	69b9      	ldr	r1, [r7, #24]
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800af66:	461a      	mov	r2, r3
 800af68:	2006      	movs	r0, #6
 800af6a:	f7f6 fd8d 	bl	8001a88 <xTraceEventCreate2>
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af72:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800af74:	69bb      	ldr	r3, [r7, #24]
 800af76:	69fa      	ldr	r2, [r7, #28]
 800af78:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	699b      	ldr	r3, [r3, #24]
 800af7e:	2b00      	cmp	r3, #0
 800af80:	db04      	blt.n	800af8c <vTaskPriorityDisinheritAfterTimeout+0xb0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af82:	69fb      	ldr	r3, [r7, #28]
 800af84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800af88:	69bb      	ldr	r3, [r7, #24]
 800af8a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800af8c:	69bb      	ldr	r3, [r7, #24]
 800af8e:	6959      	ldr	r1, [r3, #20]
 800af90:	693a      	ldr	r2, [r7, #16]
 800af92:	4613      	mov	r3, r2
 800af94:	009b      	lsls	r3, r3, #2
 800af96:	4413      	add	r3, r2
 800af98:	009b      	lsls	r3, r3, #2
 800af9a:	4a16      	ldr	r2, [pc, #88]	@ (800aff4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800af9c:	4413      	add	r3, r2
 800af9e:	4299      	cmp	r1, r3
 800afa0:	d121      	bne.n	800afe6 <vTaskPriorityDisinheritAfterTimeout+0x10a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800afa2:	69bb      	ldr	r3, [r7, #24]
 800afa4:	3304      	adds	r3, #4
 800afa6:	4618      	mov	r0, r3
 800afa8:	f7fd fd34 	bl	8008a14 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800afac:	69bb      	ldr	r3, [r7, #24]
 800afae:	4619      	mov	r1, r3
 800afb0:	2030      	movs	r0, #48	@ 0x30
 800afb2:	f7f6 fce9 	bl	8001988 <xTraceEventCreate1>
 800afb6:	69bb      	ldr	r3, [r7, #24]
 800afb8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afba:	4b0f      	ldr	r3, [pc, #60]	@ (800aff8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d903      	bls.n	800afca <vTaskPriorityDisinheritAfterTimeout+0xee>
 800afc2:	69bb      	ldr	r3, [r7, #24]
 800afc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800afc6:	4a0c      	ldr	r2, [pc, #48]	@ (800aff8 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800afc8:	6013      	str	r3, [r2, #0]
 800afca:	69bb      	ldr	r3, [r7, #24]
 800afcc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afce:	4613      	mov	r3, r2
 800afd0:	009b      	lsls	r3, r3, #2
 800afd2:	4413      	add	r3, r2
 800afd4:	009b      	lsls	r3, r3, #2
 800afd6:	4a07      	ldr	r2, [pc, #28]	@ (800aff4 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800afd8:	441a      	add	r2, r3
 800afda:	69bb      	ldr	r3, [r7, #24]
 800afdc:	3304      	adds	r3, #4
 800afde:	4619      	mov	r1, r3
 800afe0:	4610      	mov	r0, r2
 800afe2:	f7fd fcba 	bl	800895a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800afe6:	bf00      	nop
 800afe8:	3720      	adds	r7, #32
 800afea:	46bd      	mov	sp, r7
 800afec:	bd80      	pop	{r7, pc}
 800afee:	bf00      	nop
 800aff0:	2000462c 	.word	0x2000462c
 800aff4:	20004630 	.word	0x20004630
 800aff8:	20004b08 	.word	0x20004b08

0800affc <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800affc:	b480      	push	{r7}
 800affe:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b000:	4b07      	ldr	r3, [pc, #28]	@ (800b020 <pvTaskIncrementMutexHeldCount+0x24>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2b00      	cmp	r3, #0
 800b006:	d004      	beq.n	800b012 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b008:	4b05      	ldr	r3, [pc, #20]	@ (800b020 <pvTaskIncrementMutexHeldCount+0x24>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b00e:	3201      	adds	r2, #1
 800b010:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b012:	4b03      	ldr	r3, [pc, #12]	@ (800b020 <pvTaskIncrementMutexHeldCount+0x24>)
 800b014:	681b      	ldr	r3, [r3, #0]
	}
 800b016:	4618      	mov	r0, r3
 800b018:	46bd      	mov	sp, r7
 800b01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b01e:	4770      	bx	lr
 800b020:	2000462c 	.word	0x2000462c

0800b024 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b024:	b580      	push	{r7, lr}
 800b026:	b084      	sub	sp, #16
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
 800b02c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b02e:	4b21      	ldr	r3, [pc, #132]	@ (800b0b4 <prvAddCurrentTaskToDelayedList+0x90>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b034:	4b20      	ldr	r3, [pc, #128]	@ (800b0b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	3304      	adds	r3, #4
 800b03a:	4618      	mov	r0, r3
 800b03c:	f7fd fcea 	bl	8008a14 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b046:	d10a      	bne.n	800b05e <prvAddCurrentTaskToDelayedList+0x3a>
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d007      	beq.n	800b05e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b04e:	4b1a      	ldr	r3, [pc, #104]	@ (800b0b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	3304      	adds	r3, #4
 800b054:	4619      	mov	r1, r3
 800b056:	4819      	ldr	r0, [pc, #100]	@ (800b0bc <prvAddCurrentTaskToDelayedList+0x98>)
 800b058:	f7fd fc7f 	bl	800895a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b05c:	e026      	b.n	800b0ac <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b05e:	68fa      	ldr	r2, [r7, #12]
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4413      	add	r3, r2
 800b064:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b066:	4b14      	ldr	r3, [pc, #80]	@ (800b0b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68ba      	ldr	r2, [r7, #8]
 800b06c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b06e:	68ba      	ldr	r2, [r7, #8]
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	429a      	cmp	r2, r3
 800b074:	d209      	bcs.n	800b08a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b076:	4b12      	ldr	r3, [pc, #72]	@ (800b0c0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b078:	681a      	ldr	r2, [r3, #0]
 800b07a:	4b0f      	ldr	r3, [pc, #60]	@ (800b0b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	3304      	adds	r3, #4
 800b080:	4619      	mov	r1, r3
 800b082:	4610      	mov	r0, r2
 800b084:	f7fd fc8d 	bl	80089a2 <vListInsert>
}
 800b088:	e010      	b.n	800b0ac <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b08a:	4b0e      	ldr	r3, [pc, #56]	@ (800b0c4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b08c:	681a      	ldr	r2, [r3, #0]
 800b08e:	4b0a      	ldr	r3, [pc, #40]	@ (800b0b8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	3304      	adds	r3, #4
 800b094:	4619      	mov	r1, r3
 800b096:	4610      	mov	r0, r2
 800b098:	f7fd fc83 	bl	80089a2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b09c:	4b0a      	ldr	r3, [pc, #40]	@ (800b0c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	68ba      	ldr	r2, [r7, #8]
 800b0a2:	429a      	cmp	r2, r3
 800b0a4:	d202      	bcs.n	800b0ac <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b0a6:	4a08      	ldr	r2, [pc, #32]	@ (800b0c8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	6013      	str	r3, [r2, #0]
}
 800b0ac:	bf00      	nop
 800b0ae:	3710      	adds	r7, #16
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}
 800b0b4:	20004b04 	.word	0x20004b04
 800b0b8:	2000462c 	.word	0x2000462c
 800b0bc:	20004aec 	.word	0x20004aec
 800b0c0:	20004abc 	.word	0x20004abc
 800b0c4:	20004ab8 	.word	0x20004ab8
 800b0c8:	20004b20 	.word	0x20004b20

0800b0cc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b0cc:	b580      	push	{r7, lr}
 800b0ce:	b08a      	sub	sp, #40	@ 0x28
 800b0d0:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800b0d6:	f000 fb71 	bl	800b7bc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800b0da:	4b1d      	ldr	r3, [pc, #116]	@ (800b150 <xTimerCreateTimerTask+0x84>)
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	2b00      	cmp	r3, #0
 800b0e0:	d021      	beq.n	800b126 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800b0e6:	2300      	movs	r3, #0
 800b0e8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800b0ea:	1d3a      	adds	r2, r7, #4
 800b0ec:	f107 0108 	add.w	r1, r7, #8
 800b0f0:	f107 030c 	add.w	r3, r7, #12
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f7fd fbe9 	bl	80088cc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800b0fa:	6879      	ldr	r1, [r7, #4]
 800b0fc:	68bb      	ldr	r3, [r7, #8]
 800b0fe:	68fa      	ldr	r2, [r7, #12]
 800b100:	9202      	str	r2, [sp, #8]
 800b102:	9301      	str	r3, [sp, #4]
 800b104:	2302      	movs	r3, #2
 800b106:	9300      	str	r3, [sp, #0]
 800b108:	2300      	movs	r3, #0
 800b10a:	460a      	mov	r2, r1
 800b10c:	4911      	ldr	r1, [pc, #68]	@ (800b154 <xTimerCreateTimerTask+0x88>)
 800b10e:	4812      	ldr	r0, [pc, #72]	@ (800b158 <xTimerCreateTimerTask+0x8c>)
 800b110:	f7fe fe38 	bl	8009d84 <xTaskCreateStatic>
 800b114:	4603      	mov	r3, r0
 800b116:	4a11      	ldr	r2, [pc, #68]	@ (800b15c <xTimerCreateTimerTask+0x90>)
 800b118:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800b11a:	4b10      	ldr	r3, [pc, #64]	@ (800b15c <xTimerCreateTimerTask+0x90>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d001      	beq.n	800b126 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800b122:	2301      	movs	r3, #1
 800b124:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d10b      	bne.n	800b144 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800b12c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b130:	f383 8811 	msr	BASEPRI, r3
 800b134:	f3bf 8f6f 	isb	sy
 800b138:	f3bf 8f4f 	dsb	sy
 800b13c:	613b      	str	r3, [r7, #16]
}
 800b13e:	bf00      	nop
 800b140:	bf00      	nop
 800b142:	e7fd      	b.n	800b140 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800b144:	697b      	ldr	r3, [r7, #20]
}
 800b146:	4618      	mov	r0, r3
 800b148:	3718      	adds	r7, #24
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
 800b14e:	bf00      	nop
 800b150:	20004b5c 	.word	0x20004b5c
 800b154:	08011604 	.word	0x08011604
 800b158:	0800b355 	.word	0x0800b355
 800b15c:	20004b60 	.word	0x20004b60

0800b160 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800b160:	b580      	push	{r7, lr}
 800b162:	b088      	sub	sp, #32
 800b164:	af02      	add	r7, sp, #8
 800b166:	60f8      	str	r0, [r7, #12]
 800b168:	60b9      	str	r1, [r7, #8]
 800b16a:	607a      	str	r2, [r7, #4]
 800b16c:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800b16e:	202c      	movs	r0, #44	@ 0x2c
 800b170:	f000 fdcc 	bl	800bd0c <pvPortMalloc>
 800b174:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d00d      	beq.n	800b198 <xTimerCreate+0x38>
		{
			/* Status is thus far zero as the timer is not created statically
			and has not been started.  The auto-reload bit may get set in
			prvInitialiseNewTimer. */
			pxNewTimer->ucStatus = 0x00;
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2200      	movs	r2, #0
 800b180:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	9301      	str	r3, [sp, #4]
 800b188:	6a3b      	ldr	r3, [r7, #32]
 800b18a:	9300      	str	r3, [sp, #0]
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	687a      	ldr	r2, [r7, #4]
 800b190:	68b9      	ldr	r1, [r7, #8]
 800b192:	68f8      	ldr	r0, [r7, #12]
 800b194:	f000 f805 	bl	800b1a2 <prvInitialiseNewTimer>
		}

		return pxNewTimer;
 800b198:	697b      	ldr	r3, [r7, #20]
	}
 800b19a:	4618      	mov	r0, r3
 800b19c:	3718      	adds	r7, #24
 800b19e:	46bd      	mov	sp, r7
 800b1a0:	bd80      	pop	{r7, pc}

0800b1a2 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800b1a2:	b580      	push	{r7, lr}
 800b1a4:	b086      	sub	sp, #24
 800b1a6:	af00      	add	r7, sp, #0
 800b1a8:	60f8      	str	r0, [r7, #12]
 800b1aa:	60b9      	str	r1, [r7, #8]
 800b1ac:	607a      	str	r2, [r7, #4]
 800b1ae:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800b1b0:	68bb      	ldr	r3, [r7, #8]
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d10b      	bne.n	800b1ce <prvInitialiseNewTimer+0x2c>
	__asm volatile
 800b1b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1ba:	f383 8811 	msr	BASEPRI, r3
 800b1be:	f3bf 8f6f 	isb	sy
 800b1c2:	f3bf 8f4f 	dsb	sy
 800b1c6:	617b      	str	r3, [r7, #20]
}
 800b1c8:	bf00      	nop
 800b1ca:	bf00      	nop
 800b1cc:	e7fd      	b.n	800b1ca <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800b1ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d01e      	beq.n	800b212 <prvInitialiseNewTimer+0x70>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800b1d4:	f000 faf2 	bl	800b7bc <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800b1d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1da:	68fa      	ldr	r2, [r7, #12]
 800b1dc:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800b1de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e0:	68ba      	ldr	r2, [r7, #8]
 800b1e2:	619a      	str	r2, [r3, #24]
		pxNewTimer->pvTimerID = pvTimerID;
 800b1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1e6:	683a      	ldr	r2, [r7, #0]
 800b1e8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800b1ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1ec:	6a3a      	ldr	r2, [r7, #32]
 800b1ee:	621a      	str	r2, [r3, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800b1f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1f2:	3304      	adds	r3, #4
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f7fd fba3 	bl	8008940 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	2b00      	cmp	r3, #0
 800b1fe:	d008      	beq.n	800b212 <prvInitialiseNewTimer+0x70>
		{
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800b200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b202:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b206:	f043 0304 	orr.w	r3, r3, #4
 800b20a:	b2da      	uxtb	r2, r3
 800b20c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b20e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		}
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800b212:	bf00      	nop
 800b214:	3718      	adds	r7, #24
 800b216:	46bd      	mov	sp, r7
 800b218:	bd80      	pop	{r7, pc}
	...

0800b21c <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	b08a      	sub	sp, #40	@ 0x28
 800b220:	af00      	add	r7, sp, #0
 800b222:	60f8      	str	r0, [r7, #12]
 800b224:	60b9      	str	r1, [r7, #8]
 800b226:	607a      	str	r2, [r7, #4]
 800b228:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800b22a:	2300      	movs	r3, #0
 800b22c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10b      	bne.n	800b24c <xTimerGenericCommand+0x30>
	__asm volatile
 800b234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b238:	f383 8811 	msr	BASEPRI, r3
 800b23c:	f3bf 8f6f 	isb	sy
 800b240:	f3bf 8f4f 	dsb	sy
 800b244:	623b      	str	r3, [r7, #32]
}
 800b246:	bf00      	nop
 800b248:	bf00      	nop
 800b24a:	e7fd      	b.n	800b248 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800b24c:	4b19      	ldr	r3, [pc, #100]	@ (800b2b4 <xTimerGenericCommand+0x98>)
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d02a      	beq.n	800b2aa <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	2b05      	cmp	r3, #5
 800b264:	dc18      	bgt.n	800b298 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800b266:	f7ff fd29 	bl	800acbc <xTaskGetSchedulerState>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b02      	cmp	r3, #2
 800b26e:	d109      	bne.n	800b284 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800b270:	4b10      	ldr	r3, [pc, #64]	@ (800b2b4 <xTimerGenericCommand+0x98>)
 800b272:	6818      	ldr	r0, [r3, #0]
 800b274:	f107 0110 	add.w	r1, r7, #16
 800b278:	2300      	movs	r3, #0
 800b27a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b27c:	f7fd fdee 	bl	8008e5c <xQueueGenericSend>
 800b280:	6278      	str	r0, [r7, #36]	@ 0x24
 800b282:	e012      	b.n	800b2aa <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800b284:	4b0b      	ldr	r3, [pc, #44]	@ (800b2b4 <xTimerGenericCommand+0x98>)
 800b286:	6818      	ldr	r0, [r3, #0]
 800b288:	f107 0110 	add.w	r1, r7, #16
 800b28c:	2300      	movs	r3, #0
 800b28e:	2200      	movs	r2, #0
 800b290:	f7fd fde4 	bl	8008e5c <xQueueGenericSend>
 800b294:	6278      	str	r0, [r7, #36]	@ 0x24
 800b296:	e008      	b.n	800b2aa <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800b298:	4b06      	ldr	r3, [pc, #24]	@ (800b2b4 <xTimerGenericCommand+0x98>)
 800b29a:	6818      	ldr	r0, [r3, #0]
 800b29c:	f107 0110 	add.w	r1, r7, #16
 800b2a0:	2300      	movs	r3, #0
 800b2a2:	683a      	ldr	r2, [r7, #0]
 800b2a4:	f7fd ff96 	bl	80091d4 <xQueueGenericSendFromISR>
 800b2a8:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800b2aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	3728      	adds	r7, #40	@ 0x28
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	20004b5c 	.word	0x20004b5c

0800b2b8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b088      	sub	sp, #32
 800b2bc:	af02      	add	r7, sp, #8
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b2c2:	4b23      	ldr	r3, [pc, #140]	@ (800b350 <prvProcessExpiredTimer+0x98>)
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	68db      	ldr	r3, [r3, #12]
 800b2c8:	68db      	ldr	r3, [r3, #12]
 800b2ca:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	3304      	adds	r3, #4
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f7fd fb9f 	bl	8008a14 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b2d6:	697b      	ldr	r3, [r7, #20]
 800b2d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b2dc:	f003 0304 	and.w	r3, r3, #4
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d023      	beq.n	800b32c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	699a      	ldr	r2, [r3, #24]
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	18d1      	adds	r1, r2, r3
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	683a      	ldr	r2, [r7, #0]
 800b2f0:	6978      	ldr	r0, [r7, #20]
 800b2f2:	f000 f8d5 	bl	800b4a0 <prvInsertTimerInActiveList>
 800b2f6:	4603      	mov	r3, r0
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	d020      	beq.n	800b33e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b2fc:	2300      	movs	r3, #0
 800b2fe:	9300      	str	r3, [sp, #0]
 800b300:	2300      	movs	r3, #0
 800b302:	687a      	ldr	r2, [r7, #4]
 800b304:	2100      	movs	r1, #0
 800b306:	6978      	ldr	r0, [r7, #20]
 800b308:	f7ff ff88 	bl	800b21c <xTimerGenericCommand>
 800b30c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800b30e:	693b      	ldr	r3, [r7, #16]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d114      	bne.n	800b33e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800b314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b318:	f383 8811 	msr	BASEPRI, r3
 800b31c:	f3bf 8f6f 	isb	sy
 800b320:	f3bf 8f4f 	dsb	sy
 800b324:	60fb      	str	r3, [r7, #12]
}
 800b326:	bf00      	nop
 800b328:	bf00      	nop
 800b32a:	e7fd      	b.n	800b328 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b32c:	697b      	ldr	r3, [r7, #20]
 800b32e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b332:	f023 0301 	bic.w	r3, r3, #1
 800b336:	b2da      	uxtb	r2, r3
 800b338:	697b      	ldr	r3, [r7, #20]
 800b33a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b33e:	697b      	ldr	r3, [r7, #20]
 800b340:	6a1b      	ldr	r3, [r3, #32]
 800b342:	6978      	ldr	r0, [r7, #20]
 800b344:	4798      	blx	r3
}
 800b346:	bf00      	nop
 800b348:	3718      	adds	r7, #24
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}
 800b34e:	bf00      	nop
 800b350:	20004b54 	.word	0x20004b54

0800b354 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800b354:	b580      	push	{r7, lr}
 800b356:	b084      	sub	sp, #16
 800b358:	af00      	add	r7, sp, #0
 800b35a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b35c:	f107 0308 	add.w	r3, r7, #8
 800b360:	4618      	mov	r0, r3
 800b362:	f000 f859 	bl	800b418 <prvGetNextExpireTime>
 800b366:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	4619      	mov	r1, r3
 800b36c:	68f8      	ldr	r0, [r7, #12]
 800b36e:	f000 f805 	bl	800b37c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800b372:	f000 f8d7 	bl	800b524 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800b376:	bf00      	nop
 800b378:	e7f0      	b.n	800b35c <prvTimerTask+0x8>
	...

0800b37c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800b37c:	b580      	push	{r7, lr}
 800b37e:	b084      	sub	sp, #16
 800b380:	af00      	add	r7, sp, #0
 800b382:	6078      	str	r0, [r7, #4]
 800b384:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800b386:	f7ff f807 	bl	800a398 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b38a:	f107 0308 	add.w	r3, r7, #8
 800b38e:	4618      	mov	r0, r3
 800b390:	f000 f866 	bl	800b460 <prvSampleTimeNow>
 800b394:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800b396:	68bb      	ldr	r3, [r7, #8]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d130      	bne.n	800b3fe <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800b39c:	683b      	ldr	r3, [r7, #0]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d10a      	bne.n	800b3b8 <prvProcessTimerOrBlockTask+0x3c>
 800b3a2:	687a      	ldr	r2, [r7, #4]
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	429a      	cmp	r2, r3
 800b3a8:	d806      	bhi.n	800b3b8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800b3aa:	f7ff f803 	bl	800a3b4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800b3ae:	68f9      	ldr	r1, [r7, #12]
 800b3b0:	6878      	ldr	r0, [r7, #4]
 800b3b2:	f7ff ff81 	bl	800b2b8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800b3b6:	e024      	b.n	800b402 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800b3b8:	683b      	ldr	r3, [r7, #0]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d008      	beq.n	800b3d0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800b3be:	4b13      	ldr	r3, [pc, #76]	@ (800b40c <prvProcessTimerOrBlockTask+0x90>)
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d101      	bne.n	800b3cc <prvProcessTimerOrBlockTask+0x50>
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e000      	b.n	800b3ce <prvProcessTimerOrBlockTask+0x52>
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800b3d0:	4b0f      	ldr	r3, [pc, #60]	@ (800b410 <prvProcessTimerOrBlockTask+0x94>)
 800b3d2:	6818      	ldr	r0, [r3, #0]
 800b3d4:	687a      	ldr	r2, [r7, #4]
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	1ad3      	subs	r3, r2, r3
 800b3da:	683a      	ldr	r2, [r7, #0]
 800b3dc:	4619      	mov	r1, r3
 800b3de:	f7fe fc9d 	bl	8009d1c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800b3e2:	f7fe ffe7 	bl	800a3b4 <xTaskResumeAll>
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	2b00      	cmp	r3, #0
 800b3ea:	d10a      	bne.n	800b402 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800b3ec:	4b09      	ldr	r3, [pc, #36]	@ (800b414 <prvProcessTimerOrBlockTask+0x98>)
 800b3ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b3f2:	601a      	str	r2, [r3, #0]
 800b3f4:	f3bf 8f4f 	dsb	sy
 800b3f8:	f3bf 8f6f 	isb	sy
}
 800b3fc:	e001      	b.n	800b402 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800b3fe:	f7fe ffd9 	bl	800a3b4 <xTaskResumeAll>
}
 800b402:	bf00      	nop
 800b404:	3710      	adds	r7, #16
 800b406:	46bd      	mov	sp, r7
 800b408:	bd80      	pop	{r7, pc}
 800b40a:	bf00      	nop
 800b40c:	20004b58 	.word	0x20004b58
 800b410:	20004b5c 	.word	0x20004b5c
 800b414:	e000ed04 	.word	0xe000ed04

0800b418 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800b418:	b480      	push	{r7}
 800b41a:	b085      	sub	sp, #20
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800b420:	4b0e      	ldr	r3, [pc, #56]	@ (800b45c <prvGetNextExpireTime+0x44>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	681b      	ldr	r3, [r3, #0]
 800b426:	2b00      	cmp	r3, #0
 800b428:	d101      	bne.n	800b42e <prvGetNextExpireTime+0x16>
 800b42a:	2201      	movs	r2, #1
 800b42c:	e000      	b.n	800b430 <prvGetNextExpireTime+0x18>
 800b42e:	2200      	movs	r2, #0
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800b434:	687b      	ldr	r3, [r7, #4]
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d105      	bne.n	800b448 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b43c:	4b07      	ldr	r3, [pc, #28]	@ (800b45c <prvGetNextExpireTime+0x44>)
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	68db      	ldr	r3, [r3, #12]
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	60fb      	str	r3, [r7, #12]
 800b446:	e001      	b.n	800b44c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800b448:	2300      	movs	r3, #0
 800b44a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800b44c:	68fb      	ldr	r3, [r7, #12]
}
 800b44e:	4618      	mov	r0, r3
 800b450:	3714      	adds	r7, #20
 800b452:	46bd      	mov	sp, r7
 800b454:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b458:	4770      	bx	lr
 800b45a:	bf00      	nop
 800b45c:	20004b54 	.word	0x20004b54

0800b460 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800b460:	b580      	push	{r7, lr}
 800b462:	b084      	sub	sp, #16
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800b468:	f7ff f848 	bl	800a4fc <xTaskGetTickCount>
 800b46c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800b46e:	4b0b      	ldr	r3, [pc, #44]	@ (800b49c <prvSampleTimeNow+0x3c>)
 800b470:	681b      	ldr	r3, [r3, #0]
 800b472:	68fa      	ldr	r2, [r7, #12]
 800b474:	429a      	cmp	r2, r3
 800b476:	d205      	bcs.n	800b484 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800b478:	f000 f93a 	bl	800b6f0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2201      	movs	r2, #1
 800b480:	601a      	str	r2, [r3, #0]
 800b482:	e002      	b.n	800b48a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800b48a:	4a04      	ldr	r2, [pc, #16]	@ (800b49c <prvSampleTimeNow+0x3c>)
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800b490:	68fb      	ldr	r3, [r7, #12]
}
 800b492:	4618      	mov	r0, r3
 800b494:	3710      	adds	r7, #16
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	bf00      	nop
 800b49c:	20004b64 	.word	0x20004b64

0800b4a0 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800b4a0:	b580      	push	{r7, lr}
 800b4a2:	b086      	sub	sp, #24
 800b4a4:	af00      	add	r7, sp, #0
 800b4a6:	60f8      	str	r0, [r7, #12]
 800b4a8:	60b9      	str	r1, [r7, #8]
 800b4aa:	607a      	str	r2, [r7, #4]
 800b4ac:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800b4ae:	2300      	movs	r3, #0
 800b4b0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	68ba      	ldr	r2, [r7, #8]
 800b4b6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	68fa      	ldr	r2, [r7, #12]
 800b4bc:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800b4be:	68ba      	ldr	r2, [r7, #8]
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d812      	bhi.n	800b4ec <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b4c6:	687a      	ldr	r2, [r7, #4]
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	1ad2      	subs	r2, r2, r3
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	699b      	ldr	r3, [r3, #24]
 800b4d0:	429a      	cmp	r2, r3
 800b4d2:	d302      	bcc.n	800b4da <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	617b      	str	r3, [r7, #20]
 800b4d8:	e01b      	b.n	800b512 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800b4da:	4b10      	ldr	r3, [pc, #64]	@ (800b51c <prvInsertTimerInActiveList+0x7c>)
 800b4dc:	681a      	ldr	r2, [r3, #0]
 800b4de:	68fb      	ldr	r3, [r7, #12]
 800b4e0:	3304      	adds	r3, #4
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	4610      	mov	r0, r2
 800b4e6:	f7fd fa5c 	bl	80089a2 <vListInsert>
 800b4ea:	e012      	b.n	800b512 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800b4ec:	687a      	ldr	r2, [r7, #4]
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	429a      	cmp	r2, r3
 800b4f2:	d206      	bcs.n	800b502 <prvInsertTimerInActiveList+0x62>
 800b4f4:	68ba      	ldr	r2, [r7, #8]
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	429a      	cmp	r2, r3
 800b4fa:	d302      	bcc.n	800b502 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800b4fc:	2301      	movs	r3, #1
 800b4fe:	617b      	str	r3, [r7, #20]
 800b500:	e007      	b.n	800b512 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b502:	4b07      	ldr	r3, [pc, #28]	@ (800b520 <prvInsertTimerInActiveList+0x80>)
 800b504:	681a      	ldr	r2, [r3, #0]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	3304      	adds	r3, #4
 800b50a:	4619      	mov	r1, r3
 800b50c:	4610      	mov	r0, r2
 800b50e:	f7fd fa48 	bl	80089a2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800b512:	697b      	ldr	r3, [r7, #20]
}
 800b514:	4618      	mov	r0, r3
 800b516:	3718      	adds	r7, #24
 800b518:	46bd      	mov	sp, r7
 800b51a:	bd80      	pop	{r7, pc}
 800b51c:	20004b58 	.word	0x20004b58
 800b520:	20004b54 	.word	0x20004b54

0800b524 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800b524:	b580      	push	{r7, lr}
 800b526:	b08e      	sub	sp, #56	@ 0x38
 800b528:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b52a:	e0ce      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	2b00      	cmp	r3, #0
 800b530:	da19      	bge.n	800b566 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800b532:	1d3b      	adds	r3, r7, #4
 800b534:	3304      	adds	r3, #4
 800b536:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800b538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d10b      	bne.n	800b556 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800b53e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b542:	f383 8811 	msr	BASEPRI, r3
 800b546:	f3bf 8f6f 	isb	sy
 800b54a:	f3bf 8f4f 	dsb	sy
 800b54e:	61fb      	str	r3, [r7, #28]
}
 800b550:	bf00      	nop
 800b552:	bf00      	nop
 800b554:	e7fd      	b.n	800b552 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800b556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b55c:	6850      	ldr	r0, [r2, #4]
 800b55e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b560:	6892      	ldr	r2, [r2, #8]
 800b562:	4611      	mov	r1, r2
 800b564:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	f2c0 80ae 	blt.w	800b6ca <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800b572:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b574:	695b      	ldr	r3, [r3, #20]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d004      	beq.n	800b584 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b57a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b57c:	3304      	adds	r3, #4
 800b57e:	4618      	mov	r0, r3
 800b580:	f7fd fa48 	bl	8008a14 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800b584:	463b      	mov	r3, r7
 800b586:	4618      	mov	r0, r3
 800b588:	f7ff ff6a 	bl	800b460 <prvSampleTimeNow>
 800b58c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2b09      	cmp	r3, #9
 800b592:	f200 8097 	bhi.w	800b6c4 <prvProcessReceivedCommands+0x1a0>
 800b596:	a201      	add	r2, pc, #4	@ (adr r2, 800b59c <prvProcessReceivedCommands+0x78>)
 800b598:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b59c:	0800b5c5 	.word	0x0800b5c5
 800b5a0:	0800b5c5 	.word	0x0800b5c5
 800b5a4:	0800b5c5 	.word	0x0800b5c5
 800b5a8:	0800b63b 	.word	0x0800b63b
 800b5ac:	0800b64f 	.word	0x0800b64f
 800b5b0:	0800b69b 	.word	0x0800b69b
 800b5b4:	0800b5c5 	.word	0x0800b5c5
 800b5b8:	0800b5c5 	.word	0x0800b5c5
 800b5bc:	0800b63b 	.word	0x0800b63b
 800b5c0:	0800b64f 	.word	0x0800b64f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b5c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5ca:	f043 0301 	orr.w	r3, r3, #1
 800b5ce:	b2da      	uxtb	r2, r3
 800b5d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800b5d6:	68ba      	ldr	r2, [r7, #8]
 800b5d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5da:	699b      	ldr	r3, [r3, #24]
 800b5dc:	18d1      	adds	r1, r2, r3
 800b5de:	68bb      	ldr	r3, [r7, #8]
 800b5e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b5e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5e4:	f7ff ff5c 	bl	800b4a0 <prvInsertTimerInActiveList>
 800b5e8:	4603      	mov	r3, r0
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d06c      	beq.n	800b6c8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b5ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f0:	6a1b      	ldr	r3, [r3, #32]
 800b5f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b5f4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b5f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b5fc:	f003 0304 	and.w	r3, r3, #4
 800b600:	2b00      	cmp	r3, #0
 800b602:	d061      	beq.n	800b6c8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800b604:	68ba      	ldr	r2, [r7, #8]
 800b606:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b608:	699b      	ldr	r3, [r3, #24]
 800b60a:	441a      	add	r2, r3
 800b60c:	2300      	movs	r3, #0
 800b60e:	9300      	str	r3, [sp, #0]
 800b610:	2300      	movs	r3, #0
 800b612:	2100      	movs	r1, #0
 800b614:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b616:	f7ff fe01 	bl	800b21c <xTimerGenericCommand>
 800b61a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800b61c:	6a3b      	ldr	r3, [r7, #32]
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d152      	bne.n	800b6c8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800b622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b626:	f383 8811 	msr	BASEPRI, r3
 800b62a:	f3bf 8f6f 	isb	sy
 800b62e:	f3bf 8f4f 	dsb	sy
 800b632:	61bb      	str	r3, [r7, #24]
}
 800b634:	bf00      	nop
 800b636:	bf00      	nop
 800b638:	e7fd      	b.n	800b636 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b63a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b63c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b640:	f023 0301 	bic.w	r3, r3, #1
 800b644:	b2da      	uxtb	r2, r3
 800b646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b648:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b64c:	e03d      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800b64e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b650:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b654:	f043 0301 	orr.w	r3, r3, #1
 800b658:	b2da      	uxtb	r2, r3
 800b65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b65c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800b660:	68ba      	ldr	r2, [r7, #8]
 800b662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b664:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800b666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b668:	699b      	ldr	r3, [r3, #24]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d10b      	bne.n	800b686 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800b66e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b672:	f383 8811 	msr	BASEPRI, r3
 800b676:	f3bf 8f6f 	isb	sy
 800b67a:	f3bf 8f4f 	dsb	sy
 800b67e:	617b      	str	r3, [r7, #20]
}
 800b680:	bf00      	nop
 800b682:	bf00      	nop
 800b684:	e7fd      	b.n	800b682 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800b686:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b688:	699a      	ldr	r2, [r3, #24]
 800b68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b68c:	18d1      	adds	r1, r2, r3
 800b68e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b692:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b694:	f7ff ff04 	bl	800b4a0 <prvInsertTimerInActiveList>
					break;
 800b698:	e017      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800b69a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b69c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6a0:	f003 0302 	and.w	r3, r3, #2
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d103      	bne.n	800b6b0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800b6a8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b6aa:	f000 fc19 	bl	800bee0 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800b6ae:	e00c      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800b6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b6b6:	f023 0301 	bic.w	r3, r3, #1
 800b6ba:	b2da      	uxtb	r2, r3
 800b6bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b6be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800b6c2:	e002      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800b6c4:	bf00      	nop
 800b6c6:	e000      	b.n	800b6ca <prvProcessReceivedCommands+0x1a6>
					break;
 800b6c8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800b6ca:	4b08      	ldr	r3, [pc, #32]	@ (800b6ec <prvProcessReceivedCommands+0x1c8>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	1d39      	adds	r1, r7, #4
 800b6d0:	2200      	movs	r2, #0
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f7fd fe5c 	bl	8009390 <xQueueReceive>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f47f af26 	bne.w	800b52c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800b6e0:	bf00      	nop
 800b6e2:	bf00      	nop
 800b6e4:	3730      	adds	r7, #48	@ 0x30
 800b6e6:	46bd      	mov	sp, r7
 800b6e8:	bd80      	pop	{r7, pc}
 800b6ea:	bf00      	nop
 800b6ec:	20004b5c 	.word	0x20004b5c

0800b6f0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800b6f0:	b580      	push	{r7, lr}
 800b6f2:	b088      	sub	sp, #32
 800b6f4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b6f6:	e049      	b.n	800b78c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800b6f8:	4b2e      	ldr	r3, [pc, #184]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	68db      	ldr	r3, [r3, #12]
 800b6fe:	681b      	ldr	r3, [r3, #0]
 800b700:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b702:	4b2c      	ldr	r3, [pc, #176]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	68db      	ldr	r3, [r3, #12]
 800b708:	68db      	ldr	r3, [r3, #12]
 800b70a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	3304      	adds	r3, #4
 800b710:	4618      	mov	r0, r3
 800b712:	f7fd f97f 	bl	8008a14 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6a1b      	ldr	r3, [r3, #32]
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800b724:	f003 0304 	and.w	r3, r3, #4
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d02f      	beq.n	800b78c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	699b      	ldr	r3, [r3, #24]
 800b730:	693a      	ldr	r2, [r7, #16]
 800b732:	4413      	add	r3, r2
 800b734:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800b736:	68ba      	ldr	r2, [r7, #8]
 800b738:	693b      	ldr	r3, [r7, #16]
 800b73a:	429a      	cmp	r2, r3
 800b73c:	d90e      	bls.n	800b75c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800b73e:	68fb      	ldr	r3, [r7, #12]
 800b740:	68ba      	ldr	r2, [r7, #8]
 800b742:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800b744:	68fb      	ldr	r3, [r7, #12]
 800b746:	68fa      	ldr	r2, [r7, #12]
 800b748:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800b74a:	4b1a      	ldr	r3, [pc, #104]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b74c:	681a      	ldr	r2, [r3, #0]
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	3304      	adds	r3, #4
 800b752:	4619      	mov	r1, r3
 800b754:	4610      	mov	r0, r2
 800b756:	f7fd f924 	bl	80089a2 <vListInsert>
 800b75a:	e017      	b.n	800b78c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800b75c:	2300      	movs	r3, #0
 800b75e:	9300      	str	r3, [sp, #0]
 800b760:	2300      	movs	r3, #0
 800b762:	693a      	ldr	r2, [r7, #16]
 800b764:	2100      	movs	r1, #0
 800b766:	68f8      	ldr	r0, [r7, #12]
 800b768:	f7ff fd58 	bl	800b21c <xTimerGenericCommand>
 800b76c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d10b      	bne.n	800b78c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800b774:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b778:	f383 8811 	msr	BASEPRI, r3
 800b77c:	f3bf 8f6f 	isb	sy
 800b780:	f3bf 8f4f 	dsb	sy
 800b784:	603b      	str	r3, [r7, #0]
}
 800b786:	bf00      	nop
 800b788:	bf00      	nop
 800b78a:	e7fd      	b.n	800b788 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800b78c:	4b09      	ldr	r3, [pc, #36]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	2b00      	cmp	r3, #0
 800b794:	d1b0      	bne.n	800b6f8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800b796:	4b07      	ldr	r3, [pc, #28]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b798:	681b      	ldr	r3, [r3, #0]
 800b79a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800b79c:	4b06      	ldr	r3, [pc, #24]	@ (800b7b8 <prvSwitchTimerLists+0xc8>)
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	4a04      	ldr	r2, [pc, #16]	@ (800b7b4 <prvSwitchTimerLists+0xc4>)
 800b7a2:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800b7a4:	4a04      	ldr	r2, [pc, #16]	@ (800b7b8 <prvSwitchTimerLists+0xc8>)
 800b7a6:	697b      	ldr	r3, [r7, #20]
 800b7a8:	6013      	str	r3, [r2, #0]
}
 800b7aa:	bf00      	nop
 800b7ac:	3718      	adds	r7, #24
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
 800b7b2:	bf00      	nop
 800b7b4:	20004b54 	.word	0x20004b54
 800b7b8:	20004b58 	.word	0x20004b58

0800b7bc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800b7bc:	b580      	push	{r7, lr}
 800b7be:	b082      	sub	sp, #8
 800b7c0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800b7c2:	f000 f97b 	bl	800babc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800b7c6:	4b15      	ldr	r3, [pc, #84]	@ (800b81c <prvCheckForValidListAndQueue+0x60>)
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d120      	bne.n	800b810 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800b7ce:	4814      	ldr	r0, [pc, #80]	@ (800b820 <prvCheckForValidListAndQueue+0x64>)
 800b7d0:	f7fd f896 	bl	8008900 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800b7d4:	4813      	ldr	r0, [pc, #76]	@ (800b824 <prvCheckForValidListAndQueue+0x68>)
 800b7d6:	f7fd f893 	bl	8008900 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800b7da:	4b13      	ldr	r3, [pc, #76]	@ (800b828 <prvCheckForValidListAndQueue+0x6c>)
 800b7dc:	4a10      	ldr	r2, [pc, #64]	@ (800b820 <prvCheckForValidListAndQueue+0x64>)
 800b7de:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800b7e0:	4b12      	ldr	r3, [pc, #72]	@ (800b82c <prvCheckForValidListAndQueue+0x70>)
 800b7e2:	4a10      	ldr	r2, [pc, #64]	@ (800b824 <prvCheckForValidListAndQueue+0x68>)
 800b7e4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800b7e6:	2300      	movs	r3, #0
 800b7e8:	9300      	str	r3, [sp, #0]
 800b7ea:	4b11      	ldr	r3, [pc, #68]	@ (800b830 <prvCheckForValidListAndQueue+0x74>)
 800b7ec:	4a11      	ldr	r2, [pc, #68]	@ (800b834 <prvCheckForValidListAndQueue+0x78>)
 800b7ee:	2110      	movs	r1, #16
 800b7f0:	200a      	movs	r0, #10
 800b7f2:	f7fd f9a3 	bl	8008b3c <xQueueGenericCreateStatic>
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	4a08      	ldr	r2, [pc, #32]	@ (800b81c <prvCheckForValidListAndQueue+0x60>)
 800b7fa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800b7fc:	4b07      	ldr	r3, [pc, #28]	@ (800b81c <prvCheckForValidListAndQueue+0x60>)
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	2b00      	cmp	r3, #0
 800b802:	d005      	beq.n	800b810 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800b804:	4b05      	ldr	r3, [pc, #20]	@ (800b81c <prvCheckForValidListAndQueue+0x60>)
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	490b      	ldr	r1, [pc, #44]	@ (800b838 <prvCheckForValidListAndQueue+0x7c>)
 800b80a:	4618      	mov	r0, r3
 800b80c:	f7fe fa5a 	bl	8009cc4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b810:	f000 f986 	bl	800bb20 <vPortExitCritical>
}
 800b814:	bf00      	nop
 800b816:	46bd      	mov	sp, r7
 800b818:	bd80      	pop	{r7, pc}
 800b81a:	bf00      	nop
 800b81c:	20004b5c 	.word	0x20004b5c
 800b820:	20004b2c 	.word	0x20004b2c
 800b824:	20004b40 	.word	0x20004b40
 800b828:	20004b54 	.word	0x20004b54
 800b82c:	20004b58 	.word	0x20004b58
 800b830:	20004c08 	.word	0x20004c08
 800b834:	20004b68 	.word	0x20004b68
 800b838:	0801160c 	.word	0x0801160c

0800b83c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800b83c:	b480      	push	{r7}
 800b83e:	b085      	sub	sp, #20
 800b840:	af00      	add	r7, sp, #0
 800b842:	60f8      	str	r0, [r7, #12]
 800b844:	60b9      	str	r1, [r7, #8]
 800b846:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	3b04      	subs	r3, #4
 800b84c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800b84e:	68fb      	ldr	r3, [r7, #12]
 800b850:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800b854:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	3b04      	subs	r3, #4
 800b85a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	f023 0201 	bic.w	r2, r3, #1
 800b862:	68fb      	ldr	r3, [r7, #12]
 800b864:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	3b04      	subs	r3, #4
 800b86a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800b86c:	4a0c      	ldr	r2, [pc, #48]	@ (800b8a0 <pxPortInitialiseStack+0x64>)
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	3b14      	subs	r3, #20
 800b876:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800b878:	687a      	ldr	r2, [r7, #4]
 800b87a:	68fb      	ldr	r3, [r7, #12]
 800b87c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800b87e:	68fb      	ldr	r3, [r7, #12]
 800b880:	3b04      	subs	r3, #4
 800b882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	f06f 0202 	mvn.w	r2, #2
 800b88a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800b88c:	68fb      	ldr	r3, [r7, #12]
 800b88e:	3b20      	subs	r3, #32
 800b890:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800b892:	68fb      	ldr	r3, [r7, #12]
}
 800b894:	4618      	mov	r0, r3
 800b896:	3714      	adds	r7, #20
 800b898:	46bd      	mov	sp, r7
 800b89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89e:	4770      	bx	lr
 800b8a0:	0800b8a5 	.word	0x0800b8a5

0800b8a4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800b8a4:	b480      	push	{r7}
 800b8a6:	b085      	sub	sp, #20
 800b8a8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800b8aa:	2300      	movs	r3, #0
 800b8ac:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800b8ae:	4b13      	ldr	r3, [pc, #76]	@ (800b8fc <prvTaskExitError+0x58>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8b6:	d00b      	beq.n	800b8d0 <prvTaskExitError+0x2c>
	__asm volatile
 800b8b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8bc:	f383 8811 	msr	BASEPRI, r3
 800b8c0:	f3bf 8f6f 	isb	sy
 800b8c4:	f3bf 8f4f 	dsb	sy
 800b8c8:	60fb      	str	r3, [r7, #12]
}
 800b8ca:	bf00      	nop
 800b8cc:	bf00      	nop
 800b8ce:	e7fd      	b.n	800b8cc <prvTaskExitError+0x28>
	__asm volatile
 800b8d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8d4:	f383 8811 	msr	BASEPRI, r3
 800b8d8:	f3bf 8f6f 	isb	sy
 800b8dc:	f3bf 8f4f 	dsb	sy
 800b8e0:	60bb      	str	r3, [r7, #8]
}
 800b8e2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800b8e4:	bf00      	nop
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d0fc      	beq.n	800b8e6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800b8ec:	bf00      	nop
 800b8ee:	bf00      	nop
 800b8f0:	3714      	adds	r7, #20
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f8:	4770      	bx	lr
 800b8fa:	bf00      	nop
 800b8fc:	20000020 	.word	0x20000020

0800b900 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b900:	4b07      	ldr	r3, [pc, #28]	@ (800b920 <pxCurrentTCBConst2>)
 800b902:	6819      	ldr	r1, [r3, #0]
 800b904:	6808      	ldr	r0, [r1, #0]
 800b906:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90a:	f380 8809 	msr	PSP, r0
 800b90e:	f3bf 8f6f 	isb	sy
 800b912:	f04f 0000 	mov.w	r0, #0
 800b916:	f380 8811 	msr	BASEPRI, r0
 800b91a:	4770      	bx	lr
 800b91c:	f3af 8000 	nop.w

0800b920 <pxCurrentTCBConst2>:
 800b920:	2000462c 	.word	0x2000462c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b924:	bf00      	nop
 800b926:	bf00      	nop

0800b928 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800b928:	4808      	ldr	r0, [pc, #32]	@ (800b94c <prvPortStartFirstTask+0x24>)
 800b92a:	6800      	ldr	r0, [r0, #0]
 800b92c:	6800      	ldr	r0, [r0, #0]
 800b92e:	f380 8808 	msr	MSP, r0
 800b932:	f04f 0000 	mov.w	r0, #0
 800b936:	f380 8814 	msr	CONTROL, r0
 800b93a:	b662      	cpsie	i
 800b93c:	b661      	cpsie	f
 800b93e:	f3bf 8f4f 	dsb	sy
 800b942:	f3bf 8f6f 	isb	sy
 800b946:	df00      	svc	0
 800b948:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800b94a:	bf00      	nop
 800b94c:	e000ed08 	.word	0xe000ed08

0800b950 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800b950:	b580      	push	{r7, lr}
 800b952:	b088      	sub	sp, #32
 800b954:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800b956:	4b50      	ldr	r3, [pc, #320]	@ (800ba98 <xPortStartScheduler+0x148>)
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	4a50      	ldr	r2, [pc, #320]	@ (800ba9c <xPortStartScheduler+0x14c>)
 800b95c:	4293      	cmp	r3, r2
 800b95e:	d10b      	bne.n	800b978 <xPortStartScheduler+0x28>
	__asm volatile
 800b960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b964:	f383 8811 	msr	BASEPRI, r3
 800b968:	f3bf 8f6f 	isb	sy
 800b96c:	f3bf 8f4f 	dsb	sy
 800b970:	617b      	str	r3, [r7, #20]
}
 800b972:	bf00      	nop
 800b974:	bf00      	nop
 800b976:	e7fd      	b.n	800b974 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800b978:	4b47      	ldr	r3, [pc, #284]	@ (800ba98 <xPortStartScheduler+0x148>)
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	4a48      	ldr	r2, [pc, #288]	@ (800baa0 <xPortStartScheduler+0x150>)
 800b97e:	4293      	cmp	r3, r2
 800b980:	d10b      	bne.n	800b99a <xPortStartScheduler+0x4a>
	__asm volatile
 800b982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b986:	f383 8811 	msr	BASEPRI, r3
 800b98a:	f3bf 8f6f 	isb	sy
 800b98e:	f3bf 8f4f 	dsb	sy
 800b992:	61bb      	str	r3, [r7, #24]
}
 800b994:	bf00      	nop
 800b996:	bf00      	nop
 800b998:	e7fd      	b.n	800b996 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800b99a:	4b42      	ldr	r3, [pc, #264]	@ (800baa4 <xPortStartScheduler+0x154>)
 800b99c:	61fb      	str	r3, [r7, #28]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800b99e:	69fb      	ldr	r3, [r7, #28]
 800b9a0:	781b      	ldrb	r3, [r3, #0]
 800b9a2:	b2db      	uxtb	r3, r3
 800b9a4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800b9a6:	69fb      	ldr	r3, [r7, #28]
 800b9a8:	22ff      	movs	r2, #255	@ 0xff
 800b9aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800b9ac:	69fb      	ldr	r3, [r7, #28]
 800b9ae:	781b      	ldrb	r3, [r3, #0]
 800b9b0:	b2db      	uxtb	r3, r3
 800b9b2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800b9b4:	79fb      	ldrb	r3, [r7, #7]
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800b9bc:	b2da      	uxtb	r2, r3
 800b9be:	4b3a      	ldr	r3, [pc, #232]	@ (800baa8 <xPortStartScheduler+0x158>)
 800b9c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800b9c2:	4b3a      	ldr	r3, [pc, #232]	@ (800baac <xPortStartScheduler+0x15c>)
 800b9c4:	2207      	movs	r2, #7
 800b9c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9c8:	e009      	b.n	800b9de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800b9ca:	4b38      	ldr	r3, [pc, #224]	@ (800baac <xPortStartScheduler+0x15c>)
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	3b01      	subs	r3, #1
 800b9d0:	4a36      	ldr	r2, [pc, #216]	@ (800baac <xPortStartScheduler+0x15c>)
 800b9d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800b9d4:	79fb      	ldrb	r3, [r7, #7]
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	005b      	lsls	r3, r3, #1
 800b9da:	b2db      	uxtb	r3, r3
 800b9dc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800b9de:	79fb      	ldrb	r3, [r7, #7]
 800b9e0:	b2db      	uxtb	r3, r3
 800b9e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b9e6:	2b80      	cmp	r3, #128	@ 0x80
 800b9e8:	d0ef      	beq.n	800b9ca <xPortStartScheduler+0x7a>
		#ifdef __NVIC_PRIO_BITS
		{
			/* Check the CMSIS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
 800b9ea:	4b30      	ldr	r3, [pc, #192]	@ (800baac <xPortStartScheduler+0x15c>)
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	f1c3 0307 	rsb	r3, r3, #7
 800b9f2:	2b04      	cmp	r3, #4
 800b9f4:	d00b      	beq.n	800ba0e <xPortStartScheduler+0xbe>
	__asm volatile
 800b9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9fa:	f383 8811 	msr	BASEPRI, r3
 800b9fe:	f3bf 8f6f 	isb	sy
 800ba02:	f3bf 8f4f 	dsb	sy
 800ba06:	613b      	str	r3, [r7, #16]
}
 800ba08:	bf00      	nop
 800ba0a:	bf00      	nop
 800ba0c:	e7fd      	b.n	800ba0a <xPortStartScheduler+0xba>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ba0e:	4b27      	ldr	r3, [pc, #156]	@ (800baac <xPortStartScheduler+0x15c>)
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f1c3 0307 	rsb	r3, r3, #7
 800ba16:	2b04      	cmp	r3, #4
 800ba18:	d00b      	beq.n	800ba32 <xPortStartScheduler+0xe2>
	__asm volatile
 800ba1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba1e:	f383 8811 	msr	BASEPRI, r3
 800ba22:	f3bf 8f6f 	isb	sy
 800ba26:	f3bf 8f4f 	dsb	sy
 800ba2a:	60fb      	str	r3, [r7, #12]
}
 800ba2c:	bf00      	nop
 800ba2e:	bf00      	nop
 800ba30:	e7fd      	b.n	800ba2e <xPortStartScheduler+0xde>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ba32:	4b1e      	ldr	r3, [pc, #120]	@ (800baac <xPortStartScheduler+0x15c>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	021b      	lsls	r3, r3, #8
 800ba38:	4a1c      	ldr	r2, [pc, #112]	@ (800baac <xPortStartScheduler+0x15c>)
 800ba3a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ba3c:	4b1b      	ldr	r3, [pc, #108]	@ (800baac <xPortStartScheduler+0x15c>)
 800ba3e:	681b      	ldr	r3, [r3, #0]
 800ba40:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ba44:	4a19      	ldr	r2, [pc, #100]	@ (800baac <xPortStartScheduler+0x15c>)
 800ba46:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ba48:	68bb      	ldr	r3, [r7, #8]
 800ba4a:	b2da      	uxtb	r2, r3
 800ba4c:	69fb      	ldr	r3, [r7, #28]
 800ba4e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ba50:	4b17      	ldr	r3, [pc, #92]	@ (800bab0 <xPortStartScheduler+0x160>)
 800ba52:	681b      	ldr	r3, [r3, #0]
 800ba54:	4a16      	ldr	r2, [pc, #88]	@ (800bab0 <xPortStartScheduler+0x160>)
 800ba56:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ba5a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ba5c:	4b14      	ldr	r3, [pc, #80]	@ (800bab0 <xPortStartScheduler+0x160>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a13      	ldr	r2, [pc, #76]	@ (800bab0 <xPortStartScheduler+0x160>)
 800ba62:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ba66:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ba68:	f000 f8e0 	bl	800bc2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ba6c:	4b11      	ldr	r3, [pc, #68]	@ (800bab4 <xPortStartScheduler+0x164>)
 800ba6e:	2200      	movs	r2, #0
 800ba70:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ba72:	f000 f8ff 	bl	800bc74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ba76:	4b10      	ldr	r3, [pc, #64]	@ (800bab8 <xPortStartScheduler+0x168>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	4a0f      	ldr	r2, [pc, #60]	@ (800bab8 <xPortStartScheduler+0x168>)
 800ba7c:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ba80:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ba82:	f7ff ff51 	bl	800b928 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ba86:	f7fe fe23 	bl	800a6d0 <vTaskSwitchContext>
	prvTaskExitError();
 800ba8a:	f7ff ff0b 	bl	800b8a4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ba8e:	2300      	movs	r3, #0
}
 800ba90:	4618      	mov	r0, r3
 800ba92:	3720      	adds	r7, #32
 800ba94:	46bd      	mov	sp, r7
 800ba96:	bd80      	pop	{r7, pc}
 800ba98:	e000ed00 	.word	0xe000ed00
 800ba9c:	410fc271 	.word	0x410fc271
 800baa0:	410fc270 	.word	0x410fc270
 800baa4:	e000e400 	.word	0xe000e400
 800baa8:	20004c58 	.word	0x20004c58
 800baac:	20004c5c 	.word	0x20004c5c
 800bab0:	e000ed20 	.word	0xe000ed20
 800bab4:	20000020 	.word	0x20000020
 800bab8:	e000ef34 	.word	0xe000ef34

0800babc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800babc:	b480      	push	{r7}
 800babe:	b083      	sub	sp, #12
 800bac0:	af00      	add	r7, sp, #0
	__asm volatile
 800bac2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bac6:	f383 8811 	msr	BASEPRI, r3
 800baca:	f3bf 8f6f 	isb	sy
 800bace:	f3bf 8f4f 	dsb	sy
 800bad2:	607b      	str	r3, [r7, #4]
}
 800bad4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800bad6:	4b10      	ldr	r3, [pc, #64]	@ (800bb18 <vPortEnterCritical+0x5c>)
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	3301      	adds	r3, #1
 800badc:	4a0e      	ldr	r2, [pc, #56]	@ (800bb18 <vPortEnterCritical+0x5c>)
 800bade:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800bae0:	4b0d      	ldr	r3, [pc, #52]	@ (800bb18 <vPortEnterCritical+0x5c>)
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	2b01      	cmp	r3, #1
 800bae6:	d110      	bne.n	800bb0a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800bae8:	4b0c      	ldr	r3, [pc, #48]	@ (800bb1c <vPortEnterCritical+0x60>)
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	b2db      	uxtb	r3, r3
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d00b      	beq.n	800bb0a <vPortEnterCritical+0x4e>
	__asm volatile
 800baf2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baf6:	f383 8811 	msr	BASEPRI, r3
 800bafa:	f3bf 8f6f 	isb	sy
 800bafe:	f3bf 8f4f 	dsb	sy
 800bb02:	603b      	str	r3, [r7, #0]
}
 800bb04:	bf00      	nop
 800bb06:	bf00      	nop
 800bb08:	e7fd      	b.n	800bb06 <vPortEnterCritical+0x4a>
	}
}
 800bb0a:	bf00      	nop
 800bb0c:	370c      	adds	r7, #12
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb14:	4770      	bx	lr
 800bb16:	bf00      	nop
 800bb18:	20000020 	.word	0x20000020
 800bb1c:	e000ed04 	.word	0xe000ed04

0800bb20 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800bb20:	b480      	push	{r7}
 800bb22:	b083      	sub	sp, #12
 800bb24:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800bb26:	4b12      	ldr	r3, [pc, #72]	@ (800bb70 <vPortExitCritical+0x50>)
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d10b      	bne.n	800bb46 <vPortExitCritical+0x26>
	__asm volatile
 800bb2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb32:	f383 8811 	msr	BASEPRI, r3
 800bb36:	f3bf 8f6f 	isb	sy
 800bb3a:	f3bf 8f4f 	dsb	sy
 800bb3e:	607b      	str	r3, [r7, #4]
}
 800bb40:	bf00      	nop
 800bb42:	bf00      	nop
 800bb44:	e7fd      	b.n	800bb42 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800bb46:	4b0a      	ldr	r3, [pc, #40]	@ (800bb70 <vPortExitCritical+0x50>)
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	3b01      	subs	r3, #1
 800bb4c:	4a08      	ldr	r2, [pc, #32]	@ (800bb70 <vPortExitCritical+0x50>)
 800bb4e:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800bb50:	4b07      	ldr	r3, [pc, #28]	@ (800bb70 <vPortExitCritical+0x50>)
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	2b00      	cmp	r3, #0
 800bb56:	d105      	bne.n	800bb64 <vPortExitCritical+0x44>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bb5c:	683b      	ldr	r3, [r7, #0]
 800bb5e:	f383 8811 	msr	BASEPRI, r3
}
 800bb62:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800bb64:	bf00      	nop
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr
 800bb70:	20000020 	.word	0x20000020
	...

0800bb80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800bb80:	f3ef 8009 	mrs	r0, PSP
 800bb84:	f3bf 8f6f 	isb	sy
 800bb88:	4b15      	ldr	r3, [pc, #84]	@ (800bbe0 <pxCurrentTCBConst>)
 800bb8a:	681a      	ldr	r2, [r3, #0]
 800bb8c:	f01e 0f10 	tst.w	lr, #16
 800bb90:	bf08      	it	eq
 800bb92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800bb96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb9a:	6010      	str	r0, [r2, #0]
 800bb9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800bba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800bba4:	f380 8811 	msr	BASEPRI, r0
 800bba8:	f3bf 8f4f 	dsb	sy
 800bbac:	f3bf 8f6f 	isb	sy
 800bbb0:	f7fe fd8e 	bl	800a6d0 <vTaskSwitchContext>
 800bbb4:	f04f 0000 	mov.w	r0, #0
 800bbb8:	f380 8811 	msr	BASEPRI, r0
 800bbbc:	bc09      	pop	{r0, r3}
 800bbbe:	6819      	ldr	r1, [r3, #0]
 800bbc0:	6808      	ldr	r0, [r1, #0]
 800bbc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbc6:	f01e 0f10 	tst.w	lr, #16
 800bbca:	bf08      	it	eq
 800bbcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800bbd0:	f380 8809 	msr	PSP, r0
 800bbd4:	f3bf 8f6f 	isb	sy
 800bbd8:	4770      	bx	lr
 800bbda:	bf00      	nop
 800bbdc:	f3af 8000 	nop.w

0800bbe0 <pxCurrentTCBConst>:
 800bbe0:	2000462c 	.word	0x2000462c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800bbe4:	bf00      	nop
 800bbe6:	bf00      	nop

0800bbe8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
	__asm volatile
 800bbee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbf2:	f383 8811 	msr	BASEPRI, r3
 800bbf6:	f3bf 8f6f 	isb	sy
 800bbfa:	f3bf 8f4f 	dsb	sy
 800bbfe:	607b      	str	r3, [r7, #4]
}
 800bc00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800bc02:	f7fe fc8b 	bl	800a51c <xTaskIncrementTick>
 800bc06:	4603      	mov	r3, r0
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d003      	beq.n	800bc14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800bc0c:	4b06      	ldr	r3, [pc, #24]	@ (800bc28 <xPortSysTickHandler+0x40>)
 800bc0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc12:	601a      	str	r2, [r3, #0]
 800bc14:	2300      	movs	r3, #0
 800bc16:	603b      	str	r3, [r7, #0]
	__asm volatile
 800bc18:	683b      	ldr	r3, [r7, #0]
 800bc1a:	f383 8811 	msr	BASEPRI, r3
}
 800bc1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800bc20:	bf00      	nop
 800bc22:	3708      	adds	r7, #8
 800bc24:	46bd      	mov	sp, r7
 800bc26:	bd80      	pop	{r7, pc}
 800bc28:	e000ed04 	.word	0xe000ed04

0800bc2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800bc30:	4b0b      	ldr	r3, [pc, #44]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc32:	2200      	movs	r2, #0
 800bc34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800bc36:	4b0b      	ldr	r3, [pc, #44]	@ (800bc64 <vPortSetupTimerInterrupt+0x38>)
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800bc3c:	4b0a      	ldr	r3, [pc, #40]	@ (800bc68 <vPortSetupTimerInterrupt+0x3c>)
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4a0a      	ldr	r2, [pc, #40]	@ (800bc6c <vPortSetupTimerInterrupt+0x40>)
 800bc42:	fba2 2303 	umull	r2, r3, r2, r3
 800bc46:	099b      	lsrs	r3, r3, #6
 800bc48:	4a09      	ldr	r2, [pc, #36]	@ (800bc70 <vPortSetupTimerInterrupt+0x44>)
 800bc4a:	3b01      	subs	r3, #1
 800bc4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800bc4e:	4b04      	ldr	r3, [pc, #16]	@ (800bc60 <vPortSetupTimerInterrupt+0x34>)
 800bc50:	2207      	movs	r2, #7
 800bc52:	601a      	str	r2, [r3, #0]
}
 800bc54:	bf00      	nop
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr
 800bc5e:	bf00      	nop
 800bc60:	e000e010 	.word	0xe000e010
 800bc64:	e000e018 	.word	0xe000e018
 800bc68:	20000014 	.word	0x20000014
 800bc6c:	10624dd3 	.word	0x10624dd3
 800bc70:	e000e014 	.word	0xe000e014

0800bc74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800bc74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800bc84 <vPortEnableVFP+0x10>
 800bc78:	6801      	ldr	r1, [r0, #0]
 800bc7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800bc7e:	6001      	str	r1, [r0, #0]
 800bc80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800bc82:	bf00      	nop
 800bc84:	e000ed88 	.word	0xe000ed88

0800bc88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800bc88:	b480      	push	{r7}
 800bc8a:	b085      	sub	sp, #20
 800bc8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800bc8e:	f3ef 8305 	mrs	r3, IPSR
 800bc92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2b0f      	cmp	r3, #15
 800bc98:	d915      	bls.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800bc9a:	4a18      	ldr	r2, [pc, #96]	@ (800bcfc <vPortValidateInterruptPriority+0x74>)
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	4413      	add	r3, r2
 800bca0:	781b      	ldrb	r3, [r3, #0]
 800bca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800bca4:	4b16      	ldr	r3, [pc, #88]	@ (800bd00 <vPortValidateInterruptPriority+0x78>)
 800bca6:	781b      	ldrb	r3, [r3, #0]
 800bca8:	7afa      	ldrb	r2, [r7, #11]
 800bcaa:	429a      	cmp	r2, r3
 800bcac:	d20b      	bcs.n	800bcc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800bcae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcb2:	f383 8811 	msr	BASEPRI, r3
 800bcb6:	f3bf 8f6f 	isb	sy
 800bcba:	f3bf 8f4f 	dsb	sy
 800bcbe:	607b      	str	r3, [r7, #4]
}
 800bcc0:	bf00      	nop
 800bcc2:	bf00      	nop
 800bcc4:	e7fd      	b.n	800bcc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800bcc6:	4b0f      	ldr	r3, [pc, #60]	@ (800bd04 <vPortValidateInterruptPriority+0x7c>)
 800bcc8:	681b      	ldr	r3, [r3, #0]
 800bcca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800bcce:	4b0e      	ldr	r3, [pc, #56]	@ (800bd08 <vPortValidateInterruptPriority+0x80>)
 800bcd0:	681b      	ldr	r3, [r3, #0]
 800bcd2:	429a      	cmp	r2, r3
 800bcd4:	d90b      	bls.n	800bcee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800bcd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcda:	f383 8811 	msr	BASEPRI, r3
 800bcde:	f3bf 8f6f 	isb	sy
 800bce2:	f3bf 8f4f 	dsb	sy
 800bce6:	603b      	str	r3, [r7, #0]
}
 800bce8:	bf00      	nop
 800bcea:	bf00      	nop
 800bcec:	e7fd      	b.n	800bcea <vPortValidateInterruptPriority+0x62>
	}
 800bcee:	bf00      	nop
 800bcf0:	3714      	adds	r7, #20
 800bcf2:	46bd      	mov	sp, r7
 800bcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcf8:	4770      	bx	lr
 800bcfa:	bf00      	nop
 800bcfc:	e000e3f0 	.word	0xe000e3f0
 800bd00:	20004c58 	.word	0x20004c58
 800bd04:	e000ed0c 	.word	0xe000ed0c
 800bd08:	20004c5c 	.word	0x20004c5c

0800bd0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800bd0c:	b580      	push	{r7, lr}
 800bd0e:	b08a      	sub	sp, #40	@ 0x28
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800bd14:	2300      	movs	r3, #0
 800bd16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800bd18:	f7fe fb3e 	bl	800a398 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800bd1c:	4b68      	ldr	r3, [pc, #416]	@ (800bec0 <pvPortMalloc+0x1b4>)
 800bd1e:	681b      	ldr	r3, [r3, #0]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800bd24:	f000 f962 	bl	800bfec <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800bd28:	4b66      	ldr	r3, [pc, #408]	@ (800bec4 <pvPortMalloc+0x1b8>)
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	4013      	ands	r3, r2
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	f040 8095 	bne.w	800be60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	d01e      	beq.n	800bd7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800bd3c:	2208      	movs	r2, #8
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4413      	add	r3, r2
 800bd42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	f003 0307 	and.w	r3, r3, #7
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d015      	beq.n	800bd7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	f023 0307 	bic.w	r3, r3, #7
 800bd54:	3308      	adds	r3, #8
 800bd56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bd58:	687b      	ldr	r3, [r7, #4]
 800bd5a:	f003 0307 	and.w	r3, r3, #7
 800bd5e:	2b00      	cmp	r3, #0
 800bd60:	d00b      	beq.n	800bd7a <pvPortMalloc+0x6e>
	__asm volatile
 800bd62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd66:	f383 8811 	msr	BASEPRI, r3
 800bd6a:	f3bf 8f6f 	isb	sy
 800bd6e:	f3bf 8f4f 	dsb	sy
 800bd72:	617b      	str	r3, [r7, #20]
}
 800bd74:	bf00      	nop
 800bd76:	bf00      	nop
 800bd78:	e7fd      	b.n	800bd76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d06f      	beq.n	800be60 <pvPortMalloc+0x154>
 800bd80:	4b51      	ldr	r3, [pc, #324]	@ (800bec8 <pvPortMalloc+0x1bc>)
 800bd82:	681b      	ldr	r3, [r3, #0]
 800bd84:	687a      	ldr	r2, [r7, #4]
 800bd86:	429a      	cmp	r2, r3
 800bd88:	d86a      	bhi.n	800be60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800bd8a:	4b50      	ldr	r3, [pc, #320]	@ (800becc <pvPortMalloc+0x1c0>)
 800bd8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800bd8e:	4b4f      	ldr	r3, [pc, #316]	@ (800becc <pvPortMalloc+0x1c0>)
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bd94:	e004      	b.n	800bda0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800bd96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800bd9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800bda0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bda2:	685b      	ldr	r3, [r3, #4]
 800bda4:	687a      	ldr	r2, [r7, #4]
 800bda6:	429a      	cmp	r2, r3
 800bda8:	d903      	bls.n	800bdb2 <pvPortMalloc+0xa6>
 800bdaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d1f1      	bne.n	800bd96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800bdb2:	4b43      	ldr	r3, [pc, #268]	@ (800bec0 <pvPortMalloc+0x1b4>)
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdb8:	429a      	cmp	r2, r3
 800bdba:	d051      	beq.n	800be60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800bdbc:	6a3b      	ldr	r3, [r7, #32]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2208      	movs	r2, #8
 800bdc2:	4413      	add	r3, r2
 800bdc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800bdc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc8:	681a      	ldr	r2, [r3, #0]
 800bdca:	6a3b      	ldr	r3, [r7, #32]
 800bdcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800bdce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdd0:	685a      	ldr	r2, [r3, #4]
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	1ad2      	subs	r2, r2, r3
 800bdd6:	2308      	movs	r3, #8
 800bdd8:	005b      	lsls	r3, r3, #1
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d920      	bls.n	800be20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800bdde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	4413      	add	r3, r2
 800bde4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800bde6:	69bb      	ldr	r3, [r7, #24]
 800bde8:	f003 0307 	and.w	r3, r3, #7
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d00b      	beq.n	800be08 <pvPortMalloc+0xfc>
	__asm volatile
 800bdf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdf4:	f383 8811 	msr	BASEPRI, r3
 800bdf8:	f3bf 8f6f 	isb	sy
 800bdfc:	f3bf 8f4f 	dsb	sy
 800be00:	613b      	str	r3, [r7, #16]
}
 800be02:	bf00      	nop
 800be04:	bf00      	nop
 800be06:	e7fd      	b.n	800be04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800be08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0a:	685a      	ldr	r2, [r3, #4]
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	1ad2      	subs	r2, r2, r3
 800be10:	69bb      	ldr	r3, [r7, #24]
 800be12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800be14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be16:	687a      	ldr	r2, [r7, #4]
 800be18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800be1a:	69b8      	ldr	r0, [r7, #24]
 800be1c:	f000 f948 	bl	800c0b0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800be20:	4b29      	ldr	r3, [pc, #164]	@ (800bec8 <pvPortMalloc+0x1bc>)
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	1ad3      	subs	r3, r2, r3
 800be2a:	4a27      	ldr	r2, [pc, #156]	@ (800bec8 <pvPortMalloc+0x1bc>)
 800be2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800be2e:	4b26      	ldr	r3, [pc, #152]	@ (800bec8 <pvPortMalloc+0x1bc>)
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	4b27      	ldr	r3, [pc, #156]	@ (800bed0 <pvPortMalloc+0x1c4>)
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	429a      	cmp	r2, r3
 800be38:	d203      	bcs.n	800be42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800be3a:	4b23      	ldr	r3, [pc, #140]	@ (800bec8 <pvPortMalloc+0x1bc>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a24      	ldr	r2, [pc, #144]	@ (800bed0 <pvPortMalloc+0x1c4>)
 800be40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800be42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be44:	685a      	ldr	r2, [r3, #4]
 800be46:	4b1f      	ldr	r3, [pc, #124]	@ (800bec4 <pvPortMalloc+0x1b8>)
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	431a      	orrs	r2, r3
 800be4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800be50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be52:	2200      	movs	r2, #0
 800be54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800be56:	4b1f      	ldr	r3, [pc, #124]	@ (800bed4 <pvPortMalloc+0x1c8>)
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	3301      	adds	r3, #1
 800be5c:	4a1d      	ldr	r2, [pc, #116]	@ (800bed4 <pvPortMalloc+0x1c8>)
 800be5e:	6013      	str	r3, [r2, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 800be60:	4b1d      	ldr	r3, [pc, #116]	@ (800bed8 <pvPortMalloc+0x1cc>)
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f003 0301 	and.w	r3, r3, #1
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d00c      	beq.n	800be86 <pvPortMalloc+0x17a>
 800be6c:	4b1b      	ldr	r3, [pc, #108]	@ (800bedc <pvPortMalloc+0x1d0>)
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	685b      	ldr	r3, [r3, #4]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d007      	beq.n	800be86 <pvPortMalloc+0x17a>
 800be76:	f7f6 ff3d 	bl	8002cf4 <xTraceKernelPortGetSystemHeapHandle>
 800be7a:	4603      	mov	r3, r0
 800be7c:	687a      	ldr	r2, [r7, #4]
 800be7e:	69f9      	ldr	r1, [r7, #28]
 800be80:	4618      	mov	r0, r3
 800be82:	f7f6 fe2d 	bl	8002ae0 <xTraceHeapAlloc>
	}
	( void ) xTaskResumeAll();
 800be86:	f7fe fa95 	bl	800a3b4 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800be8a:	69fb      	ldr	r3, [r7, #28]
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	d101      	bne.n	800be94 <pvPortMalloc+0x188>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800be90:	f7f8 fb04 	bl	800449c <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800be94:	69fb      	ldr	r3, [r7, #28]
 800be96:	f003 0307 	and.w	r3, r3, #7
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d00b      	beq.n	800beb6 <pvPortMalloc+0x1aa>
	__asm volatile
 800be9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bea2:	f383 8811 	msr	BASEPRI, r3
 800bea6:	f3bf 8f6f 	isb	sy
 800beaa:	f3bf 8f4f 	dsb	sy
 800beae:	60fb      	str	r3, [r7, #12]
}
 800beb0:	bf00      	nop
 800beb2:	bf00      	nop
 800beb4:	e7fd      	b.n	800beb2 <pvPortMalloc+0x1a6>
	return pvReturn;
 800beb6:	69fb      	ldr	r3, [r7, #28]
}
 800beb8:	4618      	mov	r0, r3
 800beba:	3728      	adds	r7, #40	@ 0x28
 800bebc:	46bd      	mov	sp, r7
 800bebe:	bd80      	pop	{r7, pc}
 800bec0:	20009c68 	.word	0x20009c68
 800bec4:	20009c7c 	.word	0x20009c7c
 800bec8:	20009c6c 	.word	0x20009c6c
 800becc:	20009c60 	.word	0x20009c60
 800bed0:	20009c70 	.word	0x20009c70
 800bed4:	20009c74 	.word	0x20009c74
 800bed8:	20003ce0 	.word	0x20003ce0
 800bedc:	20003cd8 	.word	0x20003cd8

0800bee0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b086      	sub	sp, #24
 800bee4:	af00      	add	r7, sp, #0
 800bee6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	2b00      	cmp	r3, #0
 800bef0:	d062      	beq.n	800bfb8 <vPortFree+0xd8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800bef2:	2308      	movs	r3, #8
 800bef4:	425b      	negs	r3, r3
 800bef6:	697a      	ldr	r2, [r7, #20]
 800bef8:	4413      	add	r3, r2
 800befa:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800befc:	697b      	ldr	r3, [r7, #20]
 800befe:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800bf00:	693b      	ldr	r3, [r7, #16]
 800bf02:	685a      	ldr	r2, [r3, #4]
 800bf04:	4b2e      	ldr	r3, [pc, #184]	@ (800bfc0 <vPortFree+0xe0>)
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	4013      	ands	r3, r2
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d10b      	bne.n	800bf26 <vPortFree+0x46>
	__asm volatile
 800bf0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf12:	f383 8811 	msr	BASEPRI, r3
 800bf16:	f3bf 8f6f 	isb	sy
 800bf1a:	f3bf 8f4f 	dsb	sy
 800bf1e:	60fb      	str	r3, [r7, #12]
}
 800bf20:	bf00      	nop
 800bf22:	bf00      	nop
 800bf24:	e7fd      	b.n	800bf22 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d00b      	beq.n	800bf46 <vPortFree+0x66>
	__asm volatile
 800bf2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf32:	f383 8811 	msr	BASEPRI, r3
 800bf36:	f3bf 8f6f 	isb	sy
 800bf3a:	f3bf 8f4f 	dsb	sy
 800bf3e:	60bb      	str	r3, [r7, #8]
}
 800bf40:	bf00      	nop
 800bf42:	bf00      	nop
 800bf44:	e7fd      	b.n	800bf42 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800bf46:	693b      	ldr	r3, [r7, #16]
 800bf48:	685a      	ldr	r2, [r3, #4]
 800bf4a:	4b1d      	ldr	r3, [pc, #116]	@ (800bfc0 <vPortFree+0xe0>)
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	4013      	ands	r3, r2
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d031      	beq.n	800bfb8 <vPortFree+0xd8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800bf54:	693b      	ldr	r3, [r7, #16]
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d12d      	bne.n	800bfb8 <vPortFree+0xd8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800bf5c:	693b      	ldr	r3, [r7, #16]
 800bf5e:	685a      	ldr	r2, [r3, #4]
 800bf60:	4b17      	ldr	r3, [pc, #92]	@ (800bfc0 <vPortFree+0xe0>)
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	43db      	mvns	r3, r3
 800bf66:	401a      	ands	r2, r3
 800bf68:	693b      	ldr	r3, [r7, #16]
 800bf6a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800bf6c:	f7fe fa14 	bl	800a398 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800bf70:	693b      	ldr	r3, [r7, #16]
 800bf72:	685a      	ldr	r2, [r3, #4]
 800bf74:	4b13      	ldr	r3, [pc, #76]	@ (800bfc4 <vPortFree+0xe4>)
 800bf76:	681b      	ldr	r3, [r3, #0]
 800bf78:	4413      	add	r3, r2
 800bf7a:	4a12      	ldr	r2, [pc, #72]	@ (800bfc4 <vPortFree+0xe4>)
 800bf7c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 800bf7e:	4b12      	ldr	r3, [pc, #72]	@ (800bfc8 <vPortFree+0xe8>)
 800bf80:	681b      	ldr	r3, [r3, #0]
 800bf82:	f003 0301 	and.w	r3, r3, #1
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d00c      	beq.n	800bfa4 <vPortFree+0xc4>
 800bf8a:	4b10      	ldr	r3, [pc, #64]	@ (800bfcc <vPortFree+0xec>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	685b      	ldr	r3, [r3, #4]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d007      	beq.n	800bfa4 <vPortFree+0xc4>
 800bf94:	f7f6 feae 	bl	8002cf4 <xTraceKernelPortGetSystemHeapHandle>
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	685b      	ldr	r3, [r3, #4]
 800bf9c:	461a      	mov	r2, r3
 800bf9e:	6879      	ldr	r1, [r7, #4]
 800bfa0:	f7f6 fdd2 	bl	8002b48 <xTraceHeapFree>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800bfa4:	6938      	ldr	r0, [r7, #16]
 800bfa6:	f000 f883 	bl	800c0b0 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800bfaa:	4b09      	ldr	r3, [pc, #36]	@ (800bfd0 <vPortFree+0xf0>)
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	3301      	adds	r3, #1
 800bfb0:	4a07      	ldr	r2, [pc, #28]	@ (800bfd0 <vPortFree+0xf0>)
 800bfb2:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800bfb4:	f7fe f9fe 	bl	800a3b4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800bfb8:	bf00      	nop
 800bfba:	3718      	adds	r7, #24
 800bfbc:	46bd      	mov	sp, r7
 800bfbe:	bd80      	pop	{r7, pc}
 800bfc0:	20009c7c 	.word	0x20009c7c
 800bfc4:	20009c6c 	.word	0x20009c6c
 800bfc8:	20003ce0 	.word	0x20003ce0
 800bfcc:	20003cd8 	.word	0x20003cd8
 800bfd0:	20009c78 	.word	0x20009c78

0800bfd4 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 800bfd4:	b480      	push	{r7}
 800bfd6:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 800bfd8:	4b03      	ldr	r3, [pc, #12]	@ (800bfe8 <xPortGetFreeHeapSize+0x14>)
 800bfda:	681b      	ldr	r3, [r3, #0]
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	46bd      	mov	sp, r7
 800bfe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe4:	4770      	bx	lr
 800bfe6:	bf00      	nop
 800bfe8:	20009c6c 	.word	0x20009c6c

0800bfec <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800bff2:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 800bff6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800bff8:	4b27      	ldr	r3, [pc, #156]	@ (800c098 <prvHeapInit+0xac>)
 800bffa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	f003 0307 	and.w	r3, r3, #7
 800c002:	2b00      	cmp	r3, #0
 800c004:	d00c      	beq.n	800c020 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c006:	68fb      	ldr	r3, [r7, #12]
 800c008:	3307      	adds	r3, #7
 800c00a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c00c:	68fb      	ldr	r3, [r7, #12]
 800c00e:	f023 0307 	bic.w	r3, r3, #7
 800c012:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c014:	68ba      	ldr	r2, [r7, #8]
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	1ad3      	subs	r3, r2, r3
 800c01a:	4a1f      	ldr	r2, [pc, #124]	@ (800c098 <prvHeapInit+0xac>)
 800c01c:	4413      	add	r3, r2
 800c01e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c020:	68fb      	ldr	r3, [r7, #12]
 800c022:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c024:	4a1d      	ldr	r2, [pc, #116]	@ (800c09c <prvHeapInit+0xb0>)
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c02a:	4b1c      	ldr	r3, [pc, #112]	@ (800c09c <prvHeapInit+0xb0>)
 800c02c:	2200      	movs	r2, #0
 800c02e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c030:	687b      	ldr	r3, [r7, #4]
 800c032:	68ba      	ldr	r2, [r7, #8]
 800c034:	4413      	add	r3, r2
 800c036:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c038:	2208      	movs	r2, #8
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	1a9b      	subs	r3, r3, r2
 800c03e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f023 0307 	bic.w	r3, r3, #7
 800c046:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	4a15      	ldr	r2, [pc, #84]	@ (800c0a0 <prvHeapInit+0xb4>)
 800c04c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c04e:	4b14      	ldr	r3, [pc, #80]	@ (800c0a0 <prvHeapInit+0xb4>)
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	2200      	movs	r2, #0
 800c054:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c056:	4b12      	ldr	r3, [pc, #72]	@ (800c0a0 <prvHeapInit+0xb4>)
 800c058:	681b      	ldr	r3, [r3, #0]
 800c05a:	2200      	movs	r2, #0
 800c05c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	68fa      	ldr	r2, [r7, #12]
 800c066:	1ad2      	subs	r2, r2, r3
 800c068:	683b      	ldr	r3, [r7, #0]
 800c06a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c06c:	4b0c      	ldr	r3, [pc, #48]	@ (800c0a0 <prvHeapInit+0xb4>)
 800c06e:	681a      	ldr	r2, [r3, #0]
 800c070:	683b      	ldr	r3, [r7, #0]
 800c072:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c074:	683b      	ldr	r3, [r7, #0]
 800c076:	685b      	ldr	r3, [r3, #4]
 800c078:	4a0a      	ldr	r2, [pc, #40]	@ (800c0a4 <prvHeapInit+0xb8>)
 800c07a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c07c:	683b      	ldr	r3, [r7, #0]
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	4a09      	ldr	r2, [pc, #36]	@ (800c0a8 <prvHeapInit+0xbc>)
 800c082:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c084:	4b09      	ldr	r3, [pc, #36]	@ (800c0ac <prvHeapInit+0xc0>)
 800c086:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c08a:	601a      	str	r2, [r3, #0]
}
 800c08c:	bf00      	nop
 800c08e:	3714      	adds	r7, #20
 800c090:	46bd      	mov	sp, r7
 800c092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c096:	4770      	bx	lr
 800c098:	20004c60 	.word	0x20004c60
 800c09c:	20009c60 	.word	0x20009c60
 800c0a0:	20009c68 	.word	0x20009c68
 800c0a4:	20009c70 	.word	0x20009c70
 800c0a8:	20009c6c 	.word	0x20009c6c
 800c0ac:	20009c7c 	.word	0x20009c7c

0800c0b0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c0b0:	b480      	push	{r7}
 800c0b2:	b085      	sub	sp, #20
 800c0b4:	af00      	add	r7, sp, #0
 800c0b6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c0b8:	4b28      	ldr	r3, [pc, #160]	@ (800c15c <prvInsertBlockIntoFreeList+0xac>)
 800c0ba:	60fb      	str	r3, [r7, #12]
 800c0bc:	e002      	b.n	800c0c4 <prvInsertBlockIntoFreeList+0x14>
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	60fb      	str	r3, [r7, #12]
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	687a      	ldr	r2, [r7, #4]
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d8f7      	bhi.n	800c0be <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	685b      	ldr	r3, [r3, #4]
 800c0d6:	68ba      	ldr	r2, [r7, #8]
 800c0d8:	4413      	add	r3, r2
 800c0da:	687a      	ldr	r2, [r7, #4]
 800c0dc:	429a      	cmp	r2, r3
 800c0de:	d108      	bne.n	800c0f2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	685a      	ldr	r2, [r3, #4]
 800c0e4:	687b      	ldr	r3, [r7, #4]
 800c0e6:	685b      	ldr	r3, [r3, #4]
 800c0e8:	441a      	add	r2, r3
 800c0ea:	68fb      	ldr	r3, [r7, #12]
 800c0ec:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	685b      	ldr	r3, [r3, #4]
 800c0fa:	68ba      	ldr	r2, [r7, #8]
 800c0fc:	441a      	add	r2, r3
 800c0fe:	68fb      	ldr	r3, [r7, #12]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	429a      	cmp	r2, r3
 800c104:	d118      	bne.n	800c138 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	681a      	ldr	r2, [r3, #0]
 800c10a:	4b15      	ldr	r3, [pc, #84]	@ (800c160 <prvInsertBlockIntoFreeList+0xb0>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	429a      	cmp	r2, r3
 800c110:	d00d      	beq.n	800c12e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	685a      	ldr	r2, [r3, #4]
 800c116:	68fb      	ldr	r3, [r7, #12]
 800c118:	681b      	ldr	r3, [r3, #0]
 800c11a:	685b      	ldr	r3, [r3, #4]
 800c11c:	441a      	add	r2, r3
 800c11e:	687b      	ldr	r3, [r7, #4]
 800c120:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	681b      	ldr	r3, [r3, #0]
 800c126:	681a      	ldr	r2, [r3, #0]
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	601a      	str	r2, [r3, #0]
 800c12c:	e008      	b.n	800c140 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c12e:	4b0c      	ldr	r3, [pc, #48]	@ (800c160 <prvInsertBlockIntoFreeList+0xb0>)
 800c130:	681a      	ldr	r2, [r3, #0]
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	601a      	str	r2, [r3, #0]
 800c136:	e003      	b.n	800c140 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681a      	ldr	r2, [r3, #0]
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c140:	68fa      	ldr	r2, [r7, #12]
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	429a      	cmp	r2, r3
 800c146:	d002      	beq.n	800c14e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c14e:	bf00      	nop
 800c150:	3714      	adds	r7, #20
 800c152:	46bd      	mov	sp, r7
 800c154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c158:	4770      	bx	lr
 800c15a:	bf00      	nop
 800c15c:	20009c60 	.word	0x20009c60
 800c160:	20009c68 	.word	0x20009c68

0800c164 <__cvt>:
 800c164:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c168:	ec57 6b10 	vmov	r6, r7, d0
 800c16c:	2f00      	cmp	r7, #0
 800c16e:	460c      	mov	r4, r1
 800c170:	4619      	mov	r1, r3
 800c172:	463b      	mov	r3, r7
 800c174:	bfbb      	ittet	lt
 800c176:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c17a:	461f      	movlt	r7, r3
 800c17c:	2300      	movge	r3, #0
 800c17e:	232d      	movlt	r3, #45	@ 0x2d
 800c180:	700b      	strb	r3, [r1, #0]
 800c182:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c184:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c188:	4691      	mov	r9, r2
 800c18a:	f023 0820 	bic.w	r8, r3, #32
 800c18e:	bfbc      	itt	lt
 800c190:	4632      	movlt	r2, r6
 800c192:	4616      	movlt	r6, r2
 800c194:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c198:	d005      	beq.n	800c1a6 <__cvt+0x42>
 800c19a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c19e:	d100      	bne.n	800c1a2 <__cvt+0x3e>
 800c1a0:	3401      	adds	r4, #1
 800c1a2:	2102      	movs	r1, #2
 800c1a4:	e000      	b.n	800c1a8 <__cvt+0x44>
 800c1a6:	2103      	movs	r1, #3
 800c1a8:	ab03      	add	r3, sp, #12
 800c1aa:	9301      	str	r3, [sp, #4]
 800c1ac:	ab02      	add	r3, sp, #8
 800c1ae:	9300      	str	r3, [sp, #0]
 800c1b0:	ec47 6b10 	vmov	d0, r6, r7
 800c1b4:	4653      	mov	r3, sl
 800c1b6:	4622      	mov	r2, r4
 800c1b8:	f001 f9de 	bl	800d578 <_dtoa_r>
 800c1bc:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c1c0:	4605      	mov	r5, r0
 800c1c2:	d119      	bne.n	800c1f8 <__cvt+0x94>
 800c1c4:	f019 0f01 	tst.w	r9, #1
 800c1c8:	d00e      	beq.n	800c1e8 <__cvt+0x84>
 800c1ca:	eb00 0904 	add.w	r9, r0, r4
 800c1ce:	2200      	movs	r2, #0
 800c1d0:	2300      	movs	r3, #0
 800c1d2:	4630      	mov	r0, r6
 800c1d4:	4639      	mov	r1, r7
 800c1d6:	f7f4 fc97 	bl	8000b08 <__aeabi_dcmpeq>
 800c1da:	b108      	cbz	r0, 800c1e0 <__cvt+0x7c>
 800c1dc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c1e0:	2230      	movs	r2, #48	@ 0x30
 800c1e2:	9b03      	ldr	r3, [sp, #12]
 800c1e4:	454b      	cmp	r3, r9
 800c1e6:	d31e      	bcc.n	800c226 <__cvt+0xc2>
 800c1e8:	9b03      	ldr	r3, [sp, #12]
 800c1ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c1ec:	1b5b      	subs	r3, r3, r5
 800c1ee:	4628      	mov	r0, r5
 800c1f0:	6013      	str	r3, [r2, #0]
 800c1f2:	b004      	add	sp, #16
 800c1f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1f8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c1fc:	eb00 0904 	add.w	r9, r0, r4
 800c200:	d1e5      	bne.n	800c1ce <__cvt+0x6a>
 800c202:	7803      	ldrb	r3, [r0, #0]
 800c204:	2b30      	cmp	r3, #48	@ 0x30
 800c206:	d10a      	bne.n	800c21e <__cvt+0xba>
 800c208:	2200      	movs	r2, #0
 800c20a:	2300      	movs	r3, #0
 800c20c:	4630      	mov	r0, r6
 800c20e:	4639      	mov	r1, r7
 800c210:	f7f4 fc7a 	bl	8000b08 <__aeabi_dcmpeq>
 800c214:	b918      	cbnz	r0, 800c21e <__cvt+0xba>
 800c216:	f1c4 0401 	rsb	r4, r4, #1
 800c21a:	f8ca 4000 	str.w	r4, [sl]
 800c21e:	f8da 3000 	ldr.w	r3, [sl]
 800c222:	4499      	add	r9, r3
 800c224:	e7d3      	b.n	800c1ce <__cvt+0x6a>
 800c226:	1c59      	adds	r1, r3, #1
 800c228:	9103      	str	r1, [sp, #12]
 800c22a:	701a      	strb	r2, [r3, #0]
 800c22c:	e7d9      	b.n	800c1e2 <__cvt+0x7e>

0800c22e <__exponent>:
 800c22e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c230:	2900      	cmp	r1, #0
 800c232:	bfba      	itte	lt
 800c234:	4249      	neglt	r1, r1
 800c236:	232d      	movlt	r3, #45	@ 0x2d
 800c238:	232b      	movge	r3, #43	@ 0x2b
 800c23a:	2909      	cmp	r1, #9
 800c23c:	7002      	strb	r2, [r0, #0]
 800c23e:	7043      	strb	r3, [r0, #1]
 800c240:	dd29      	ble.n	800c296 <__exponent+0x68>
 800c242:	f10d 0307 	add.w	r3, sp, #7
 800c246:	461d      	mov	r5, r3
 800c248:	270a      	movs	r7, #10
 800c24a:	461a      	mov	r2, r3
 800c24c:	fbb1 f6f7 	udiv	r6, r1, r7
 800c250:	fb07 1416 	mls	r4, r7, r6, r1
 800c254:	3430      	adds	r4, #48	@ 0x30
 800c256:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c25a:	460c      	mov	r4, r1
 800c25c:	2c63      	cmp	r4, #99	@ 0x63
 800c25e:	f103 33ff 	add.w	r3, r3, #4294967295
 800c262:	4631      	mov	r1, r6
 800c264:	dcf1      	bgt.n	800c24a <__exponent+0x1c>
 800c266:	3130      	adds	r1, #48	@ 0x30
 800c268:	1e94      	subs	r4, r2, #2
 800c26a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c26e:	1c41      	adds	r1, r0, #1
 800c270:	4623      	mov	r3, r4
 800c272:	42ab      	cmp	r3, r5
 800c274:	d30a      	bcc.n	800c28c <__exponent+0x5e>
 800c276:	f10d 0309 	add.w	r3, sp, #9
 800c27a:	1a9b      	subs	r3, r3, r2
 800c27c:	42ac      	cmp	r4, r5
 800c27e:	bf88      	it	hi
 800c280:	2300      	movhi	r3, #0
 800c282:	3302      	adds	r3, #2
 800c284:	4403      	add	r3, r0
 800c286:	1a18      	subs	r0, r3, r0
 800c288:	b003      	add	sp, #12
 800c28a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c28c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c290:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c294:	e7ed      	b.n	800c272 <__exponent+0x44>
 800c296:	2330      	movs	r3, #48	@ 0x30
 800c298:	3130      	adds	r1, #48	@ 0x30
 800c29a:	7083      	strb	r3, [r0, #2]
 800c29c:	70c1      	strb	r1, [r0, #3]
 800c29e:	1d03      	adds	r3, r0, #4
 800c2a0:	e7f1      	b.n	800c286 <__exponent+0x58>
	...

0800c2a4 <_printf_float>:
 800c2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2a8:	b08d      	sub	sp, #52	@ 0x34
 800c2aa:	460c      	mov	r4, r1
 800c2ac:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c2b0:	4616      	mov	r6, r2
 800c2b2:	461f      	mov	r7, r3
 800c2b4:	4605      	mov	r5, r0
 800c2b6:	f000 ffed 	bl	800d294 <_localeconv_r>
 800c2ba:	6803      	ldr	r3, [r0, #0]
 800c2bc:	9304      	str	r3, [sp, #16]
 800c2be:	4618      	mov	r0, r3
 800c2c0:	f7f3 fff6 	bl	80002b0 <strlen>
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2c8:	f8d8 3000 	ldr.w	r3, [r8]
 800c2cc:	9005      	str	r0, [sp, #20]
 800c2ce:	3307      	adds	r3, #7
 800c2d0:	f023 0307 	bic.w	r3, r3, #7
 800c2d4:	f103 0208 	add.w	r2, r3, #8
 800c2d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c2dc:	f8d4 b000 	ldr.w	fp, [r4]
 800c2e0:	f8c8 2000 	str.w	r2, [r8]
 800c2e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c2e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c2ec:	9307      	str	r3, [sp, #28]
 800c2ee:	f8cd 8018 	str.w	r8, [sp, #24]
 800c2f2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c2f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c2fa:	4b9c      	ldr	r3, [pc, #624]	@ (800c56c <_printf_float+0x2c8>)
 800c2fc:	f04f 32ff 	mov.w	r2, #4294967295
 800c300:	f7f4 fc34 	bl	8000b6c <__aeabi_dcmpun>
 800c304:	bb70      	cbnz	r0, 800c364 <_printf_float+0xc0>
 800c306:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c30a:	4b98      	ldr	r3, [pc, #608]	@ (800c56c <_printf_float+0x2c8>)
 800c30c:	f04f 32ff 	mov.w	r2, #4294967295
 800c310:	f7f4 fc0e 	bl	8000b30 <__aeabi_dcmple>
 800c314:	bb30      	cbnz	r0, 800c364 <_printf_float+0xc0>
 800c316:	2200      	movs	r2, #0
 800c318:	2300      	movs	r3, #0
 800c31a:	4640      	mov	r0, r8
 800c31c:	4649      	mov	r1, r9
 800c31e:	f7f4 fbfd 	bl	8000b1c <__aeabi_dcmplt>
 800c322:	b110      	cbz	r0, 800c32a <_printf_float+0x86>
 800c324:	232d      	movs	r3, #45	@ 0x2d
 800c326:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c32a:	4a91      	ldr	r2, [pc, #580]	@ (800c570 <_printf_float+0x2cc>)
 800c32c:	4b91      	ldr	r3, [pc, #580]	@ (800c574 <_printf_float+0x2d0>)
 800c32e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c332:	bf8c      	ite	hi
 800c334:	4690      	movhi	r8, r2
 800c336:	4698      	movls	r8, r3
 800c338:	2303      	movs	r3, #3
 800c33a:	6123      	str	r3, [r4, #16]
 800c33c:	f02b 0304 	bic.w	r3, fp, #4
 800c340:	6023      	str	r3, [r4, #0]
 800c342:	f04f 0900 	mov.w	r9, #0
 800c346:	9700      	str	r7, [sp, #0]
 800c348:	4633      	mov	r3, r6
 800c34a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c34c:	4621      	mov	r1, r4
 800c34e:	4628      	mov	r0, r5
 800c350:	f000 f9d2 	bl	800c6f8 <_printf_common>
 800c354:	3001      	adds	r0, #1
 800c356:	f040 808d 	bne.w	800c474 <_printf_float+0x1d0>
 800c35a:	f04f 30ff 	mov.w	r0, #4294967295
 800c35e:	b00d      	add	sp, #52	@ 0x34
 800c360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c364:	4642      	mov	r2, r8
 800c366:	464b      	mov	r3, r9
 800c368:	4640      	mov	r0, r8
 800c36a:	4649      	mov	r1, r9
 800c36c:	f7f4 fbfe 	bl	8000b6c <__aeabi_dcmpun>
 800c370:	b140      	cbz	r0, 800c384 <_printf_float+0xe0>
 800c372:	464b      	mov	r3, r9
 800c374:	2b00      	cmp	r3, #0
 800c376:	bfbc      	itt	lt
 800c378:	232d      	movlt	r3, #45	@ 0x2d
 800c37a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c37e:	4a7e      	ldr	r2, [pc, #504]	@ (800c578 <_printf_float+0x2d4>)
 800c380:	4b7e      	ldr	r3, [pc, #504]	@ (800c57c <_printf_float+0x2d8>)
 800c382:	e7d4      	b.n	800c32e <_printf_float+0x8a>
 800c384:	6863      	ldr	r3, [r4, #4]
 800c386:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c38a:	9206      	str	r2, [sp, #24]
 800c38c:	1c5a      	adds	r2, r3, #1
 800c38e:	d13b      	bne.n	800c408 <_printf_float+0x164>
 800c390:	2306      	movs	r3, #6
 800c392:	6063      	str	r3, [r4, #4]
 800c394:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c398:	2300      	movs	r3, #0
 800c39a:	6022      	str	r2, [r4, #0]
 800c39c:	9303      	str	r3, [sp, #12]
 800c39e:	ab0a      	add	r3, sp, #40	@ 0x28
 800c3a0:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c3a4:	ab09      	add	r3, sp, #36	@ 0x24
 800c3a6:	9300      	str	r3, [sp, #0]
 800c3a8:	6861      	ldr	r1, [r4, #4]
 800c3aa:	ec49 8b10 	vmov	d0, r8, r9
 800c3ae:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c3b2:	4628      	mov	r0, r5
 800c3b4:	f7ff fed6 	bl	800c164 <__cvt>
 800c3b8:	9b06      	ldr	r3, [sp, #24]
 800c3ba:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c3bc:	2b47      	cmp	r3, #71	@ 0x47
 800c3be:	4680      	mov	r8, r0
 800c3c0:	d129      	bne.n	800c416 <_printf_float+0x172>
 800c3c2:	1cc8      	adds	r0, r1, #3
 800c3c4:	db02      	blt.n	800c3cc <_printf_float+0x128>
 800c3c6:	6863      	ldr	r3, [r4, #4]
 800c3c8:	4299      	cmp	r1, r3
 800c3ca:	dd41      	ble.n	800c450 <_printf_float+0x1ac>
 800c3cc:	f1aa 0a02 	sub.w	sl, sl, #2
 800c3d0:	fa5f fa8a 	uxtb.w	sl, sl
 800c3d4:	3901      	subs	r1, #1
 800c3d6:	4652      	mov	r2, sl
 800c3d8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c3dc:	9109      	str	r1, [sp, #36]	@ 0x24
 800c3de:	f7ff ff26 	bl	800c22e <__exponent>
 800c3e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c3e4:	1813      	adds	r3, r2, r0
 800c3e6:	2a01      	cmp	r2, #1
 800c3e8:	4681      	mov	r9, r0
 800c3ea:	6123      	str	r3, [r4, #16]
 800c3ec:	dc02      	bgt.n	800c3f4 <_printf_float+0x150>
 800c3ee:	6822      	ldr	r2, [r4, #0]
 800c3f0:	07d2      	lsls	r2, r2, #31
 800c3f2:	d501      	bpl.n	800c3f8 <_printf_float+0x154>
 800c3f4:	3301      	adds	r3, #1
 800c3f6:	6123      	str	r3, [r4, #16]
 800c3f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d0a2      	beq.n	800c346 <_printf_float+0xa2>
 800c400:	232d      	movs	r3, #45	@ 0x2d
 800c402:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c406:	e79e      	b.n	800c346 <_printf_float+0xa2>
 800c408:	9a06      	ldr	r2, [sp, #24]
 800c40a:	2a47      	cmp	r2, #71	@ 0x47
 800c40c:	d1c2      	bne.n	800c394 <_printf_float+0xf0>
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d1c0      	bne.n	800c394 <_printf_float+0xf0>
 800c412:	2301      	movs	r3, #1
 800c414:	e7bd      	b.n	800c392 <_printf_float+0xee>
 800c416:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c41a:	d9db      	bls.n	800c3d4 <_printf_float+0x130>
 800c41c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c420:	d118      	bne.n	800c454 <_printf_float+0x1b0>
 800c422:	2900      	cmp	r1, #0
 800c424:	6863      	ldr	r3, [r4, #4]
 800c426:	dd0b      	ble.n	800c440 <_printf_float+0x19c>
 800c428:	6121      	str	r1, [r4, #16]
 800c42a:	b913      	cbnz	r3, 800c432 <_printf_float+0x18e>
 800c42c:	6822      	ldr	r2, [r4, #0]
 800c42e:	07d0      	lsls	r0, r2, #31
 800c430:	d502      	bpl.n	800c438 <_printf_float+0x194>
 800c432:	3301      	adds	r3, #1
 800c434:	440b      	add	r3, r1
 800c436:	6123      	str	r3, [r4, #16]
 800c438:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c43a:	f04f 0900 	mov.w	r9, #0
 800c43e:	e7db      	b.n	800c3f8 <_printf_float+0x154>
 800c440:	b913      	cbnz	r3, 800c448 <_printf_float+0x1a4>
 800c442:	6822      	ldr	r2, [r4, #0]
 800c444:	07d2      	lsls	r2, r2, #31
 800c446:	d501      	bpl.n	800c44c <_printf_float+0x1a8>
 800c448:	3302      	adds	r3, #2
 800c44a:	e7f4      	b.n	800c436 <_printf_float+0x192>
 800c44c:	2301      	movs	r3, #1
 800c44e:	e7f2      	b.n	800c436 <_printf_float+0x192>
 800c450:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c454:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c456:	4299      	cmp	r1, r3
 800c458:	db05      	blt.n	800c466 <_printf_float+0x1c2>
 800c45a:	6823      	ldr	r3, [r4, #0]
 800c45c:	6121      	str	r1, [r4, #16]
 800c45e:	07d8      	lsls	r0, r3, #31
 800c460:	d5ea      	bpl.n	800c438 <_printf_float+0x194>
 800c462:	1c4b      	adds	r3, r1, #1
 800c464:	e7e7      	b.n	800c436 <_printf_float+0x192>
 800c466:	2900      	cmp	r1, #0
 800c468:	bfd4      	ite	le
 800c46a:	f1c1 0202 	rsble	r2, r1, #2
 800c46e:	2201      	movgt	r2, #1
 800c470:	4413      	add	r3, r2
 800c472:	e7e0      	b.n	800c436 <_printf_float+0x192>
 800c474:	6823      	ldr	r3, [r4, #0]
 800c476:	055a      	lsls	r2, r3, #21
 800c478:	d407      	bmi.n	800c48a <_printf_float+0x1e6>
 800c47a:	6923      	ldr	r3, [r4, #16]
 800c47c:	4642      	mov	r2, r8
 800c47e:	4631      	mov	r1, r6
 800c480:	4628      	mov	r0, r5
 800c482:	47b8      	blx	r7
 800c484:	3001      	adds	r0, #1
 800c486:	d12b      	bne.n	800c4e0 <_printf_float+0x23c>
 800c488:	e767      	b.n	800c35a <_printf_float+0xb6>
 800c48a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c48e:	f240 80dd 	bls.w	800c64c <_printf_float+0x3a8>
 800c492:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c496:	2200      	movs	r2, #0
 800c498:	2300      	movs	r3, #0
 800c49a:	f7f4 fb35 	bl	8000b08 <__aeabi_dcmpeq>
 800c49e:	2800      	cmp	r0, #0
 800c4a0:	d033      	beq.n	800c50a <_printf_float+0x266>
 800c4a2:	4a37      	ldr	r2, [pc, #220]	@ (800c580 <_printf_float+0x2dc>)
 800c4a4:	2301      	movs	r3, #1
 800c4a6:	4631      	mov	r1, r6
 800c4a8:	4628      	mov	r0, r5
 800c4aa:	47b8      	blx	r7
 800c4ac:	3001      	adds	r0, #1
 800c4ae:	f43f af54 	beq.w	800c35a <_printf_float+0xb6>
 800c4b2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c4b6:	4543      	cmp	r3, r8
 800c4b8:	db02      	blt.n	800c4c0 <_printf_float+0x21c>
 800c4ba:	6823      	ldr	r3, [r4, #0]
 800c4bc:	07d8      	lsls	r0, r3, #31
 800c4be:	d50f      	bpl.n	800c4e0 <_printf_float+0x23c>
 800c4c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c4c4:	4631      	mov	r1, r6
 800c4c6:	4628      	mov	r0, r5
 800c4c8:	47b8      	blx	r7
 800c4ca:	3001      	adds	r0, #1
 800c4cc:	f43f af45 	beq.w	800c35a <_printf_float+0xb6>
 800c4d0:	f04f 0900 	mov.w	r9, #0
 800c4d4:	f108 38ff 	add.w	r8, r8, #4294967295
 800c4d8:	f104 0a1a 	add.w	sl, r4, #26
 800c4dc:	45c8      	cmp	r8, r9
 800c4de:	dc09      	bgt.n	800c4f4 <_printf_float+0x250>
 800c4e0:	6823      	ldr	r3, [r4, #0]
 800c4e2:	079b      	lsls	r3, r3, #30
 800c4e4:	f100 8103 	bmi.w	800c6ee <_printf_float+0x44a>
 800c4e8:	68e0      	ldr	r0, [r4, #12]
 800c4ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4ec:	4298      	cmp	r0, r3
 800c4ee:	bfb8      	it	lt
 800c4f0:	4618      	movlt	r0, r3
 800c4f2:	e734      	b.n	800c35e <_printf_float+0xba>
 800c4f4:	2301      	movs	r3, #1
 800c4f6:	4652      	mov	r2, sl
 800c4f8:	4631      	mov	r1, r6
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	47b8      	blx	r7
 800c4fe:	3001      	adds	r0, #1
 800c500:	f43f af2b 	beq.w	800c35a <_printf_float+0xb6>
 800c504:	f109 0901 	add.w	r9, r9, #1
 800c508:	e7e8      	b.n	800c4dc <_printf_float+0x238>
 800c50a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	dc39      	bgt.n	800c584 <_printf_float+0x2e0>
 800c510:	4a1b      	ldr	r2, [pc, #108]	@ (800c580 <_printf_float+0x2dc>)
 800c512:	2301      	movs	r3, #1
 800c514:	4631      	mov	r1, r6
 800c516:	4628      	mov	r0, r5
 800c518:	47b8      	blx	r7
 800c51a:	3001      	adds	r0, #1
 800c51c:	f43f af1d 	beq.w	800c35a <_printf_float+0xb6>
 800c520:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c524:	ea59 0303 	orrs.w	r3, r9, r3
 800c528:	d102      	bne.n	800c530 <_printf_float+0x28c>
 800c52a:	6823      	ldr	r3, [r4, #0]
 800c52c:	07d9      	lsls	r1, r3, #31
 800c52e:	d5d7      	bpl.n	800c4e0 <_printf_float+0x23c>
 800c530:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c534:	4631      	mov	r1, r6
 800c536:	4628      	mov	r0, r5
 800c538:	47b8      	blx	r7
 800c53a:	3001      	adds	r0, #1
 800c53c:	f43f af0d 	beq.w	800c35a <_printf_float+0xb6>
 800c540:	f04f 0a00 	mov.w	sl, #0
 800c544:	f104 0b1a 	add.w	fp, r4, #26
 800c548:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c54a:	425b      	negs	r3, r3
 800c54c:	4553      	cmp	r3, sl
 800c54e:	dc01      	bgt.n	800c554 <_printf_float+0x2b0>
 800c550:	464b      	mov	r3, r9
 800c552:	e793      	b.n	800c47c <_printf_float+0x1d8>
 800c554:	2301      	movs	r3, #1
 800c556:	465a      	mov	r2, fp
 800c558:	4631      	mov	r1, r6
 800c55a:	4628      	mov	r0, r5
 800c55c:	47b8      	blx	r7
 800c55e:	3001      	adds	r0, #1
 800c560:	f43f aefb 	beq.w	800c35a <_printf_float+0xb6>
 800c564:	f10a 0a01 	add.w	sl, sl, #1
 800c568:	e7ee      	b.n	800c548 <_printf_float+0x2a4>
 800c56a:	bf00      	nop
 800c56c:	7fefffff 	.word	0x7fefffff
 800c570:	08011630 	.word	0x08011630
 800c574:	0801162c 	.word	0x0801162c
 800c578:	08011638 	.word	0x08011638
 800c57c:	08011634 	.word	0x08011634
 800c580:	0801163c 	.word	0x0801163c
 800c584:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c586:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c58a:	4553      	cmp	r3, sl
 800c58c:	bfa8      	it	ge
 800c58e:	4653      	movge	r3, sl
 800c590:	2b00      	cmp	r3, #0
 800c592:	4699      	mov	r9, r3
 800c594:	dc36      	bgt.n	800c604 <_printf_float+0x360>
 800c596:	f04f 0b00 	mov.w	fp, #0
 800c59a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c59e:	f104 021a 	add.w	r2, r4, #26
 800c5a2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c5a4:	9306      	str	r3, [sp, #24]
 800c5a6:	eba3 0309 	sub.w	r3, r3, r9
 800c5aa:	455b      	cmp	r3, fp
 800c5ac:	dc31      	bgt.n	800c612 <_printf_float+0x36e>
 800c5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5b0:	459a      	cmp	sl, r3
 800c5b2:	dc3a      	bgt.n	800c62a <_printf_float+0x386>
 800c5b4:	6823      	ldr	r3, [r4, #0]
 800c5b6:	07da      	lsls	r2, r3, #31
 800c5b8:	d437      	bmi.n	800c62a <_printf_float+0x386>
 800c5ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5bc:	ebaa 0903 	sub.w	r9, sl, r3
 800c5c0:	9b06      	ldr	r3, [sp, #24]
 800c5c2:	ebaa 0303 	sub.w	r3, sl, r3
 800c5c6:	4599      	cmp	r9, r3
 800c5c8:	bfa8      	it	ge
 800c5ca:	4699      	movge	r9, r3
 800c5cc:	f1b9 0f00 	cmp.w	r9, #0
 800c5d0:	dc33      	bgt.n	800c63a <_printf_float+0x396>
 800c5d2:	f04f 0800 	mov.w	r8, #0
 800c5d6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5da:	f104 0b1a 	add.w	fp, r4, #26
 800c5de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5e0:	ebaa 0303 	sub.w	r3, sl, r3
 800c5e4:	eba3 0309 	sub.w	r3, r3, r9
 800c5e8:	4543      	cmp	r3, r8
 800c5ea:	f77f af79 	ble.w	800c4e0 <_printf_float+0x23c>
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	465a      	mov	r2, fp
 800c5f2:	4631      	mov	r1, r6
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	47b8      	blx	r7
 800c5f8:	3001      	adds	r0, #1
 800c5fa:	f43f aeae 	beq.w	800c35a <_printf_float+0xb6>
 800c5fe:	f108 0801 	add.w	r8, r8, #1
 800c602:	e7ec      	b.n	800c5de <_printf_float+0x33a>
 800c604:	4642      	mov	r2, r8
 800c606:	4631      	mov	r1, r6
 800c608:	4628      	mov	r0, r5
 800c60a:	47b8      	blx	r7
 800c60c:	3001      	adds	r0, #1
 800c60e:	d1c2      	bne.n	800c596 <_printf_float+0x2f2>
 800c610:	e6a3      	b.n	800c35a <_printf_float+0xb6>
 800c612:	2301      	movs	r3, #1
 800c614:	4631      	mov	r1, r6
 800c616:	4628      	mov	r0, r5
 800c618:	9206      	str	r2, [sp, #24]
 800c61a:	47b8      	blx	r7
 800c61c:	3001      	adds	r0, #1
 800c61e:	f43f ae9c 	beq.w	800c35a <_printf_float+0xb6>
 800c622:	9a06      	ldr	r2, [sp, #24]
 800c624:	f10b 0b01 	add.w	fp, fp, #1
 800c628:	e7bb      	b.n	800c5a2 <_printf_float+0x2fe>
 800c62a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c62e:	4631      	mov	r1, r6
 800c630:	4628      	mov	r0, r5
 800c632:	47b8      	blx	r7
 800c634:	3001      	adds	r0, #1
 800c636:	d1c0      	bne.n	800c5ba <_printf_float+0x316>
 800c638:	e68f      	b.n	800c35a <_printf_float+0xb6>
 800c63a:	9a06      	ldr	r2, [sp, #24]
 800c63c:	464b      	mov	r3, r9
 800c63e:	4442      	add	r2, r8
 800c640:	4631      	mov	r1, r6
 800c642:	4628      	mov	r0, r5
 800c644:	47b8      	blx	r7
 800c646:	3001      	adds	r0, #1
 800c648:	d1c3      	bne.n	800c5d2 <_printf_float+0x32e>
 800c64a:	e686      	b.n	800c35a <_printf_float+0xb6>
 800c64c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c650:	f1ba 0f01 	cmp.w	sl, #1
 800c654:	dc01      	bgt.n	800c65a <_printf_float+0x3b6>
 800c656:	07db      	lsls	r3, r3, #31
 800c658:	d536      	bpl.n	800c6c8 <_printf_float+0x424>
 800c65a:	2301      	movs	r3, #1
 800c65c:	4642      	mov	r2, r8
 800c65e:	4631      	mov	r1, r6
 800c660:	4628      	mov	r0, r5
 800c662:	47b8      	blx	r7
 800c664:	3001      	adds	r0, #1
 800c666:	f43f ae78 	beq.w	800c35a <_printf_float+0xb6>
 800c66a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c66e:	4631      	mov	r1, r6
 800c670:	4628      	mov	r0, r5
 800c672:	47b8      	blx	r7
 800c674:	3001      	adds	r0, #1
 800c676:	f43f ae70 	beq.w	800c35a <_printf_float+0xb6>
 800c67a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c67e:	2200      	movs	r2, #0
 800c680:	2300      	movs	r3, #0
 800c682:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c686:	f7f4 fa3f 	bl	8000b08 <__aeabi_dcmpeq>
 800c68a:	b9c0      	cbnz	r0, 800c6be <_printf_float+0x41a>
 800c68c:	4653      	mov	r3, sl
 800c68e:	f108 0201 	add.w	r2, r8, #1
 800c692:	4631      	mov	r1, r6
 800c694:	4628      	mov	r0, r5
 800c696:	47b8      	blx	r7
 800c698:	3001      	adds	r0, #1
 800c69a:	d10c      	bne.n	800c6b6 <_printf_float+0x412>
 800c69c:	e65d      	b.n	800c35a <_printf_float+0xb6>
 800c69e:	2301      	movs	r3, #1
 800c6a0:	465a      	mov	r2, fp
 800c6a2:	4631      	mov	r1, r6
 800c6a4:	4628      	mov	r0, r5
 800c6a6:	47b8      	blx	r7
 800c6a8:	3001      	adds	r0, #1
 800c6aa:	f43f ae56 	beq.w	800c35a <_printf_float+0xb6>
 800c6ae:	f108 0801 	add.w	r8, r8, #1
 800c6b2:	45d0      	cmp	r8, sl
 800c6b4:	dbf3      	blt.n	800c69e <_printf_float+0x3fa>
 800c6b6:	464b      	mov	r3, r9
 800c6b8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c6bc:	e6df      	b.n	800c47e <_printf_float+0x1da>
 800c6be:	f04f 0800 	mov.w	r8, #0
 800c6c2:	f104 0b1a 	add.w	fp, r4, #26
 800c6c6:	e7f4      	b.n	800c6b2 <_printf_float+0x40e>
 800c6c8:	2301      	movs	r3, #1
 800c6ca:	4642      	mov	r2, r8
 800c6cc:	e7e1      	b.n	800c692 <_printf_float+0x3ee>
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	464a      	mov	r2, r9
 800c6d2:	4631      	mov	r1, r6
 800c6d4:	4628      	mov	r0, r5
 800c6d6:	47b8      	blx	r7
 800c6d8:	3001      	adds	r0, #1
 800c6da:	f43f ae3e 	beq.w	800c35a <_printf_float+0xb6>
 800c6de:	f108 0801 	add.w	r8, r8, #1
 800c6e2:	68e3      	ldr	r3, [r4, #12]
 800c6e4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c6e6:	1a5b      	subs	r3, r3, r1
 800c6e8:	4543      	cmp	r3, r8
 800c6ea:	dcf0      	bgt.n	800c6ce <_printf_float+0x42a>
 800c6ec:	e6fc      	b.n	800c4e8 <_printf_float+0x244>
 800c6ee:	f04f 0800 	mov.w	r8, #0
 800c6f2:	f104 0919 	add.w	r9, r4, #25
 800c6f6:	e7f4      	b.n	800c6e2 <_printf_float+0x43e>

0800c6f8 <_printf_common>:
 800c6f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c6fc:	4616      	mov	r6, r2
 800c6fe:	4698      	mov	r8, r3
 800c700:	688a      	ldr	r2, [r1, #8]
 800c702:	690b      	ldr	r3, [r1, #16]
 800c704:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c708:	4293      	cmp	r3, r2
 800c70a:	bfb8      	it	lt
 800c70c:	4613      	movlt	r3, r2
 800c70e:	6033      	str	r3, [r6, #0]
 800c710:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c714:	4607      	mov	r7, r0
 800c716:	460c      	mov	r4, r1
 800c718:	b10a      	cbz	r2, 800c71e <_printf_common+0x26>
 800c71a:	3301      	adds	r3, #1
 800c71c:	6033      	str	r3, [r6, #0]
 800c71e:	6823      	ldr	r3, [r4, #0]
 800c720:	0699      	lsls	r1, r3, #26
 800c722:	bf42      	ittt	mi
 800c724:	6833      	ldrmi	r3, [r6, #0]
 800c726:	3302      	addmi	r3, #2
 800c728:	6033      	strmi	r3, [r6, #0]
 800c72a:	6825      	ldr	r5, [r4, #0]
 800c72c:	f015 0506 	ands.w	r5, r5, #6
 800c730:	d106      	bne.n	800c740 <_printf_common+0x48>
 800c732:	f104 0a19 	add.w	sl, r4, #25
 800c736:	68e3      	ldr	r3, [r4, #12]
 800c738:	6832      	ldr	r2, [r6, #0]
 800c73a:	1a9b      	subs	r3, r3, r2
 800c73c:	42ab      	cmp	r3, r5
 800c73e:	dc26      	bgt.n	800c78e <_printf_common+0x96>
 800c740:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c744:	6822      	ldr	r2, [r4, #0]
 800c746:	3b00      	subs	r3, #0
 800c748:	bf18      	it	ne
 800c74a:	2301      	movne	r3, #1
 800c74c:	0692      	lsls	r2, r2, #26
 800c74e:	d42b      	bmi.n	800c7a8 <_printf_common+0xb0>
 800c750:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c754:	4641      	mov	r1, r8
 800c756:	4638      	mov	r0, r7
 800c758:	47c8      	blx	r9
 800c75a:	3001      	adds	r0, #1
 800c75c:	d01e      	beq.n	800c79c <_printf_common+0xa4>
 800c75e:	6823      	ldr	r3, [r4, #0]
 800c760:	6922      	ldr	r2, [r4, #16]
 800c762:	f003 0306 	and.w	r3, r3, #6
 800c766:	2b04      	cmp	r3, #4
 800c768:	bf02      	ittt	eq
 800c76a:	68e5      	ldreq	r5, [r4, #12]
 800c76c:	6833      	ldreq	r3, [r6, #0]
 800c76e:	1aed      	subeq	r5, r5, r3
 800c770:	68a3      	ldr	r3, [r4, #8]
 800c772:	bf0c      	ite	eq
 800c774:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c778:	2500      	movne	r5, #0
 800c77a:	4293      	cmp	r3, r2
 800c77c:	bfc4      	itt	gt
 800c77e:	1a9b      	subgt	r3, r3, r2
 800c780:	18ed      	addgt	r5, r5, r3
 800c782:	2600      	movs	r6, #0
 800c784:	341a      	adds	r4, #26
 800c786:	42b5      	cmp	r5, r6
 800c788:	d11a      	bne.n	800c7c0 <_printf_common+0xc8>
 800c78a:	2000      	movs	r0, #0
 800c78c:	e008      	b.n	800c7a0 <_printf_common+0xa8>
 800c78e:	2301      	movs	r3, #1
 800c790:	4652      	mov	r2, sl
 800c792:	4641      	mov	r1, r8
 800c794:	4638      	mov	r0, r7
 800c796:	47c8      	blx	r9
 800c798:	3001      	adds	r0, #1
 800c79a:	d103      	bne.n	800c7a4 <_printf_common+0xac>
 800c79c:	f04f 30ff 	mov.w	r0, #4294967295
 800c7a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7a4:	3501      	adds	r5, #1
 800c7a6:	e7c6      	b.n	800c736 <_printf_common+0x3e>
 800c7a8:	18e1      	adds	r1, r4, r3
 800c7aa:	1c5a      	adds	r2, r3, #1
 800c7ac:	2030      	movs	r0, #48	@ 0x30
 800c7ae:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c7b2:	4422      	add	r2, r4
 800c7b4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c7b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c7bc:	3302      	adds	r3, #2
 800c7be:	e7c7      	b.n	800c750 <_printf_common+0x58>
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	4622      	mov	r2, r4
 800c7c4:	4641      	mov	r1, r8
 800c7c6:	4638      	mov	r0, r7
 800c7c8:	47c8      	blx	r9
 800c7ca:	3001      	adds	r0, #1
 800c7cc:	d0e6      	beq.n	800c79c <_printf_common+0xa4>
 800c7ce:	3601      	adds	r6, #1
 800c7d0:	e7d9      	b.n	800c786 <_printf_common+0x8e>
	...

0800c7d4 <_printf_i>:
 800c7d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c7d8:	7e0f      	ldrb	r7, [r1, #24]
 800c7da:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c7dc:	2f78      	cmp	r7, #120	@ 0x78
 800c7de:	4691      	mov	r9, r2
 800c7e0:	4680      	mov	r8, r0
 800c7e2:	460c      	mov	r4, r1
 800c7e4:	469a      	mov	sl, r3
 800c7e6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c7ea:	d807      	bhi.n	800c7fc <_printf_i+0x28>
 800c7ec:	2f62      	cmp	r7, #98	@ 0x62
 800c7ee:	d80a      	bhi.n	800c806 <_printf_i+0x32>
 800c7f0:	2f00      	cmp	r7, #0
 800c7f2:	f000 80d1 	beq.w	800c998 <_printf_i+0x1c4>
 800c7f6:	2f58      	cmp	r7, #88	@ 0x58
 800c7f8:	f000 80b8 	beq.w	800c96c <_printf_i+0x198>
 800c7fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c800:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c804:	e03a      	b.n	800c87c <_printf_i+0xa8>
 800c806:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c80a:	2b15      	cmp	r3, #21
 800c80c:	d8f6      	bhi.n	800c7fc <_printf_i+0x28>
 800c80e:	a101      	add	r1, pc, #4	@ (adr r1, 800c814 <_printf_i+0x40>)
 800c810:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c814:	0800c86d 	.word	0x0800c86d
 800c818:	0800c881 	.word	0x0800c881
 800c81c:	0800c7fd 	.word	0x0800c7fd
 800c820:	0800c7fd 	.word	0x0800c7fd
 800c824:	0800c7fd 	.word	0x0800c7fd
 800c828:	0800c7fd 	.word	0x0800c7fd
 800c82c:	0800c881 	.word	0x0800c881
 800c830:	0800c7fd 	.word	0x0800c7fd
 800c834:	0800c7fd 	.word	0x0800c7fd
 800c838:	0800c7fd 	.word	0x0800c7fd
 800c83c:	0800c7fd 	.word	0x0800c7fd
 800c840:	0800c97f 	.word	0x0800c97f
 800c844:	0800c8ab 	.word	0x0800c8ab
 800c848:	0800c939 	.word	0x0800c939
 800c84c:	0800c7fd 	.word	0x0800c7fd
 800c850:	0800c7fd 	.word	0x0800c7fd
 800c854:	0800c9a1 	.word	0x0800c9a1
 800c858:	0800c7fd 	.word	0x0800c7fd
 800c85c:	0800c8ab 	.word	0x0800c8ab
 800c860:	0800c7fd 	.word	0x0800c7fd
 800c864:	0800c7fd 	.word	0x0800c7fd
 800c868:	0800c941 	.word	0x0800c941
 800c86c:	6833      	ldr	r3, [r6, #0]
 800c86e:	1d1a      	adds	r2, r3, #4
 800c870:	681b      	ldr	r3, [r3, #0]
 800c872:	6032      	str	r2, [r6, #0]
 800c874:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c878:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c87c:	2301      	movs	r3, #1
 800c87e:	e09c      	b.n	800c9ba <_printf_i+0x1e6>
 800c880:	6833      	ldr	r3, [r6, #0]
 800c882:	6820      	ldr	r0, [r4, #0]
 800c884:	1d19      	adds	r1, r3, #4
 800c886:	6031      	str	r1, [r6, #0]
 800c888:	0606      	lsls	r6, r0, #24
 800c88a:	d501      	bpl.n	800c890 <_printf_i+0xbc>
 800c88c:	681d      	ldr	r5, [r3, #0]
 800c88e:	e003      	b.n	800c898 <_printf_i+0xc4>
 800c890:	0645      	lsls	r5, r0, #25
 800c892:	d5fb      	bpl.n	800c88c <_printf_i+0xb8>
 800c894:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c898:	2d00      	cmp	r5, #0
 800c89a:	da03      	bge.n	800c8a4 <_printf_i+0xd0>
 800c89c:	232d      	movs	r3, #45	@ 0x2d
 800c89e:	426d      	negs	r5, r5
 800c8a0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c8a4:	4858      	ldr	r0, [pc, #352]	@ (800ca08 <_printf_i+0x234>)
 800c8a6:	230a      	movs	r3, #10
 800c8a8:	e011      	b.n	800c8ce <_printf_i+0xfa>
 800c8aa:	6821      	ldr	r1, [r4, #0]
 800c8ac:	6833      	ldr	r3, [r6, #0]
 800c8ae:	0608      	lsls	r0, r1, #24
 800c8b0:	f853 5b04 	ldr.w	r5, [r3], #4
 800c8b4:	d402      	bmi.n	800c8bc <_printf_i+0xe8>
 800c8b6:	0649      	lsls	r1, r1, #25
 800c8b8:	bf48      	it	mi
 800c8ba:	b2ad      	uxthmi	r5, r5
 800c8bc:	2f6f      	cmp	r7, #111	@ 0x6f
 800c8be:	4852      	ldr	r0, [pc, #328]	@ (800ca08 <_printf_i+0x234>)
 800c8c0:	6033      	str	r3, [r6, #0]
 800c8c2:	bf14      	ite	ne
 800c8c4:	230a      	movne	r3, #10
 800c8c6:	2308      	moveq	r3, #8
 800c8c8:	2100      	movs	r1, #0
 800c8ca:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c8ce:	6866      	ldr	r6, [r4, #4]
 800c8d0:	60a6      	str	r6, [r4, #8]
 800c8d2:	2e00      	cmp	r6, #0
 800c8d4:	db05      	blt.n	800c8e2 <_printf_i+0x10e>
 800c8d6:	6821      	ldr	r1, [r4, #0]
 800c8d8:	432e      	orrs	r6, r5
 800c8da:	f021 0104 	bic.w	r1, r1, #4
 800c8de:	6021      	str	r1, [r4, #0]
 800c8e0:	d04b      	beq.n	800c97a <_printf_i+0x1a6>
 800c8e2:	4616      	mov	r6, r2
 800c8e4:	fbb5 f1f3 	udiv	r1, r5, r3
 800c8e8:	fb03 5711 	mls	r7, r3, r1, r5
 800c8ec:	5dc7      	ldrb	r7, [r0, r7]
 800c8ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c8f2:	462f      	mov	r7, r5
 800c8f4:	42bb      	cmp	r3, r7
 800c8f6:	460d      	mov	r5, r1
 800c8f8:	d9f4      	bls.n	800c8e4 <_printf_i+0x110>
 800c8fa:	2b08      	cmp	r3, #8
 800c8fc:	d10b      	bne.n	800c916 <_printf_i+0x142>
 800c8fe:	6823      	ldr	r3, [r4, #0]
 800c900:	07df      	lsls	r7, r3, #31
 800c902:	d508      	bpl.n	800c916 <_printf_i+0x142>
 800c904:	6923      	ldr	r3, [r4, #16]
 800c906:	6861      	ldr	r1, [r4, #4]
 800c908:	4299      	cmp	r1, r3
 800c90a:	bfde      	ittt	le
 800c90c:	2330      	movle	r3, #48	@ 0x30
 800c90e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c912:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c916:	1b92      	subs	r2, r2, r6
 800c918:	6122      	str	r2, [r4, #16]
 800c91a:	f8cd a000 	str.w	sl, [sp]
 800c91e:	464b      	mov	r3, r9
 800c920:	aa03      	add	r2, sp, #12
 800c922:	4621      	mov	r1, r4
 800c924:	4640      	mov	r0, r8
 800c926:	f7ff fee7 	bl	800c6f8 <_printf_common>
 800c92a:	3001      	adds	r0, #1
 800c92c:	d14a      	bne.n	800c9c4 <_printf_i+0x1f0>
 800c92e:	f04f 30ff 	mov.w	r0, #4294967295
 800c932:	b004      	add	sp, #16
 800c934:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c938:	6823      	ldr	r3, [r4, #0]
 800c93a:	f043 0320 	orr.w	r3, r3, #32
 800c93e:	6023      	str	r3, [r4, #0]
 800c940:	4832      	ldr	r0, [pc, #200]	@ (800ca0c <_printf_i+0x238>)
 800c942:	2778      	movs	r7, #120	@ 0x78
 800c944:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c948:	6823      	ldr	r3, [r4, #0]
 800c94a:	6831      	ldr	r1, [r6, #0]
 800c94c:	061f      	lsls	r7, r3, #24
 800c94e:	f851 5b04 	ldr.w	r5, [r1], #4
 800c952:	d402      	bmi.n	800c95a <_printf_i+0x186>
 800c954:	065f      	lsls	r7, r3, #25
 800c956:	bf48      	it	mi
 800c958:	b2ad      	uxthmi	r5, r5
 800c95a:	6031      	str	r1, [r6, #0]
 800c95c:	07d9      	lsls	r1, r3, #31
 800c95e:	bf44      	itt	mi
 800c960:	f043 0320 	orrmi.w	r3, r3, #32
 800c964:	6023      	strmi	r3, [r4, #0]
 800c966:	b11d      	cbz	r5, 800c970 <_printf_i+0x19c>
 800c968:	2310      	movs	r3, #16
 800c96a:	e7ad      	b.n	800c8c8 <_printf_i+0xf4>
 800c96c:	4826      	ldr	r0, [pc, #152]	@ (800ca08 <_printf_i+0x234>)
 800c96e:	e7e9      	b.n	800c944 <_printf_i+0x170>
 800c970:	6823      	ldr	r3, [r4, #0]
 800c972:	f023 0320 	bic.w	r3, r3, #32
 800c976:	6023      	str	r3, [r4, #0]
 800c978:	e7f6      	b.n	800c968 <_printf_i+0x194>
 800c97a:	4616      	mov	r6, r2
 800c97c:	e7bd      	b.n	800c8fa <_printf_i+0x126>
 800c97e:	6833      	ldr	r3, [r6, #0]
 800c980:	6825      	ldr	r5, [r4, #0]
 800c982:	6961      	ldr	r1, [r4, #20]
 800c984:	1d18      	adds	r0, r3, #4
 800c986:	6030      	str	r0, [r6, #0]
 800c988:	062e      	lsls	r6, r5, #24
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	d501      	bpl.n	800c992 <_printf_i+0x1be>
 800c98e:	6019      	str	r1, [r3, #0]
 800c990:	e002      	b.n	800c998 <_printf_i+0x1c4>
 800c992:	0668      	lsls	r0, r5, #25
 800c994:	d5fb      	bpl.n	800c98e <_printf_i+0x1ba>
 800c996:	8019      	strh	r1, [r3, #0]
 800c998:	2300      	movs	r3, #0
 800c99a:	6123      	str	r3, [r4, #16]
 800c99c:	4616      	mov	r6, r2
 800c99e:	e7bc      	b.n	800c91a <_printf_i+0x146>
 800c9a0:	6833      	ldr	r3, [r6, #0]
 800c9a2:	1d1a      	adds	r2, r3, #4
 800c9a4:	6032      	str	r2, [r6, #0]
 800c9a6:	681e      	ldr	r6, [r3, #0]
 800c9a8:	6862      	ldr	r2, [r4, #4]
 800c9aa:	2100      	movs	r1, #0
 800c9ac:	4630      	mov	r0, r6
 800c9ae:	f7f3 fc2f 	bl	8000210 <memchr>
 800c9b2:	b108      	cbz	r0, 800c9b8 <_printf_i+0x1e4>
 800c9b4:	1b80      	subs	r0, r0, r6
 800c9b6:	6060      	str	r0, [r4, #4]
 800c9b8:	6863      	ldr	r3, [r4, #4]
 800c9ba:	6123      	str	r3, [r4, #16]
 800c9bc:	2300      	movs	r3, #0
 800c9be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c9c2:	e7aa      	b.n	800c91a <_printf_i+0x146>
 800c9c4:	6923      	ldr	r3, [r4, #16]
 800c9c6:	4632      	mov	r2, r6
 800c9c8:	4649      	mov	r1, r9
 800c9ca:	4640      	mov	r0, r8
 800c9cc:	47d0      	blx	sl
 800c9ce:	3001      	adds	r0, #1
 800c9d0:	d0ad      	beq.n	800c92e <_printf_i+0x15a>
 800c9d2:	6823      	ldr	r3, [r4, #0]
 800c9d4:	079b      	lsls	r3, r3, #30
 800c9d6:	d413      	bmi.n	800ca00 <_printf_i+0x22c>
 800c9d8:	68e0      	ldr	r0, [r4, #12]
 800c9da:	9b03      	ldr	r3, [sp, #12]
 800c9dc:	4298      	cmp	r0, r3
 800c9de:	bfb8      	it	lt
 800c9e0:	4618      	movlt	r0, r3
 800c9e2:	e7a6      	b.n	800c932 <_printf_i+0x15e>
 800c9e4:	2301      	movs	r3, #1
 800c9e6:	4632      	mov	r2, r6
 800c9e8:	4649      	mov	r1, r9
 800c9ea:	4640      	mov	r0, r8
 800c9ec:	47d0      	blx	sl
 800c9ee:	3001      	adds	r0, #1
 800c9f0:	d09d      	beq.n	800c92e <_printf_i+0x15a>
 800c9f2:	3501      	adds	r5, #1
 800c9f4:	68e3      	ldr	r3, [r4, #12]
 800c9f6:	9903      	ldr	r1, [sp, #12]
 800c9f8:	1a5b      	subs	r3, r3, r1
 800c9fa:	42ab      	cmp	r3, r5
 800c9fc:	dcf2      	bgt.n	800c9e4 <_printf_i+0x210>
 800c9fe:	e7eb      	b.n	800c9d8 <_printf_i+0x204>
 800ca00:	2500      	movs	r5, #0
 800ca02:	f104 0619 	add.w	r6, r4, #25
 800ca06:	e7f5      	b.n	800c9f4 <_printf_i+0x220>
 800ca08:	0801163e 	.word	0x0801163e
 800ca0c:	0801164f 	.word	0x0801164f

0800ca10 <_scanf_float>:
 800ca10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca14:	b087      	sub	sp, #28
 800ca16:	4691      	mov	r9, r2
 800ca18:	9303      	str	r3, [sp, #12]
 800ca1a:	688b      	ldr	r3, [r1, #8]
 800ca1c:	1e5a      	subs	r2, r3, #1
 800ca1e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800ca22:	bf81      	itttt	hi
 800ca24:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800ca28:	eb03 0b05 	addhi.w	fp, r3, r5
 800ca2c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800ca30:	608b      	strhi	r3, [r1, #8]
 800ca32:	680b      	ldr	r3, [r1, #0]
 800ca34:	460a      	mov	r2, r1
 800ca36:	f04f 0500 	mov.w	r5, #0
 800ca3a:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800ca3e:	f842 3b1c 	str.w	r3, [r2], #28
 800ca42:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800ca46:	4680      	mov	r8, r0
 800ca48:	460c      	mov	r4, r1
 800ca4a:	bf98      	it	ls
 800ca4c:	f04f 0b00 	movls.w	fp, #0
 800ca50:	9201      	str	r2, [sp, #4]
 800ca52:	4616      	mov	r6, r2
 800ca54:	46aa      	mov	sl, r5
 800ca56:	462f      	mov	r7, r5
 800ca58:	9502      	str	r5, [sp, #8]
 800ca5a:	68a2      	ldr	r2, [r4, #8]
 800ca5c:	b15a      	cbz	r2, 800ca76 <_scanf_float+0x66>
 800ca5e:	f8d9 3000 	ldr.w	r3, [r9]
 800ca62:	781b      	ldrb	r3, [r3, #0]
 800ca64:	2b4e      	cmp	r3, #78	@ 0x4e
 800ca66:	d863      	bhi.n	800cb30 <_scanf_float+0x120>
 800ca68:	2b40      	cmp	r3, #64	@ 0x40
 800ca6a:	d83b      	bhi.n	800cae4 <_scanf_float+0xd4>
 800ca6c:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800ca70:	b2c8      	uxtb	r0, r1
 800ca72:	280e      	cmp	r0, #14
 800ca74:	d939      	bls.n	800caea <_scanf_float+0xda>
 800ca76:	b11f      	cbz	r7, 800ca80 <_scanf_float+0x70>
 800ca78:	6823      	ldr	r3, [r4, #0]
 800ca7a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800ca7e:	6023      	str	r3, [r4, #0]
 800ca80:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ca84:	f1ba 0f01 	cmp.w	sl, #1
 800ca88:	f200 8114 	bhi.w	800ccb4 <_scanf_float+0x2a4>
 800ca8c:	9b01      	ldr	r3, [sp, #4]
 800ca8e:	429e      	cmp	r6, r3
 800ca90:	f200 8105 	bhi.w	800cc9e <_scanf_float+0x28e>
 800ca94:	2001      	movs	r0, #1
 800ca96:	b007      	add	sp, #28
 800ca98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca9c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800caa0:	2a0d      	cmp	r2, #13
 800caa2:	d8e8      	bhi.n	800ca76 <_scanf_float+0x66>
 800caa4:	a101      	add	r1, pc, #4	@ (adr r1, 800caac <_scanf_float+0x9c>)
 800caa6:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800caaa:	bf00      	nop
 800caac:	0800cbf5 	.word	0x0800cbf5
 800cab0:	0800ca77 	.word	0x0800ca77
 800cab4:	0800ca77 	.word	0x0800ca77
 800cab8:	0800ca77 	.word	0x0800ca77
 800cabc:	0800cc51 	.word	0x0800cc51
 800cac0:	0800cc2b 	.word	0x0800cc2b
 800cac4:	0800ca77 	.word	0x0800ca77
 800cac8:	0800ca77 	.word	0x0800ca77
 800cacc:	0800cc03 	.word	0x0800cc03
 800cad0:	0800ca77 	.word	0x0800ca77
 800cad4:	0800ca77 	.word	0x0800ca77
 800cad8:	0800ca77 	.word	0x0800ca77
 800cadc:	0800ca77 	.word	0x0800ca77
 800cae0:	0800cbbf 	.word	0x0800cbbf
 800cae4:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800cae8:	e7da      	b.n	800caa0 <_scanf_float+0x90>
 800caea:	290e      	cmp	r1, #14
 800caec:	d8c3      	bhi.n	800ca76 <_scanf_float+0x66>
 800caee:	a001      	add	r0, pc, #4	@ (adr r0, 800caf4 <_scanf_float+0xe4>)
 800caf0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800caf4:	0800cbaf 	.word	0x0800cbaf
 800caf8:	0800ca77 	.word	0x0800ca77
 800cafc:	0800cbaf 	.word	0x0800cbaf
 800cb00:	0800cc3f 	.word	0x0800cc3f
 800cb04:	0800ca77 	.word	0x0800ca77
 800cb08:	0800cb51 	.word	0x0800cb51
 800cb0c:	0800cb95 	.word	0x0800cb95
 800cb10:	0800cb95 	.word	0x0800cb95
 800cb14:	0800cb95 	.word	0x0800cb95
 800cb18:	0800cb95 	.word	0x0800cb95
 800cb1c:	0800cb95 	.word	0x0800cb95
 800cb20:	0800cb95 	.word	0x0800cb95
 800cb24:	0800cb95 	.word	0x0800cb95
 800cb28:	0800cb95 	.word	0x0800cb95
 800cb2c:	0800cb95 	.word	0x0800cb95
 800cb30:	2b6e      	cmp	r3, #110	@ 0x6e
 800cb32:	d809      	bhi.n	800cb48 <_scanf_float+0x138>
 800cb34:	2b60      	cmp	r3, #96	@ 0x60
 800cb36:	d8b1      	bhi.n	800ca9c <_scanf_float+0x8c>
 800cb38:	2b54      	cmp	r3, #84	@ 0x54
 800cb3a:	d07b      	beq.n	800cc34 <_scanf_float+0x224>
 800cb3c:	2b59      	cmp	r3, #89	@ 0x59
 800cb3e:	d19a      	bne.n	800ca76 <_scanf_float+0x66>
 800cb40:	2d07      	cmp	r5, #7
 800cb42:	d198      	bne.n	800ca76 <_scanf_float+0x66>
 800cb44:	2508      	movs	r5, #8
 800cb46:	e02f      	b.n	800cba8 <_scanf_float+0x198>
 800cb48:	2b74      	cmp	r3, #116	@ 0x74
 800cb4a:	d073      	beq.n	800cc34 <_scanf_float+0x224>
 800cb4c:	2b79      	cmp	r3, #121	@ 0x79
 800cb4e:	e7f6      	b.n	800cb3e <_scanf_float+0x12e>
 800cb50:	6821      	ldr	r1, [r4, #0]
 800cb52:	05c8      	lsls	r0, r1, #23
 800cb54:	d51e      	bpl.n	800cb94 <_scanf_float+0x184>
 800cb56:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800cb5a:	6021      	str	r1, [r4, #0]
 800cb5c:	3701      	adds	r7, #1
 800cb5e:	f1bb 0f00 	cmp.w	fp, #0
 800cb62:	d003      	beq.n	800cb6c <_scanf_float+0x15c>
 800cb64:	3201      	adds	r2, #1
 800cb66:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb6a:	60a2      	str	r2, [r4, #8]
 800cb6c:	68a3      	ldr	r3, [r4, #8]
 800cb6e:	3b01      	subs	r3, #1
 800cb70:	60a3      	str	r3, [r4, #8]
 800cb72:	6923      	ldr	r3, [r4, #16]
 800cb74:	3301      	adds	r3, #1
 800cb76:	6123      	str	r3, [r4, #16]
 800cb78:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	f8c9 3004 	str.w	r3, [r9, #4]
 800cb84:	f340 8082 	ble.w	800cc8c <_scanf_float+0x27c>
 800cb88:	f8d9 3000 	ldr.w	r3, [r9]
 800cb8c:	3301      	adds	r3, #1
 800cb8e:	f8c9 3000 	str.w	r3, [r9]
 800cb92:	e762      	b.n	800ca5a <_scanf_float+0x4a>
 800cb94:	eb1a 0105 	adds.w	r1, sl, r5
 800cb98:	f47f af6d 	bne.w	800ca76 <_scanf_float+0x66>
 800cb9c:	6822      	ldr	r2, [r4, #0]
 800cb9e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800cba2:	6022      	str	r2, [r4, #0]
 800cba4:	460d      	mov	r5, r1
 800cba6:	468a      	mov	sl, r1
 800cba8:	f806 3b01 	strb.w	r3, [r6], #1
 800cbac:	e7de      	b.n	800cb6c <_scanf_float+0x15c>
 800cbae:	6822      	ldr	r2, [r4, #0]
 800cbb0:	0610      	lsls	r0, r2, #24
 800cbb2:	f57f af60 	bpl.w	800ca76 <_scanf_float+0x66>
 800cbb6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cbba:	6022      	str	r2, [r4, #0]
 800cbbc:	e7f4      	b.n	800cba8 <_scanf_float+0x198>
 800cbbe:	f1ba 0f00 	cmp.w	sl, #0
 800cbc2:	d10c      	bne.n	800cbde <_scanf_float+0x1ce>
 800cbc4:	b977      	cbnz	r7, 800cbe4 <_scanf_float+0x1d4>
 800cbc6:	6822      	ldr	r2, [r4, #0]
 800cbc8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cbcc:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cbd0:	d108      	bne.n	800cbe4 <_scanf_float+0x1d4>
 800cbd2:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cbd6:	6022      	str	r2, [r4, #0]
 800cbd8:	f04f 0a01 	mov.w	sl, #1
 800cbdc:	e7e4      	b.n	800cba8 <_scanf_float+0x198>
 800cbde:	f1ba 0f02 	cmp.w	sl, #2
 800cbe2:	d050      	beq.n	800cc86 <_scanf_float+0x276>
 800cbe4:	2d01      	cmp	r5, #1
 800cbe6:	d002      	beq.n	800cbee <_scanf_float+0x1de>
 800cbe8:	2d04      	cmp	r5, #4
 800cbea:	f47f af44 	bne.w	800ca76 <_scanf_float+0x66>
 800cbee:	3501      	adds	r5, #1
 800cbf0:	b2ed      	uxtb	r5, r5
 800cbf2:	e7d9      	b.n	800cba8 <_scanf_float+0x198>
 800cbf4:	f1ba 0f01 	cmp.w	sl, #1
 800cbf8:	f47f af3d 	bne.w	800ca76 <_scanf_float+0x66>
 800cbfc:	f04f 0a02 	mov.w	sl, #2
 800cc00:	e7d2      	b.n	800cba8 <_scanf_float+0x198>
 800cc02:	b975      	cbnz	r5, 800cc22 <_scanf_float+0x212>
 800cc04:	2f00      	cmp	r7, #0
 800cc06:	f47f af37 	bne.w	800ca78 <_scanf_float+0x68>
 800cc0a:	6822      	ldr	r2, [r4, #0]
 800cc0c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800cc10:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800cc14:	f040 8103 	bne.w	800ce1e <_scanf_float+0x40e>
 800cc18:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cc1c:	6022      	str	r2, [r4, #0]
 800cc1e:	2501      	movs	r5, #1
 800cc20:	e7c2      	b.n	800cba8 <_scanf_float+0x198>
 800cc22:	2d03      	cmp	r5, #3
 800cc24:	d0e3      	beq.n	800cbee <_scanf_float+0x1de>
 800cc26:	2d05      	cmp	r5, #5
 800cc28:	e7df      	b.n	800cbea <_scanf_float+0x1da>
 800cc2a:	2d02      	cmp	r5, #2
 800cc2c:	f47f af23 	bne.w	800ca76 <_scanf_float+0x66>
 800cc30:	2503      	movs	r5, #3
 800cc32:	e7b9      	b.n	800cba8 <_scanf_float+0x198>
 800cc34:	2d06      	cmp	r5, #6
 800cc36:	f47f af1e 	bne.w	800ca76 <_scanf_float+0x66>
 800cc3a:	2507      	movs	r5, #7
 800cc3c:	e7b4      	b.n	800cba8 <_scanf_float+0x198>
 800cc3e:	6822      	ldr	r2, [r4, #0]
 800cc40:	0591      	lsls	r1, r2, #22
 800cc42:	f57f af18 	bpl.w	800ca76 <_scanf_float+0x66>
 800cc46:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800cc4a:	6022      	str	r2, [r4, #0]
 800cc4c:	9702      	str	r7, [sp, #8]
 800cc4e:	e7ab      	b.n	800cba8 <_scanf_float+0x198>
 800cc50:	6822      	ldr	r2, [r4, #0]
 800cc52:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800cc56:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800cc5a:	d005      	beq.n	800cc68 <_scanf_float+0x258>
 800cc5c:	0550      	lsls	r0, r2, #21
 800cc5e:	f57f af0a 	bpl.w	800ca76 <_scanf_float+0x66>
 800cc62:	2f00      	cmp	r7, #0
 800cc64:	f000 80db 	beq.w	800ce1e <_scanf_float+0x40e>
 800cc68:	0591      	lsls	r1, r2, #22
 800cc6a:	bf58      	it	pl
 800cc6c:	9902      	ldrpl	r1, [sp, #8]
 800cc6e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800cc72:	bf58      	it	pl
 800cc74:	1a79      	subpl	r1, r7, r1
 800cc76:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800cc7a:	bf58      	it	pl
 800cc7c:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800cc80:	6022      	str	r2, [r4, #0]
 800cc82:	2700      	movs	r7, #0
 800cc84:	e790      	b.n	800cba8 <_scanf_float+0x198>
 800cc86:	f04f 0a03 	mov.w	sl, #3
 800cc8a:	e78d      	b.n	800cba8 <_scanf_float+0x198>
 800cc8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800cc90:	4649      	mov	r1, r9
 800cc92:	4640      	mov	r0, r8
 800cc94:	4798      	blx	r3
 800cc96:	2800      	cmp	r0, #0
 800cc98:	f43f aedf 	beq.w	800ca5a <_scanf_float+0x4a>
 800cc9c:	e6eb      	b.n	800ca76 <_scanf_float+0x66>
 800cc9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cca2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cca6:	464a      	mov	r2, r9
 800cca8:	4640      	mov	r0, r8
 800ccaa:	4798      	blx	r3
 800ccac:	6923      	ldr	r3, [r4, #16]
 800ccae:	3b01      	subs	r3, #1
 800ccb0:	6123      	str	r3, [r4, #16]
 800ccb2:	e6eb      	b.n	800ca8c <_scanf_float+0x7c>
 800ccb4:	1e6b      	subs	r3, r5, #1
 800ccb6:	2b06      	cmp	r3, #6
 800ccb8:	d824      	bhi.n	800cd04 <_scanf_float+0x2f4>
 800ccba:	2d02      	cmp	r5, #2
 800ccbc:	d836      	bhi.n	800cd2c <_scanf_float+0x31c>
 800ccbe:	9b01      	ldr	r3, [sp, #4]
 800ccc0:	429e      	cmp	r6, r3
 800ccc2:	f67f aee7 	bls.w	800ca94 <_scanf_float+0x84>
 800ccc6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ccca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ccce:	464a      	mov	r2, r9
 800ccd0:	4640      	mov	r0, r8
 800ccd2:	4798      	blx	r3
 800ccd4:	6923      	ldr	r3, [r4, #16]
 800ccd6:	3b01      	subs	r3, #1
 800ccd8:	6123      	str	r3, [r4, #16]
 800ccda:	e7f0      	b.n	800ccbe <_scanf_float+0x2ae>
 800ccdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cce0:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800cce4:	464a      	mov	r2, r9
 800cce6:	4640      	mov	r0, r8
 800cce8:	4798      	blx	r3
 800ccea:	6923      	ldr	r3, [r4, #16]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	6123      	str	r3, [r4, #16]
 800ccf0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ccf4:	fa5f fa8a 	uxtb.w	sl, sl
 800ccf8:	f1ba 0f02 	cmp.w	sl, #2
 800ccfc:	d1ee      	bne.n	800ccdc <_scanf_float+0x2cc>
 800ccfe:	3d03      	subs	r5, #3
 800cd00:	b2ed      	uxtb	r5, r5
 800cd02:	1b76      	subs	r6, r6, r5
 800cd04:	6823      	ldr	r3, [r4, #0]
 800cd06:	05da      	lsls	r2, r3, #23
 800cd08:	d530      	bpl.n	800cd6c <_scanf_float+0x35c>
 800cd0a:	055b      	lsls	r3, r3, #21
 800cd0c:	d511      	bpl.n	800cd32 <_scanf_float+0x322>
 800cd0e:	9b01      	ldr	r3, [sp, #4]
 800cd10:	429e      	cmp	r6, r3
 800cd12:	f67f aebf 	bls.w	800ca94 <_scanf_float+0x84>
 800cd16:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800cd1e:	464a      	mov	r2, r9
 800cd20:	4640      	mov	r0, r8
 800cd22:	4798      	blx	r3
 800cd24:	6923      	ldr	r3, [r4, #16]
 800cd26:	3b01      	subs	r3, #1
 800cd28:	6123      	str	r3, [r4, #16]
 800cd2a:	e7f0      	b.n	800cd0e <_scanf_float+0x2fe>
 800cd2c:	46aa      	mov	sl, r5
 800cd2e:	46b3      	mov	fp, r6
 800cd30:	e7de      	b.n	800ccf0 <_scanf_float+0x2e0>
 800cd32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800cd36:	6923      	ldr	r3, [r4, #16]
 800cd38:	2965      	cmp	r1, #101	@ 0x65
 800cd3a:	f103 33ff 	add.w	r3, r3, #4294967295
 800cd3e:	f106 35ff 	add.w	r5, r6, #4294967295
 800cd42:	6123      	str	r3, [r4, #16]
 800cd44:	d00c      	beq.n	800cd60 <_scanf_float+0x350>
 800cd46:	2945      	cmp	r1, #69	@ 0x45
 800cd48:	d00a      	beq.n	800cd60 <_scanf_float+0x350>
 800cd4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd4e:	464a      	mov	r2, r9
 800cd50:	4640      	mov	r0, r8
 800cd52:	4798      	blx	r3
 800cd54:	6923      	ldr	r3, [r4, #16]
 800cd56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800cd5a:	3b01      	subs	r3, #1
 800cd5c:	1eb5      	subs	r5, r6, #2
 800cd5e:	6123      	str	r3, [r4, #16]
 800cd60:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800cd64:	464a      	mov	r2, r9
 800cd66:	4640      	mov	r0, r8
 800cd68:	4798      	blx	r3
 800cd6a:	462e      	mov	r6, r5
 800cd6c:	6822      	ldr	r2, [r4, #0]
 800cd6e:	f012 0210 	ands.w	r2, r2, #16
 800cd72:	d001      	beq.n	800cd78 <_scanf_float+0x368>
 800cd74:	2000      	movs	r0, #0
 800cd76:	e68e      	b.n	800ca96 <_scanf_float+0x86>
 800cd78:	7032      	strb	r2, [r6, #0]
 800cd7a:	6823      	ldr	r3, [r4, #0]
 800cd7c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cd80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cd84:	d125      	bne.n	800cdd2 <_scanf_float+0x3c2>
 800cd86:	9b02      	ldr	r3, [sp, #8]
 800cd88:	429f      	cmp	r7, r3
 800cd8a:	d00a      	beq.n	800cda2 <_scanf_float+0x392>
 800cd8c:	1bda      	subs	r2, r3, r7
 800cd8e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800cd92:	429e      	cmp	r6, r3
 800cd94:	bf28      	it	cs
 800cd96:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800cd9a:	4922      	ldr	r1, [pc, #136]	@ (800ce24 <_scanf_float+0x414>)
 800cd9c:	4630      	mov	r0, r6
 800cd9e:	f000 f977 	bl	800d090 <siprintf>
 800cda2:	9901      	ldr	r1, [sp, #4]
 800cda4:	2200      	movs	r2, #0
 800cda6:	4640      	mov	r0, r8
 800cda8:	f002 fd62 	bl	800f870 <_strtod_r>
 800cdac:	9b03      	ldr	r3, [sp, #12]
 800cdae:	6821      	ldr	r1, [r4, #0]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	f011 0f02 	tst.w	r1, #2
 800cdb6:	ec57 6b10 	vmov	r6, r7, d0
 800cdba:	f103 0204 	add.w	r2, r3, #4
 800cdbe:	d015      	beq.n	800cdec <_scanf_float+0x3dc>
 800cdc0:	9903      	ldr	r1, [sp, #12]
 800cdc2:	600a      	str	r2, [r1, #0]
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	e9c3 6700 	strd	r6, r7, [r3]
 800cdca:	68e3      	ldr	r3, [r4, #12]
 800cdcc:	3301      	adds	r3, #1
 800cdce:	60e3      	str	r3, [r4, #12]
 800cdd0:	e7d0      	b.n	800cd74 <_scanf_float+0x364>
 800cdd2:	9b04      	ldr	r3, [sp, #16]
 800cdd4:	2b00      	cmp	r3, #0
 800cdd6:	d0e4      	beq.n	800cda2 <_scanf_float+0x392>
 800cdd8:	9905      	ldr	r1, [sp, #20]
 800cdda:	230a      	movs	r3, #10
 800cddc:	3101      	adds	r1, #1
 800cdde:	4640      	mov	r0, r8
 800cde0:	f002 fdc6 	bl	800f970 <_strtol_r>
 800cde4:	9b04      	ldr	r3, [sp, #16]
 800cde6:	9e05      	ldr	r6, [sp, #20]
 800cde8:	1ac2      	subs	r2, r0, r3
 800cdea:	e7d0      	b.n	800cd8e <_scanf_float+0x37e>
 800cdec:	f011 0f04 	tst.w	r1, #4
 800cdf0:	9903      	ldr	r1, [sp, #12]
 800cdf2:	600a      	str	r2, [r1, #0]
 800cdf4:	d1e6      	bne.n	800cdc4 <_scanf_float+0x3b4>
 800cdf6:	681d      	ldr	r5, [r3, #0]
 800cdf8:	4632      	mov	r2, r6
 800cdfa:	463b      	mov	r3, r7
 800cdfc:	4630      	mov	r0, r6
 800cdfe:	4639      	mov	r1, r7
 800ce00:	f7f3 feb4 	bl	8000b6c <__aeabi_dcmpun>
 800ce04:	b128      	cbz	r0, 800ce12 <_scanf_float+0x402>
 800ce06:	4808      	ldr	r0, [pc, #32]	@ (800ce28 <_scanf_float+0x418>)
 800ce08:	f000 fb28 	bl	800d45c <nanf>
 800ce0c:	ed85 0a00 	vstr	s0, [r5]
 800ce10:	e7db      	b.n	800cdca <_scanf_float+0x3ba>
 800ce12:	4630      	mov	r0, r6
 800ce14:	4639      	mov	r1, r7
 800ce16:	f7f3 ff07 	bl	8000c28 <__aeabi_d2f>
 800ce1a:	6028      	str	r0, [r5, #0]
 800ce1c:	e7d5      	b.n	800cdca <_scanf_float+0x3ba>
 800ce1e:	2700      	movs	r7, #0
 800ce20:	e62e      	b.n	800ca80 <_scanf_float+0x70>
 800ce22:	bf00      	nop
 800ce24:	08011660 	.word	0x08011660
 800ce28:	080117a1 	.word	0x080117a1

0800ce2c <std>:
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	b510      	push	{r4, lr}
 800ce30:	4604      	mov	r4, r0
 800ce32:	e9c0 3300 	strd	r3, r3, [r0]
 800ce36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce3a:	6083      	str	r3, [r0, #8]
 800ce3c:	8181      	strh	r1, [r0, #12]
 800ce3e:	6643      	str	r3, [r0, #100]	@ 0x64
 800ce40:	81c2      	strh	r2, [r0, #14]
 800ce42:	6183      	str	r3, [r0, #24]
 800ce44:	4619      	mov	r1, r3
 800ce46:	2208      	movs	r2, #8
 800ce48:	305c      	adds	r0, #92	@ 0x5c
 800ce4a:	f000 fa1b 	bl	800d284 <memset>
 800ce4e:	4b0d      	ldr	r3, [pc, #52]	@ (800ce84 <std+0x58>)
 800ce50:	6263      	str	r3, [r4, #36]	@ 0x24
 800ce52:	4b0d      	ldr	r3, [pc, #52]	@ (800ce88 <std+0x5c>)
 800ce54:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ce56:	4b0d      	ldr	r3, [pc, #52]	@ (800ce8c <std+0x60>)
 800ce58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ce5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ce90 <std+0x64>)
 800ce5c:	6323      	str	r3, [r4, #48]	@ 0x30
 800ce5e:	4b0d      	ldr	r3, [pc, #52]	@ (800ce94 <std+0x68>)
 800ce60:	6224      	str	r4, [r4, #32]
 800ce62:	429c      	cmp	r4, r3
 800ce64:	d006      	beq.n	800ce74 <std+0x48>
 800ce66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800ce6a:	4294      	cmp	r4, r2
 800ce6c:	d002      	beq.n	800ce74 <std+0x48>
 800ce6e:	33d0      	adds	r3, #208	@ 0xd0
 800ce70:	429c      	cmp	r4, r3
 800ce72:	d105      	bne.n	800ce80 <std+0x54>
 800ce74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ce78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ce7c:	f000 badc 	b.w	800d438 <__retarget_lock_init_recursive>
 800ce80:	bd10      	pop	{r4, pc}
 800ce82:	bf00      	nop
 800ce84:	0800d0d5 	.word	0x0800d0d5
 800ce88:	0800d0f7 	.word	0x0800d0f7
 800ce8c:	0800d12f 	.word	0x0800d12f
 800ce90:	0800d153 	.word	0x0800d153
 800ce94:	20009c80 	.word	0x20009c80

0800ce98 <stdio_exit_handler>:
 800ce98:	4a02      	ldr	r2, [pc, #8]	@ (800cea4 <stdio_exit_handler+0xc>)
 800ce9a:	4903      	ldr	r1, [pc, #12]	@ (800cea8 <stdio_exit_handler+0x10>)
 800ce9c:	4803      	ldr	r0, [pc, #12]	@ (800ceac <stdio_exit_handler+0x14>)
 800ce9e:	f000 b869 	b.w	800cf74 <_fwalk_sglue>
 800cea2:	bf00      	nop
 800cea4:	20000024 	.word	0x20000024
 800cea8:	0800ffb1 	.word	0x0800ffb1
 800ceac:	20000034 	.word	0x20000034

0800ceb0 <cleanup_stdio>:
 800ceb0:	6841      	ldr	r1, [r0, #4]
 800ceb2:	4b0c      	ldr	r3, [pc, #48]	@ (800cee4 <cleanup_stdio+0x34>)
 800ceb4:	4299      	cmp	r1, r3
 800ceb6:	b510      	push	{r4, lr}
 800ceb8:	4604      	mov	r4, r0
 800ceba:	d001      	beq.n	800cec0 <cleanup_stdio+0x10>
 800cebc:	f003 f878 	bl	800ffb0 <_fflush_r>
 800cec0:	68a1      	ldr	r1, [r4, #8]
 800cec2:	4b09      	ldr	r3, [pc, #36]	@ (800cee8 <cleanup_stdio+0x38>)
 800cec4:	4299      	cmp	r1, r3
 800cec6:	d002      	beq.n	800cece <cleanup_stdio+0x1e>
 800cec8:	4620      	mov	r0, r4
 800ceca:	f003 f871 	bl	800ffb0 <_fflush_r>
 800cece:	68e1      	ldr	r1, [r4, #12]
 800ced0:	4b06      	ldr	r3, [pc, #24]	@ (800ceec <cleanup_stdio+0x3c>)
 800ced2:	4299      	cmp	r1, r3
 800ced4:	d004      	beq.n	800cee0 <cleanup_stdio+0x30>
 800ced6:	4620      	mov	r0, r4
 800ced8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cedc:	f003 b868 	b.w	800ffb0 <_fflush_r>
 800cee0:	bd10      	pop	{r4, pc}
 800cee2:	bf00      	nop
 800cee4:	20009c80 	.word	0x20009c80
 800cee8:	20009ce8 	.word	0x20009ce8
 800ceec:	20009d50 	.word	0x20009d50

0800cef0 <global_stdio_init.part.0>:
 800cef0:	b510      	push	{r4, lr}
 800cef2:	4b0b      	ldr	r3, [pc, #44]	@ (800cf20 <global_stdio_init.part.0+0x30>)
 800cef4:	4c0b      	ldr	r4, [pc, #44]	@ (800cf24 <global_stdio_init.part.0+0x34>)
 800cef6:	4a0c      	ldr	r2, [pc, #48]	@ (800cf28 <global_stdio_init.part.0+0x38>)
 800cef8:	601a      	str	r2, [r3, #0]
 800cefa:	4620      	mov	r0, r4
 800cefc:	2200      	movs	r2, #0
 800cefe:	2104      	movs	r1, #4
 800cf00:	f7ff ff94 	bl	800ce2c <std>
 800cf04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cf08:	2201      	movs	r2, #1
 800cf0a:	2109      	movs	r1, #9
 800cf0c:	f7ff ff8e 	bl	800ce2c <std>
 800cf10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cf14:	2202      	movs	r2, #2
 800cf16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf1a:	2112      	movs	r1, #18
 800cf1c:	f7ff bf86 	b.w	800ce2c <std>
 800cf20:	20009db8 	.word	0x20009db8
 800cf24:	20009c80 	.word	0x20009c80
 800cf28:	0800ce99 	.word	0x0800ce99

0800cf2c <__sfp_lock_acquire>:
 800cf2c:	4801      	ldr	r0, [pc, #4]	@ (800cf34 <__sfp_lock_acquire+0x8>)
 800cf2e:	f000 ba84 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800cf32:	bf00      	nop
 800cf34:	20009dc1 	.word	0x20009dc1

0800cf38 <__sfp_lock_release>:
 800cf38:	4801      	ldr	r0, [pc, #4]	@ (800cf40 <__sfp_lock_release+0x8>)
 800cf3a:	f000 ba7f 	b.w	800d43c <__retarget_lock_release_recursive>
 800cf3e:	bf00      	nop
 800cf40:	20009dc1 	.word	0x20009dc1

0800cf44 <__sinit>:
 800cf44:	b510      	push	{r4, lr}
 800cf46:	4604      	mov	r4, r0
 800cf48:	f7ff fff0 	bl	800cf2c <__sfp_lock_acquire>
 800cf4c:	6a23      	ldr	r3, [r4, #32]
 800cf4e:	b11b      	cbz	r3, 800cf58 <__sinit+0x14>
 800cf50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf54:	f7ff bff0 	b.w	800cf38 <__sfp_lock_release>
 800cf58:	4b04      	ldr	r3, [pc, #16]	@ (800cf6c <__sinit+0x28>)
 800cf5a:	6223      	str	r3, [r4, #32]
 800cf5c:	4b04      	ldr	r3, [pc, #16]	@ (800cf70 <__sinit+0x2c>)
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d1f5      	bne.n	800cf50 <__sinit+0xc>
 800cf64:	f7ff ffc4 	bl	800cef0 <global_stdio_init.part.0>
 800cf68:	e7f2      	b.n	800cf50 <__sinit+0xc>
 800cf6a:	bf00      	nop
 800cf6c:	0800ceb1 	.word	0x0800ceb1
 800cf70:	20009db8 	.word	0x20009db8

0800cf74 <_fwalk_sglue>:
 800cf74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf78:	4607      	mov	r7, r0
 800cf7a:	4688      	mov	r8, r1
 800cf7c:	4614      	mov	r4, r2
 800cf7e:	2600      	movs	r6, #0
 800cf80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cf84:	f1b9 0901 	subs.w	r9, r9, #1
 800cf88:	d505      	bpl.n	800cf96 <_fwalk_sglue+0x22>
 800cf8a:	6824      	ldr	r4, [r4, #0]
 800cf8c:	2c00      	cmp	r4, #0
 800cf8e:	d1f7      	bne.n	800cf80 <_fwalk_sglue+0xc>
 800cf90:	4630      	mov	r0, r6
 800cf92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cf96:	89ab      	ldrh	r3, [r5, #12]
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d907      	bls.n	800cfac <_fwalk_sglue+0x38>
 800cf9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cfa0:	3301      	adds	r3, #1
 800cfa2:	d003      	beq.n	800cfac <_fwalk_sglue+0x38>
 800cfa4:	4629      	mov	r1, r5
 800cfa6:	4638      	mov	r0, r7
 800cfa8:	47c0      	blx	r8
 800cfaa:	4306      	orrs	r6, r0
 800cfac:	3568      	adds	r5, #104	@ 0x68
 800cfae:	e7e9      	b.n	800cf84 <_fwalk_sglue+0x10>

0800cfb0 <iprintf>:
 800cfb0:	b40f      	push	{r0, r1, r2, r3}
 800cfb2:	b507      	push	{r0, r1, r2, lr}
 800cfb4:	4906      	ldr	r1, [pc, #24]	@ (800cfd0 <iprintf+0x20>)
 800cfb6:	ab04      	add	r3, sp, #16
 800cfb8:	6808      	ldr	r0, [r1, #0]
 800cfba:	f853 2b04 	ldr.w	r2, [r3], #4
 800cfbe:	6881      	ldr	r1, [r0, #8]
 800cfc0:	9301      	str	r3, [sp, #4]
 800cfc2:	f002 fe59 	bl	800fc78 <_vfiprintf_r>
 800cfc6:	b003      	add	sp, #12
 800cfc8:	f85d eb04 	ldr.w	lr, [sp], #4
 800cfcc:	b004      	add	sp, #16
 800cfce:	4770      	bx	lr
 800cfd0:	20000030 	.word	0x20000030

0800cfd4 <_puts_r>:
 800cfd4:	6a03      	ldr	r3, [r0, #32]
 800cfd6:	b570      	push	{r4, r5, r6, lr}
 800cfd8:	6884      	ldr	r4, [r0, #8]
 800cfda:	4605      	mov	r5, r0
 800cfdc:	460e      	mov	r6, r1
 800cfde:	b90b      	cbnz	r3, 800cfe4 <_puts_r+0x10>
 800cfe0:	f7ff ffb0 	bl	800cf44 <__sinit>
 800cfe4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cfe6:	07db      	lsls	r3, r3, #31
 800cfe8:	d405      	bmi.n	800cff6 <_puts_r+0x22>
 800cfea:	89a3      	ldrh	r3, [r4, #12]
 800cfec:	0598      	lsls	r0, r3, #22
 800cfee:	d402      	bmi.n	800cff6 <_puts_r+0x22>
 800cff0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cff2:	f000 fa22 	bl	800d43a <__retarget_lock_acquire_recursive>
 800cff6:	89a3      	ldrh	r3, [r4, #12]
 800cff8:	0719      	lsls	r1, r3, #28
 800cffa:	d502      	bpl.n	800d002 <_puts_r+0x2e>
 800cffc:	6923      	ldr	r3, [r4, #16]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d135      	bne.n	800d06e <_puts_r+0x9a>
 800d002:	4621      	mov	r1, r4
 800d004:	4628      	mov	r0, r5
 800d006:	f000 f8e7 	bl	800d1d8 <__swsetup_r>
 800d00a:	b380      	cbz	r0, 800d06e <_puts_r+0x9a>
 800d00c:	f04f 35ff 	mov.w	r5, #4294967295
 800d010:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d012:	07da      	lsls	r2, r3, #31
 800d014:	d405      	bmi.n	800d022 <_puts_r+0x4e>
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	059b      	lsls	r3, r3, #22
 800d01a:	d402      	bmi.n	800d022 <_puts_r+0x4e>
 800d01c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d01e:	f000 fa0d 	bl	800d43c <__retarget_lock_release_recursive>
 800d022:	4628      	mov	r0, r5
 800d024:	bd70      	pop	{r4, r5, r6, pc}
 800d026:	2b00      	cmp	r3, #0
 800d028:	da04      	bge.n	800d034 <_puts_r+0x60>
 800d02a:	69a2      	ldr	r2, [r4, #24]
 800d02c:	429a      	cmp	r2, r3
 800d02e:	dc17      	bgt.n	800d060 <_puts_r+0x8c>
 800d030:	290a      	cmp	r1, #10
 800d032:	d015      	beq.n	800d060 <_puts_r+0x8c>
 800d034:	6823      	ldr	r3, [r4, #0]
 800d036:	1c5a      	adds	r2, r3, #1
 800d038:	6022      	str	r2, [r4, #0]
 800d03a:	7019      	strb	r1, [r3, #0]
 800d03c:	68a3      	ldr	r3, [r4, #8]
 800d03e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d042:	3b01      	subs	r3, #1
 800d044:	60a3      	str	r3, [r4, #8]
 800d046:	2900      	cmp	r1, #0
 800d048:	d1ed      	bne.n	800d026 <_puts_r+0x52>
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	da11      	bge.n	800d072 <_puts_r+0x9e>
 800d04e:	4622      	mov	r2, r4
 800d050:	210a      	movs	r1, #10
 800d052:	4628      	mov	r0, r5
 800d054:	f000 f881 	bl	800d15a <__swbuf_r>
 800d058:	3001      	adds	r0, #1
 800d05a:	d0d7      	beq.n	800d00c <_puts_r+0x38>
 800d05c:	250a      	movs	r5, #10
 800d05e:	e7d7      	b.n	800d010 <_puts_r+0x3c>
 800d060:	4622      	mov	r2, r4
 800d062:	4628      	mov	r0, r5
 800d064:	f000 f879 	bl	800d15a <__swbuf_r>
 800d068:	3001      	adds	r0, #1
 800d06a:	d1e7      	bne.n	800d03c <_puts_r+0x68>
 800d06c:	e7ce      	b.n	800d00c <_puts_r+0x38>
 800d06e:	3e01      	subs	r6, #1
 800d070:	e7e4      	b.n	800d03c <_puts_r+0x68>
 800d072:	6823      	ldr	r3, [r4, #0]
 800d074:	1c5a      	adds	r2, r3, #1
 800d076:	6022      	str	r2, [r4, #0]
 800d078:	220a      	movs	r2, #10
 800d07a:	701a      	strb	r2, [r3, #0]
 800d07c:	e7ee      	b.n	800d05c <_puts_r+0x88>
	...

0800d080 <puts>:
 800d080:	4b02      	ldr	r3, [pc, #8]	@ (800d08c <puts+0xc>)
 800d082:	4601      	mov	r1, r0
 800d084:	6818      	ldr	r0, [r3, #0]
 800d086:	f7ff bfa5 	b.w	800cfd4 <_puts_r>
 800d08a:	bf00      	nop
 800d08c:	20000030 	.word	0x20000030

0800d090 <siprintf>:
 800d090:	b40e      	push	{r1, r2, r3}
 800d092:	b510      	push	{r4, lr}
 800d094:	b09d      	sub	sp, #116	@ 0x74
 800d096:	ab1f      	add	r3, sp, #124	@ 0x7c
 800d098:	9002      	str	r0, [sp, #8]
 800d09a:	9006      	str	r0, [sp, #24]
 800d09c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d0a0:	480a      	ldr	r0, [pc, #40]	@ (800d0cc <siprintf+0x3c>)
 800d0a2:	9107      	str	r1, [sp, #28]
 800d0a4:	9104      	str	r1, [sp, #16]
 800d0a6:	490a      	ldr	r1, [pc, #40]	@ (800d0d0 <siprintf+0x40>)
 800d0a8:	f853 2b04 	ldr.w	r2, [r3], #4
 800d0ac:	9105      	str	r1, [sp, #20]
 800d0ae:	2400      	movs	r4, #0
 800d0b0:	a902      	add	r1, sp, #8
 800d0b2:	6800      	ldr	r0, [r0, #0]
 800d0b4:	9301      	str	r3, [sp, #4]
 800d0b6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800d0b8:	f002 fcb8 	bl	800fa2c <_svfiprintf_r>
 800d0bc:	9b02      	ldr	r3, [sp, #8]
 800d0be:	701c      	strb	r4, [r3, #0]
 800d0c0:	b01d      	add	sp, #116	@ 0x74
 800d0c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d0c6:	b003      	add	sp, #12
 800d0c8:	4770      	bx	lr
 800d0ca:	bf00      	nop
 800d0cc:	20000030 	.word	0x20000030
 800d0d0:	ffff0208 	.word	0xffff0208

0800d0d4 <__sread>:
 800d0d4:	b510      	push	{r4, lr}
 800d0d6:	460c      	mov	r4, r1
 800d0d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0dc:	f000 f95e 	bl	800d39c <_read_r>
 800d0e0:	2800      	cmp	r0, #0
 800d0e2:	bfab      	itete	ge
 800d0e4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d0e6:	89a3      	ldrhlt	r3, [r4, #12]
 800d0e8:	181b      	addge	r3, r3, r0
 800d0ea:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0ee:	bfac      	ite	ge
 800d0f0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0f2:	81a3      	strhlt	r3, [r4, #12]
 800d0f4:	bd10      	pop	{r4, pc}

0800d0f6 <__swrite>:
 800d0f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0fa:	461f      	mov	r7, r3
 800d0fc:	898b      	ldrh	r3, [r1, #12]
 800d0fe:	05db      	lsls	r3, r3, #23
 800d100:	4605      	mov	r5, r0
 800d102:	460c      	mov	r4, r1
 800d104:	4616      	mov	r6, r2
 800d106:	d505      	bpl.n	800d114 <__swrite+0x1e>
 800d108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d10c:	2302      	movs	r3, #2
 800d10e:	2200      	movs	r2, #0
 800d110:	f000 f932 	bl	800d378 <_lseek_r>
 800d114:	89a3      	ldrh	r3, [r4, #12]
 800d116:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d11a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d11e:	81a3      	strh	r3, [r4, #12]
 800d120:	4632      	mov	r2, r6
 800d122:	463b      	mov	r3, r7
 800d124:	4628      	mov	r0, r5
 800d126:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d12a:	f000 b949 	b.w	800d3c0 <_write_r>

0800d12e <__sseek>:
 800d12e:	b510      	push	{r4, lr}
 800d130:	460c      	mov	r4, r1
 800d132:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d136:	f000 f91f 	bl	800d378 <_lseek_r>
 800d13a:	1c43      	adds	r3, r0, #1
 800d13c:	89a3      	ldrh	r3, [r4, #12]
 800d13e:	bf15      	itete	ne
 800d140:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d142:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d146:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d14a:	81a3      	strheq	r3, [r4, #12]
 800d14c:	bf18      	it	ne
 800d14e:	81a3      	strhne	r3, [r4, #12]
 800d150:	bd10      	pop	{r4, pc}

0800d152 <__sclose>:
 800d152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d156:	f000 b8a1 	b.w	800d29c <_close_r>

0800d15a <__swbuf_r>:
 800d15a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15c:	460e      	mov	r6, r1
 800d15e:	4614      	mov	r4, r2
 800d160:	4605      	mov	r5, r0
 800d162:	b118      	cbz	r0, 800d16c <__swbuf_r+0x12>
 800d164:	6a03      	ldr	r3, [r0, #32]
 800d166:	b90b      	cbnz	r3, 800d16c <__swbuf_r+0x12>
 800d168:	f7ff feec 	bl	800cf44 <__sinit>
 800d16c:	69a3      	ldr	r3, [r4, #24]
 800d16e:	60a3      	str	r3, [r4, #8]
 800d170:	89a3      	ldrh	r3, [r4, #12]
 800d172:	071a      	lsls	r2, r3, #28
 800d174:	d501      	bpl.n	800d17a <__swbuf_r+0x20>
 800d176:	6923      	ldr	r3, [r4, #16]
 800d178:	b943      	cbnz	r3, 800d18c <__swbuf_r+0x32>
 800d17a:	4621      	mov	r1, r4
 800d17c:	4628      	mov	r0, r5
 800d17e:	f000 f82b 	bl	800d1d8 <__swsetup_r>
 800d182:	b118      	cbz	r0, 800d18c <__swbuf_r+0x32>
 800d184:	f04f 37ff 	mov.w	r7, #4294967295
 800d188:	4638      	mov	r0, r7
 800d18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d18c:	6823      	ldr	r3, [r4, #0]
 800d18e:	6922      	ldr	r2, [r4, #16]
 800d190:	1a98      	subs	r0, r3, r2
 800d192:	6963      	ldr	r3, [r4, #20]
 800d194:	b2f6      	uxtb	r6, r6
 800d196:	4283      	cmp	r3, r0
 800d198:	4637      	mov	r7, r6
 800d19a:	dc05      	bgt.n	800d1a8 <__swbuf_r+0x4e>
 800d19c:	4621      	mov	r1, r4
 800d19e:	4628      	mov	r0, r5
 800d1a0:	f002 ff06 	bl	800ffb0 <_fflush_r>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d1ed      	bne.n	800d184 <__swbuf_r+0x2a>
 800d1a8:	68a3      	ldr	r3, [r4, #8]
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	60a3      	str	r3, [r4, #8]
 800d1ae:	6823      	ldr	r3, [r4, #0]
 800d1b0:	1c5a      	adds	r2, r3, #1
 800d1b2:	6022      	str	r2, [r4, #0]
 800d1b4:	701e      	strb	r6, [r3, #0]
 800d1b6:	6962      	ldr	r2, [r4, #20]
 800d1b8:	1c43      	adds	r3, r0, #1
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d004      	beq.n	800d1c8 <__swbuf_r+0x6e>
 800d1be:	89a3      	ldrh	r3, [r4, #12]
 800d1c0:	07db      	lsls	r3, r3, #31
 800d1c2:	d5e1      	bpl.n	800d188 <__swbuf_r+0x2e>
 800d1c4:	2e0a      	cmp	r6, #10
 800d1c6:	d1df      	bne.n	800d188 <__swbuf_r+0x2e>
 800d1c8:	4621      	mov	r1, r4
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	f002 fef0 	bl	800ffb0 <_fflush_r>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	d0d9      	beq.n	800d188 <__swbuf_r+0x2e>
 800d1d4:	e7d6      	b.n	800d184 <__swbuf_r+0x2a>
	...

0800d1d8 <__swsetup_r>:
 800d1d8:	b538      	push	{r3, r4, r5, lr}
 800d1da:	4b29      	ldr	r3, [pc, #164]	@ (800d280 <__swsetup_r+0xa8>)
 800d1dc:	4605      	mov	r5, r0
 800d1de:	6818      	ldr	r0, [r3, #0]
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	b118      	cbz	r0, 800d1ec <__swsetup_r+0x14>
 800d1e4:	6a03      	ldr	r3, [r0, #32]
 800d1e6:	b90b      	cbnz	r3, 800d1ec <__swsetup_r+0x14>
 800d1e8:	f7ff feac 	bl	800cf44 <__sinit>
 800d1ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1f0:	0719      	lsls	r1, r3, #28
 800d1f2:	d422      	bmi.n	800d23a <__swsetup_r+0x62>
 800d1f4:	06da      	lsls	r2, r3, #27
 800d1f6:	d407      	bmi.n	800d208 <__swsetup_r+0x30>
 800d1f8:	2209      	movs	r2, #9
 800d1fa:	602a      	str	r2, [r5, #0]
 800d1fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d200:	81a3      	strh	r3, [r4, #12]
 800d202:	f04f 30ff 	mov.w	r0, #4294967295
 800d206:	e033      	b.n	800d270 <__swsetup_r+0x98>
 800d208:	0758      	lsls	r0, r3, #29
 800d20a:	d512      	bpl.n	800d232 <__swsetup_r+0x5a>
 800d20c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d20e:	b141      	cbz	r1, 800d222 <__swsetup_r+0x4a>
 800d210:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d214:	4299      	cmp	r1, r3
 800d216:	d002      	beq.n	800d21e <__swsetup_r+0x46>
 800d218:	4628      	mov	r0, r5
 800d21a:	f000 ff7d 	bl	800e118 <_free_r>
 800d21e:	2300      	movs	r3, #0
 800d220:	6363      	str	r3, [r4, #52]	@ 0x34
 800d222:	89a3      	ldrh	r3, [r4, #12]
 800d224:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d228:	81a3      	strh	r3, [r4, #12]
 800d22a:	2300      	movs	r3, #0
 800d22c:	6063      	str	r3, [r4, #4]
 800d22e:	6923      	ldr	r3, [r4, #16]
 800d230:	6023      	str	r3, [r4, #0]
 800d232:	89a3      	ldrh	r3, [r4, #12]
 800d234:	f043 0308 	orr.w	r3, r3, #8
 800d238:	81a3      	strh	r3, [r4, #12]
 800d23a:	6923      	ldr	r3, [r4, #16]
 800d23c:	b94b      	cbnz	r3, 800d252 <__swsetup_r+0x7a>
 800d23e:	89a3      	ldrh	r3, [r4, #12]
 800d240:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d248:	d003      	beq.n	800d252 <__swsetup_r+0x7a>
 800d24a:	4621      	mov	r1, r4
 800d24c:	4628      	mov	r0, r5
 800d24e:	f002 fefd 	bl	801004c <__smakebuf_r>
 800d252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d256:	f013 0201 	ands.w	r2, r3, #1
 800d25a:	d00a      	beq.n	800d272 <__swsetup_r+0x9a>
 800d25c:	2200      	movs	r2, #0
 800d25e:	60a2      	str	r2, [r4, #8]
 800d260:	6962      	ldr	r2, [r4, #20]
 800d262:	4252      	negs	r2, r2
 800d264:	61a2      	str	r2, [r4, #24]
 800d266:	6922      	ldr	r2, [r4, #16]
 800d268:	b942      	cbnz	r2, 800d27c <__swsetup_r+0xa4>
 800d26a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d26e:	d1c5      	bne.n	800d1fc <__swsetup_r+0x24>
 800d270:	bd38      	pop	{r3, r4, r5, pc}
 800d272:	0799      	lsls	r1, r3, #30
 800d274:	bf58      	it	pl
 800d276:	6962      	ldrpl	r2, [r4, #20]
 800d278:	60a2      	str	r2, [r4, #8]
 800d27a:	e7f4      	b.n	800d266 <__swsetup_r+0x8e>
 800d27c:	2000      	movs	r0, #0
 800d27e:	e7f7      	b.n	800d270 <__swsetup_r+0x98>
 800d280:	20000030 	.word	0x20000030

0800d284 <memset>:
 800d284:	4402      	add	r2, r0
 800d286:	4603      	mov	r3, r0
 800d288:	4293      	cmp	r3, r2
 800d28a:	d100      	bne.n	800d28e <memset+0xa>
 800d28c:	4770      	bx	lr
 800d28e:	f803 1b01 	strb.w	r1, [r3], #1
 800d292:	e7f9      	b.n	800d288 <memset+0x4>

0800d294 <_localeconv_r>:
 800d294:	4800      	ldr	r0, [pc, #0]	@ (800d298 <_localeconv_r+0x4>)
 800d296:	4770      	bx	lr
 800d298:	20000170 	.word	0x20000170

0800d29c <_close_r>:
 800d29c:	b538      	push	{r3, r4, r5, lr}
 800d29e:	4d06      	ldr	r5, [pc, #24]	@ (800d2b8 <_close_r+0x1c>)
 800d2a0:	2300      	movs	r3, #0
 800d2a2:	4604      	mov	r4, r0
 800d2a4:	4608      	mov	r0, r1
 800d2a6:	602b      	str	r3, [r5, #0]
 800d2a8:	f7f8 f8a4 	bl	80053f4 <_close>
 800d2ac:	1c43      	adds	r3, r0, #1
 800d2ae:	d102      	bne.n	800d2b6 <_close_r+0x1a>
 800d2b0:	682b      	ldr	r3, [r5, #0]
 800d2b2:	b103      	cbz	r3, 800d2b6 <_close_r+0x1a>
 800d2b4:	6023      	str	r3, [r4, #0]
 800d2b6:	bd38      	pop	{r3, r4, r5, pc}
 800d2b8:	20009dbc 	.word	0x20009dbc

0800d2bc <_reclaim_reent>:
 800d2bc:	4b2d      	ldr	r3, [pc, #180]	@ (800d374 <_reclaim_reent+0xb8>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	4283      	cmp	r3, r0
 800d2c2:	b570      	push	{r4, r5, r6, lr}
 800d2c4:	4604      	mov	r4, r0
 800d2c6:	d053      	beq.n	800d370 <_reclaim_reent+0xb4>
 800d2c8:	69c3      	ldr	r3, [r0, #28]
 800d2ca:	b31b      	cbz	r3, 800d314 <_reclaim_reent+0x58>
 800d2cc:	68db      	ldr	r3, [r3, #12]
 800d2ce:	b163      	cbz	r3, 800d2ea <_reclaim_reent+0x2e>
 800d2d0:	2500      	movs	r5, #0
 800d2d2:	69e3      	ldr	r3, [r4, #28]
 800d2d4:	68db      	ldr	r3, [r3, #12]
 800d2d6:	5959      	ldr	r1, [r3, r5]
 800d2d8:	b9b1      	cbnz	r1, 800d308 <_reclaim_reent+0x4c>
 800d2da:	3504      	adds	r5, #4
 800d2dc:	2d80      	cmp	r5, #128	@ 0x80
 800d2de:	d1f8      	bne.n	800d2d2 <_reclaim_reent+0x16>
 800d2e0:	69e3      	ldr	r3, [r4, #28]
 800d2e2:	4620      	mov	r0, r4
 800d2e4:	68d9      	ldr	r1, [r3, #12]
 800d2e6:	f000 ff17 	bl	800e118 <_free_r>
 800d2ea:	69e3      	ldr	r3, [r4, #28]
 800d2ec:	6819      	ldr	r1, [r3, #0]
 800d2ee:	b111      	cbz	r1, 800d2f6 <_reclaim_reent+0x3a>
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	f000 ff11 	bl	800e118 <_free_r>
 800d2f6:	69e3      	ldr	r3, [r4, #28]
 800d2f8:	689d      	ldr	r5, [r3, #8]
 800d2fa:	b15d      	cbz	r5, 800d314 <_reclaim_reent+0x58>
 800d2fc:	4629      	mov	r1, r5
 800d2fe:	4620      	mov	r0, r4
 800d300:	682d      	ldr	r5, [r5, #0]
 800d302:	f000 ff09 	bl	800e118 <_free_r>
 800d306:	e7f8      	b.n	800d2fa <_reclaim_reent+0x3e>
 800d308:	680e      	ldr	r6, [r1, #0]
 800d30a:	4620      	mov	r0, r4
 800d30c:	f000 ff04 	bl	800e118 <_free_r>
 800d310:	4631      	mov	r1, r6
 800d312:	e7e1      	b.n	800d2d8 <_reclaim_reent+0x1c>
 800d314:	6961      	ldr	r1, [r4, #20]
 800d316:	b111      	cbz	r1, 800d31e <_reclaim_reent+0x62>
 800d318:	4620      	mov	r0, r4
 800d31a:	f000 fefd 	bl	800e118 <_free_r>
 800d31e:	69e1      	ldr	r1, [r4, #28]
 800d320:	b111      	cbz	r1, 800d328 <_reclaim_reent+0x6c>
 800d322:	4620      	mov	r0, r4
 800d324:	f000 fef8 	bl	800e118 <_free_r>
 800d328:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d32a:	b111      	cbz	r1, 800d332 <_reclaim_reent+0x76>
 800d32c:	4620      	mov	r0, r4
 800d32e:	f000 fef3 	bl	800e118 <_free_r>
 800d332:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d334:	b111      	cbz	r1, 800d33c <_reclaim_reent+0x80>
 800d336:	4620      	mov	r0, r4
 800d338:	f000 feee 	bl	800e118 <_free_r>
 800d33c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d33e:	b111      	cbz	r1, 800d346 <_reclaim_reent+0x8a>
 800d340:	4620      	mov	r0, r4
 800d342:	f000 fee9 	bl	800e118 <_free_r>
 800d346:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d348:	b111      	cbz	r1, 800d350 <_reclaim_reent+0x94>
 800d34a:	4620      	mov	r0, r4
 800d34c:	f000 fee4 	bl	800e118 <_free_r>
 800d350:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d352:	b111      	cbz	r1, 800d35a <_reclaim_reent+0x9e>
 800d354:	4620      	mov	r0, r4
 800d356:	f000 fedf 	bl	800e118 <_free_r>
 800d35a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d35c:	b111      	cbz	r1, 800d364 <_reclaim_reent+0xa8>
 800d35e:	4620      	mov	r0, r4
 800d360:	f000 feda 	bl	800e118 <_free_r>
 800d364:	6a23      	ldr	r3, [r4, #32]
 800d366:	b11b      	cbz	r3, 800d370 <_reclaim_reent+0xb4>
 800d368:	4620      	mov	r0, r4
 800d36a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d36e:	4718      	bx	r3
 800d370:	bd70      	pop	{r4, r5, r6, pc}
 800d372:	bf00      	nop
 800d374:	20000030 	.word	0x20000030

0800d378 <_lseek_r>:
 800d378:	b538      	push	{r3, r4, r5, lr}
 800d37a:	4d07      	ldr	r5, [pc, #28]	@ (800d398 <_lseek_r+0x20>)
 800d37c:	4604      	mov	r4, r0
 800d37e:	4608      	mov	r0, r1
 800d380:	4611      	mov	r1, r2
 800d382:	2200      	movs	r2, #0
 800d384:	602a      	str	r2, [r5, #0]
 800d386:	461a      	mov	r2, r3
 800d388:	f7f8 f85b 	bl	8005442 <_lseek>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_lseek_r+0x1e>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_lseek_r+0x1e>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	20009dbc 	.word	0x20009dbc

0800d39c <_read_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d07      	ldr	r5, [pc, #28]	@ (800d3bc <_read_r+0x20>)
 800d3a0:	4604      	mov	r4, r0
 800d3a2:	4608      	mov	r0, r1
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	602a      	str	r2, [r5, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	f7f8 f805 	bl	80053ba <_read>
 800d3b0:	1c43      	adds	r3, r0, #1
 800d3b2:	d102      	bne.n	800d3ba <_read_r+0x1e>
 800d3b4:	682b      	ldr	r3, [r5, #0]
 800d3b6:	b103      	cbz	r3, 800d3ba <_read_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd38      	pop	{r3, r4, r5, pc}
 800d3bc:	20009dbc 	.word	0x20009dbc

0800d3c0 <_write_r>:
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 800d3c2:	4d07      	ldr	r5, [pc, #28]	@ (800d3e0 <_write_r+0x20>)
 800d3c4:	4604      	mov	r4, r0
 800d3c6:	4608      	mov	r0, r1
 800d3c8:	4611      	mov	r1, r2
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	602a      	str	r2, [r5, #0]
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	f7f6 fbf0 	bl	8003bb4 <_write>
 800d3d4:	1c43      	adds	r3, r0, #1
 800d3d6:	d102      	bne.n	800d3de <_write_r+0x1e>
 800d3d8:	682b      	ldr	r3, [r5, #0]
 800d3da:	b103      	cbz	r3, 800d3de <_write_r+0x1e>
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	20009dbc 	.word	0x20009dbc

0800d3e4 <__errno>:
 800d3e4:	4b01      	ldr	r3, [pc, #4]	@ (800d3ec <__errno+0x8>)
 800d3e6:	6818      	ldr	r0, [r3, #0]
 800d3e8:	4770      	bx	lr
 800d3ea:	bf00      	nop
 800d3ec:	20000030 	.word	0x20000030

0800d3f0 <__libc_init_array>:
 800d3f0:	b570      	push	{r4, r5, r6, lr}
 800d3f2:	4d0d      	ldr	r5, [pc, #52]	@ (800d428 <__libc_init_array+0x38>)
 800d3f4:	4c0d      	ldr	r4, [pc, #52]	@ (800d42c <__libc_init_array+0x3c>)
 800d3f6:	1b64      	subs	r4, r4, r5
 800d3f8:	10a4      	asrs	r4, r4, #2
 800d3fa:	2600      	movs	r6, #0
 800d3fc:	42a6      	cmp	r6, r4
 800d3fe:	d109      	bne.n	800d414 <__libc_init_array+0x24>
 800d400:	4d0b      	ldr	r5, [pc, #44]	@ (800d430 <__libc_init_array+0x40>)
 800d402:	4c0c      	ldr	r4, [pc, #48]	@ (800d434 <__libc_init_array+0x44>)
 800d404:	f003 fae2 	bl	80109cc <_init>
 800d408:	1b64      	subs	r4, r4, r5
 800d40a:	10a4      	asrs	r4, r4, #2
 800d40c:	2600      	movs	r6, #0
 800d40e:	42a6      	cmp	r6, r4
 800d410:	d105      	bne.n	800d41e <__libc_init_array+0x2e>
 800d412:	bd70      	pop	{r4, r5, r6, pc}
 800d414:	f855 3b04 	ldr.w	r3, [r5], #4
 800d418:	4798      	blx	r3
 800d41a:	3601      	adds	r6, #1
 800d41c:	e7ee      	b.n	800d3fc <__libc_init_array+0xc>
 800d41e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d422:	4798      	blx	r3
 800d424:	3601      	adds	r6, #1
 800d426:	e7f2      	b.n	800d40e <__libc_init_array+0x1e>
 800d428:	08011a5c 	.word	0x08011a5c
 800d42c:	08011a5c 	.word	0x08011a5c
 800d430:	08011a5c 	.word	0x08011a5c
 800d434:	08011a60 	.word	0x08011a60

0800d438 <__retarget_lock_init_recursive>:
 800d438:	4770      	bx	lr

0800d43a <__retarget_lock_acquire_recursive>:
 800d43a:	4770      	bx	lr

0800d43c <__retarget_lock_release_recursive>:
 800d43c:	4770      	bx	lr

0800d43e <memcpy>:
 800d43e:	440a      	add	r2, r1
 800d440:	4291      	cmp	r1, r2
 800d442:	f100 33ff 	add.w	r3, r0, #4294967295
 800d446:	d100      	bne.n	800d44a <memcpy+0xc>
 800d448:	4770      	bx	lr
 800d44a:	b510      	push	{r4, lr}
 800d44c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d450:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d454:	4291      	cmp	r1, r2
 800d456:	d1f9      	bne.n	800d44c <memcpy+0xe>
 800d458:	bd10      	pop	{r4, pc}
	...

0800d45c <nanf>:
 800d45c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800d464 <nanf+0x8>
 800d460:	4770      	bx	lr
 800d462:	bf00      	nop
 800d464:	7fc00000 	.word	0x7fc00000

0800d468 <quorem>:
 800d468:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d46c:	6903      	ldr	r3, [r0, #16]
 800d46e:	690c      	ldr	r4, [r1, #16]
 800d470:	42a3      	cmp	r3, r4
 800d472:	4607      	mov	r7, r0
 800d474:	db7e      	blt.n	800d574 <quorem+0x10c>
 800d476:	3c01      	subs	r4, #1
 800d478:	f101 0814 	add.w	r8, r1, #20
 800d47c:	00a3      	lsls	r3, r4, #2
 800d47e:	f100 0514 	add.w	r5, r0, #20
 800d482:	9300      	str	r3, [sp, #0]
 800d484:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d488:	9301      	str	r3, [sp, #4]
 800d48a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d48e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d492:	3301      	adds	r3, #1
 800d494:	429a      	cmp	r2, r3
 800d496:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d49a:	fbb2 f6f3 	udiv	r6, r2, r3
 800d49e:	d32e      	bcc.n	800d4fe <quorem+0x96>
 800d4a0:	f04f 0a00 	mov.w	sl, #0
 800d4a4:	46c4      	mov	ip, r8
 800d4a6:	46ae      	mov	lr, r5
 800d4a8:	46d3      	mov	fp, sl
 800d4aa:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d4ae:	b298      	uxth	r0, r3
 800d4b0:	fb06 a000 	mla	r0, r6, r0, sl
 800d4b4:	0c02      	lsrs	r2, r0, #16
 800d4b6:	0c1b      	lsrs	r3, r3, #16
 800d4b8:	fb06 2303 	mla	r3, r6, r3, r2
 800d4bc:	f8de 2000 	ldr.w	r2, [lr]
 800d4c0:	b280      	uxth	r0, r0
 800d4c2:	b292      	uxth	r2, r2
 800d4c4:	1a12      	subs	r2, r2, r0
 800d4c6:	445a      	add	r2, fp
 800d4c8:	f8de 0000 	ldr.w	r0, [lr]
 800d4cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d4d0:	b29b      	uxth	r3, r3
 800d4d2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d4d6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d4da:	b292      	uxth	r2, r2
 800d4dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d4e0:	45e1      	cmp	r9, ip
 800d4e2:	f84e 2b04 	str.w	r2, [lr], #4
 800d4e6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d4ea:	d2de      	bcs.n	800d4aa <quorem+0x42>
 800d4ec:	9b00      	ldr	r3, [sp, #0]
 800d4ee:	58eb      	ldr	r3, [r5, r3]
 800d4f0:	b92b      	cbnz	r3, 800d4fe <quorem+0x96>
 800d4f2:	9b01      	ldr	r3, [sp, #4]
 800d4f4:	3b04      	subs	r3, #4
 800d4f6:	429d      	cmp	r5, r3
 800d4f8:	461a      	mov	r2, r3
 800d4fa:	d32f      	bcc.n	800d55c <quorem+0xf4>
 800d4fc:	613c      	str	r4, [r7, #16]
 800d4fe:	4638      	mov	r0, r7
 800d500:	f001 f9c6 	bl	800e890 <__mcmp>
 800d504:	2800      	cmp	r0, #0
 800d506:	db25      	blt.n	800d554 <quorem+0xec>
 800d508:	4629      	mov	r1, r5
 800d50a:	2000      	movs	r0, #0
 800d50c:	f858 2b04 	ldr.w	r2, [r8], #4
 800d510:	f8d1 c000 	ldr.w	ip, [r1]
 800d514:	fa1f fe82 	uxth.w	lr, r2
 800d518:	fa1f f38c 	uxth.w	r3, ip
 800d51c:	eba3 030e 	sub.w	r3, r3, lr
 800d520:	4403      	add	r3, r0
 800d522:	0c12      	lsrs	r2, r2, #16
 800d524:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d528:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d52c:	b29b      	uxth	r3, r3
 800d52e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d532:	45c1      	cmp	r9, r8
 800d534:	f841 3b04 	str.w	r3, [r1], #4
 800d538:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d53c:	d2e6      	bcs.n	800d50c <quorem+0xa4>
 800d53e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d542:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d546:	b922      	cbnz	r2, 800d552 <quorem+0xea>
 800d548:	3b04      	subs	r3, #4
 800d54a:	429d      	cmp	r5, r3
 800d54c:	461a      	mov	r2, r3
 800d54e:	d30b      	bcc.n	800d568 <quorem+0x100>
 800d550:	613c      	str	r4, [r7, #16]
 800d552:	3601      	adds	r6, #1
 800d554:	4630      	mov	r0, r6
 800d556:	b003      	add	sp, #12
 800d558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d55c:	6812      	ldr	r2, [r2, #0]
 800d55e:	3b04      	subs	r3, #4
 800d560:	2a00      	cmp	r2, #0
 800d562:	d1cb      	bne.n	800d4fc <quorem+0x94>
 800d564:	3c01      	subs	r4, #1
 800d566:	e7c6      	b.n	800d4f6 <quorem+0x8e>
 800d568:	6812      	ldr	r2, [r2, #0]
 800d56a:	3b04      	subs	r3, #4
 800d56c:	2a00      	cmp	r2, #0
 800d56e:	d1ef      	bne.n	800d550 <quorem+0xe8>
 800d570:	3c01      	subs	r4, #1
 800d572:	e7ea      	b.n	800d54a <quorem+0xe2>
 800d574:	2000      	movs	r0, #0
 800d576:	e7ee      	b.n	800d556 <quorem+0xee>

0800d578 <_dtoa_r>:
 800d578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d57c:	69c7      	ldr	r7, [r0, #28]
 800d57e:	b097      	sub	sp, #92	@ 0x5c
 800d580:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d584:	ec55 4b10 	vmov	r4, r5, d0
 800d588:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d58a:	9107      	str	r1, [sp, #28]
 800d58c:	4681      	mov	r9, r0
 800d58e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d590:	9311      	str	r3, [sp, #68]	@ 0x44
 800d592:	b97f      	cbnz	r7, 800d5b4 <_dtoa_r+0x3c>
 800d594:	2010      	movs	r0, #16
 800d596:	f000 fe09 	bl	800e1ac <malloc>
 800d59a:	4602      	mov	r2, r0
 800d59c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d5a0:	b920      	cbnz	r0, 800d5ac <_dtoa_r+0x34>
 800d5a2:	4ba9      	ldr	r3, [pc, #676]	@ (800d848 <_dtoa_r+0x2d0>)
 800d5a4:	21ef      	movs	r1, #239	@ 0xef
 800d5a6:	48a9      	ldr	r0, [pc, #676]	@ (800d84c <_dtoa_r+0x2d4>)
 800d5a8:	f002 fdf2 	bl	8010190 <__assert_func>
 800d5ac:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d5b0:	6007      	str	r7, [r0, #0]
 800d5b2:	60c7      	str	r7, [r0, #12]
 800d5b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d5b8:	6819      	ldr	r1, [r3, #0]
 800d5ba:	b159      	cbz	r1, 800d5d4 <_dtoa_r+0x5c>
 800d5bc:	685a      	ldr	r2, [r3, #4]
 800d5be:	604a      	str	r2, [r1, #4]
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	4093      	lsls	r3, r2
 800d5c4:	608b      	str	r3, [r1, #8]
 800d5c6:	4648      	mov	r0, r9
 800d5c8:	f000 fee6 	bl	800e398 <_Bfree>
 800d5cc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	601a      	str	r2, [r3, #0]
 800d5d4:	1e2b      	subs	r3, r5, #0
 800d5d6:	bfb9      	ittee	lt
 800d5d8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d5dc:	9305      	strlt	r3, [sp, #20]
 800d5de:	2300      	movge	r3, #0
 800d5e0:	6033      	strge	r3, [r6, #0]
 800d5e2:	9f05      	ldr	r7, [sp, #20]
 800d5e4:	4b9a      	ldr	r3, [pc, #616]	@ (800d850 <_dtoa_r+0x2d8>)
 800d5e6:	bfbc      	itt	lt
 800d5e8:	2201      	movlt	r2, #1
 800d5ea:	6032      	strlt	r2, [r6, #0]
 800d5ec:	43bb      	bics	r3, r7
 800d5ee:	d112      	bne.n	800d616 <_dtoa_r+0x9e>
 800d5f0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d5f2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d5f6:	6013      	str	r3, [r2, #0]
 800d5f8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d5fc:	4323      	orrs	r3, r4
 800d5fe:	f000 855a 	beq.w	800e0b6 <_dtoa_r+0xb3e>
 800d602:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d604:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d864 <_dtoa_r+0x2ec>
 800d608:	2b00      	cmp	r3, #0
 800d60a:	f000 855c 	beq.w	800e0c6 <_dtoa_r+0xb4e>
 800d60e:	f10a 0303 	add.w	r3, sl, #3
 800d612:	f000 bd56 	b.w	800e0c2 <_dtoa_r+0xb4a>
 800d616:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d61a:	2200      	movs	r2, #0
 800d61c:	ec51 0b17 	vmov	r0, r1, d7
 800d620:	2300      	movs	r3, #0
 800d622:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d626:	f7f3 fa6f 	bl	8000b08 <__aeabi_dcmpeq>
 800d62a:	4680      	mov	r8, r0
 800d62c:	b158      	cbz	r0, 800d646 <_dtoa_r+0xce>
 800d62e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d630:	2301      	movs	r3, #1
 800d632:	6013      	str	r3, [r2, #0]
 800d634:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d636:	b113      	cbz	r3, 800d63e <_dtoa_r+0xc6>
 800d638:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d63a:	4b86      	ldr	r3, [pc, #536]	@ (800d854 <_dtoa_r+0x2dc>)
 800d63c:	6013      	str	r3, [r2, #0]
 800d63e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d868 <_dtoa_r+0x2f0>
 800d642:	f000 bd40 	b.w	800e0c6 <_dtoa_r+0xb4e>
 800d646:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d64a:	aa14      	add	r2, sp, #80	@ 0x50
 800d64c:	a915      	add	r1, sp, #84	@ 0x54
 800d64e:	4648      	mov	r0, r9
 800d650:	f001 fa3e 	bl	800ead0 <__d2b>
 800d654:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d658:	9002      	str	r0, [sp, #8]
 800d65a:	2e00      	cmp	r6, #0
 800d65c:	d078      	beq.n	800d750 <_dtoa_r+0x1d8>
 800d65e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d660:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d664:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d668:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d66c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d670:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d674:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d678:	4619      	mov	r1, r3
 800d67a:	2200      	movs	r2, #0
 800d67c:	4b76      	ldr	r3, [pc, #472]	@ (800d858 <_dtoa_r+0x2e0>)
 800d67e:	f7f2 fe23 	bl	80002c8 <__aeabi_dsub>
 800d682:	a36b      	add	r3, pc, #428	@ (adr r3, 800d830 <_dtoa_r+0x2b8>)
 800d684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d688:	f7f2 ffd6 	bl	8000638 <__aeabi_dmul>
 800d68c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d838 <_dtoa_r+0x2c0>)
 800d68e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d692:	f7f2 fe1b 	bl	80002cc <__adddf3>
 800d696:	4604      	mov	r4, r0
 800d698:	4630      	mov	r0, r6
 800d69a:	460d      	mov	r5, r1
 800d69c:	f7f2 ff62 	bl	8000564 <__aeabi_i2d>
 800d6a0:	a367      	add	r3, pc, #412	@ (adr r3, 800d840 <_dtoa_r+0x2c8>)
 800d6a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6a6:	f7f2 ffc7 	bl	8000638 <__aeabi_dmul>
 800d6aa:	4602      	mov	r2, r0
 800d6ac:	460b      	mov	r3, r1
 800d6ae:	4620      	mov	r0, r4
 800d6b0:	4629      	mov	r1, r5
 800d6b2:	f7f2 fe0b 	bl	80002cc <__adddf3>
 800d6b6:	4604      	mov	r4, r0
 800d6b8:	460d      	mov	r5, r1
 800d6ba:	f7f3 fa6d 	bl	8000b98 <__aeabi_d2iz>
 800d6be:	2200      	movs	r2, #0
 800d6c0:	4607      	mov	r7, r0
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	4620      	mov	r0, r4
 800d6c6:	4629      	mov	r1, r5
 800d6c8:	f7f3 fa28 	bl	8000b1c <__aeabi_dcmplt>
 800d6cc:	b140      	cbz	r0, 800d6e0 <_dtoa_r+0x168>
 800d6ce:	4638      	mov	r0, r7
 800d6d0:	f7f2 ff48 	bl	8000564 <__aeabi_i2d>
 800d6d4:	4622      	mov	r2, r4
 800d6d6:	462b      	mov	r3, r5
 800d6d8:	f7f3 fa16 	bl	8000b08 <__aeabi_dcmpeq>
 800d6dc:	b900      	cbnz	r0, 800d6e0 <_dtoa_r+0x168>
 800d6de:	3f01      	subs	r7, #1
 800d6e0:	2f16      	cmp	r7, #22
 800d6e2:	d852      	bhi.n	800d78a <_dtoa_r+0x212>
 800d6e4:	4b5d      	ldr	r3, [pc, #372]	@ (800d85c <_dtoa_r+0x2e4>)
 800d6e6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d6ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d6f2:	f7f3 fa13 	bl	8000b1c <__aeabi_dcmplt>
 800d6f6:	2800      	cmp	r0, #0
 800d6f8:	d049      	beq.n	800d78e <_dtoa_r+0x216>
 800d6fa:	3f01      	subs	r7, #1
 800d6fc:	2300      	movs	r3, #0
 800d6fe:	9310      	str	r3, [sp, #64]	@ 0x40
 800d700:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d702:	1b9b      	subs	r3, r3, r6
 800d704:	1e5a      	subs	r2, r3, #1
 800d706:	bf45      	ittet	mi
 800d708:	f1c3 0301 	rsbmi	r3, r3, #1
 800d70c:	9300      	strmi	r3, [sp, #0]
 800d70e:	2300      	movpl	r3, #0
 800d710:	2300      	movmi	r3, #0
 800d712:	9206      	str	r2, [sp, #24]
 800d714:	bf54      	ite	pl
 800d716:	9300      	strpl	r3, [sp, #0]
 800d718:	9306      	strmi	r3, [sp, #24]
 800d71a:	2f00      	cmp	r7, #0
 800d71c:	db39      	blt.n	800d792 <_dtoa_r+0x21a>
 800d71e:	9b06      	ldr	r3, [sp, #24]
 800d720:	970d      	str	r7, [sp, #52]	@ 0x34
 800d722:	443b      	add	r3, r7
 800d724:	9306      	str	r3, [sp, #24]
 800d726:	2300      	movs	r3, #0
 800d728:	9308      	str	r3, [sp, #32]
 800d72a:	9b07      	ldr	r3, [sp, #28]
 800d72c:	2b09      	cmp	r3, #9
 800d72e:	d863      	bhi.n	800d7f8 <_dtoa_r+0x280>
 800d730:	2b05      	cmp	r3, #5
 800d732:	bfc4      	itt	gt
 800d734:	3b04      	subgt	r3, #4
 800d736:	9307      	strgt	r3, [sp, #28]
 800d738:	9b07      	ldr	r3, [sp, #28]
 800d73a:	f1a3 0302 	sub.w	r3, r3, #2
 800d73e:	bfcc      	ite	gt
 800d740:	2400      	movgt	r4, #0
 800d742:	2401      	movle	r4, #1
 800d744:	2b03      	cmp	r3, #3
 800d746:	d863      	bhi.n	800d810 <_dtoa_r+0x298>
 800d748:	e8df f003 	tbb	[pc, r3]
 800d74c:	2b375452 	.word	0x2b375452
 800d750:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d754:	441e      	add	r6, r3
 800d756:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d75a:	2b20      	cmp	r3, #32
 800d75c:	bfc1      	itttt	gt
 800d75e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d762:	409f      	lslgt	r7, r3
 800d764:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d768:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d76c:	bfd6      	itet	le
 800d76e:	f1c3 0320 	rsble	r3, r3, #32
 800d772:	ea47 0003 	orrgt.w	r0, r7, r3
 800d776:	fa04 f003 	lslle.w	r0, r4, r3
 800d77a:	f7f2 fee3 	bl	8000544 <__aeabi_ui2d>
 800d77e:	2201      	movs	r2, #1
 800d780:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d784:	3e01      	subs	r6, #1
 800d786:	9212      	str	r2, [sp, #72]	@ 0x48
 800d788:	e776      	b.n	800d678 <_dtoa_r+0x100>
 800d78a:	2301      	movs	r3, #1
 800d78c:	e7b7      	b.n	800d6fe <_dtoa_r+0x186>
 800d78e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d790:	e7b6      	b.n	800d700 <_dtoa_r+0x188>
 800d792:	9b00      	ldr	r3, [sp, #0]
 800d794:	1bdb      	subs	r3, r3, r7
 800d796:	9300      	str	r3, [sp, #0]
 800d798:	427b      	negs	r3, r7
 800d79a:	9308      	str	r3, [sp, #32]
 800d79c:	2300      	movs	r3, #0
 800d79e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d7a0:	e7c3      	b.n	800d72a <_dtoa_r+0x1b2>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7a6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7a8:	eb07 0b03 	add.w	fp, r7, r3
 800d7ac:	f10b 0301 	add.w	r3, fp, #1
 800d7b0:	2b01      	cmp	r3, #1
 800d7b2:	9303      	str	r3, [sp, #12]
 800d7b4:	bfb8      	it	lt
 800d7b6:	2301      	movlt	r3, #1
 800d7b8:	e006      	b.n	800d7c8 <_dtoa_r+0x250>
 800d7ba:	2301      	movs	r3, #1
 800d7bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	dd28      	ble.n	800d816 <_dtoa_r+0x29e>
 800d7c4:	469b      	mov	fp, r3
 800d7c6:	9303      	str	r3, [sp, #12]
 800d7c8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d7cc:	2100      	movs	r1, #0
 800d7ce:	2204      	movs	r2, #4
 800d7d0:	f102 0514 	add.w	r5, r2, #20
 800d7d4:	429d      	cmp	r5, r3
 800d7d6:	d926      	bls.n	800d826 <_dtoa_r+0x2ae>
 800d7d8:	6041      	str	r1, [r0, #4]
 800d7da:	4648      	mov	r0, r9
 800d7dc:	f000 fd9c 	bl	800e318 <_Balloc>
 800d7e0:	4682      	mov	sl, r0
 800d7e2:	2800      	cmp	r0, #0
 800d7e4:	d142      	bne.n	800d86c <_dtoa_r+0x2f4>
 800d7e6:	4b1e      	ldr	r3, [pc, #120]	@ (800d860 <_dtoa_r+0x2e8>)
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	f240 11af 	movw	r1, #431	@ 0x1af
 800d7ee:	e6da      	b.n	800d5a6 <_dtoa_r+0x2e>
 800d7f0:	2300      	movs	r3, #0
 800d7f2:	e7e3      	b.n	800d7bc <_dtoa_r+0x244>
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	e7d5      	b.n	800d7a4 <_dtoa_r+0x22c>
 800d7f8:	2401      	movs	r4, #1
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	9307      	str	r3, [sp, #28]
 800d7fe:	9409      	str	r4, [sp, #36]	@ 0x24
 800d800:	f04f 3bff 	mov.w	fp, #4294967295
 800d804:	2200      	movs	r2, #0
 800d806:	f8cd b00c 	str.w	fp, [sp, #12]
 800d80a:	2312      	movs	r3, #18
 800d80c:	920c      	str	r2, [sp, #48]	@ 0x30
 800d80e:	e7db      	b.n	800d7c8 <_dtoa_r+0x250>
 800d810:	2301      	movs	r3, #1
 800d812:	9309      	str	r3, [sp, #36]	@ 0x24
 800d814:	e7f4      	b.n	800d800 <_dtoa_r+0x288>
 800d816:	f04f 0b01 	mov.w	fp, #1
 800d81a:	f8cd b00c 	str.w	fp, [sp, #12]
 800d81e:	465b      	mov	r3, fp
 800d820:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d824:	e7d0      	b.n	800d7c8 <_dtoa_r+0x250>
 800d826:	3101      	adds	r1, #1
 800d828:	0052      	lsls	r2, r2, #1
 800d82a:	e7d1      	b.n	800d7d0 <_dtoa_r+0x258>
 800d82c:	f3af 8000 	nop.w
 800d830:	636f4361 	.word	0x636f4361
 800d834:	3fd287a7 	.word	0x3fd287a7
 800d838:	8b60c8b3 	.word	0x8b60c8b3
 800d83c:	3fc68a28 	.word	0x3fc68a28
 800d840:	509f79fb 	.word	0x509f79fb
 800d844:	3fd34413 	.word	0x3fd34413
 800d848:	08011672 	.word	0x08011672
 800d84c:	08011689 	.word	0x08011689
 800d850:	7ff00000 	.word	0x7ff00000
 800d854:	0801163d 	.word	0x0801163d
 800d858:	3ff80000 	.word	0x3ff80000
 800d85c:	08011838 	.word	0x08011838
 800d860:	080116e1 	.word	0x080116e1
 800d864:	0801166e 	.word	0x0801166e
 800d868:	0801163c 	.word	0x0801163c
 800d86c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d870:	6018      	str	r0, [r3, #0]
 800d872:	9b03      	ldr	r3, [sp, #12]
 800d874:	2b0e      	cmp	r3, #14
 800d876:	f200 80a1 	bhi.w	800d9bc <_dtoa_r+0x444>
 800d87a:	2c00      	cmp	r4, #0
 800d87c:	f000 809e 	beq.w	800d9bc <_dtoa_r+0x444>
 800d880:	2f00      	cmp	r7, #0
 800d882:	dd33      	ble.n	800d8ec <_dtoa_r+0x374>
 800d884:	4b9c      	ldr	r3, [pc, #624]	@ (800daf8 <_dtoa_r+0x580>)
 800d886:	f007 020f 	and.w	r2, r7, #15
 800d88a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d88e:	ed93 7b00 	vldr	d7, [r3]
 800d892:	05f8      	lsls	r0, r7, #23
 800d894:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d898:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d89c:	d516      	bpl.n	800d8cc <_dtoa_r+0x354>
 800d89e:	4b97      	ldr	r3, [pc, #604]	@ (800dafc <_dtoa_r+0x584>)
 800d8a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d8a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d8a8:	f7f2 fff0 	bl	800088c <__aeabi_ddiv>
 800d8ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8b0:	f004 040f 	and.w	r4, r4, #15
 800d8b4:	2603      	movs	r6, #3
 800d8b6:	4d91      	ldr	r5, [pc, #580]	@ (800dafc <_dtoa_r+0x584>)
 800d8b8:	b954      	cbnz	r4, 800d8d0 <_dtoa_r+0x358>
 800d8ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d8be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d8c2:	f7f2 ffe3 	bl	800088c <__aeabi_ddiv>
 800d8c6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8ca:	e028      	b.n	800d91e <_dtoa_r+0x3a6>
 800d8cc:	2602      	movs	r6, #2
 800d8ce:	e7f2      	b.n	800d8b6 <_dtoa_r+0x33e>
 800d8d0:	07e1      	lsls	r1, r4, #31
 800d8d2:	d508      	bpl.n	800d8e6 <_dtoa_r+0x36e>
 800d8d4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d8d8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d8dc:	f7f2 feac 	bl	8000638 <__aeabi_dmul>
 800d8e0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d8e4:	3601      	adds	r6, #1
 800d8e6:	1064      	asrs	r4, r4, #1
 800d8e8:	3508      	adds	r5, #8
 800d8ea:	e7e5      	b.n	800d8b8 <_dtoa_r+0x340>
 800d8ec:	f000 80af 	beq.w	800da4e <_dtoa_r+0x4d6>
 800d8f0:	427c      	negs	r4, r7
 800d8f2:	4b81      	ldr	r3, [pc, #516]	@ (800daf8 <_dtoa_r+0x580>)
 800d8f4:	4d81      	ldr	r5, [pc, #516]	@ (800dafc <_dtoa_r+0x584>)
 800d8f6:	f004 020f 	and.w	r2, r4, #15
 800d8fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d8fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d902:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d906:	f7f2 fe97 	bl	8000638 <__aeabi_dmul>
 800d90a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d90e:	1124      	asrs	r4, r4, #4
 800d910:	2300      	movs	r3, #0
 800d912:	2602      	movs	r6, #2
 800d914:	2c00      	cmp	r4, #0
 800d916:	f040 808f 	bne.w	800da38 <_dtoa_r+0x4c0>
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d1d3      	bne.n	800d8c6 <_dtoa_r+0x34e>
 800d91e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d920:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d924:	2b00      	cmp	r3, #0
 800d926:	f000 8094 	beq.w	800da52 <_dtoa_r+0x4da>
 800d92a:	4b75      	ldr	r3, [pc, #468]	@ (800db00 <_dtoa_r+0x588>)
 800d92c:	2200      	movs	r2, #0
 800d92e:	4620      	mov	r0, r4
 800d930:	4629      	mov	r1, r5
 800d932:	f7f3 f8f3 	bl	8000b1c <__aeabi_dcmplt>
 800d936:	2800      	cmp	r0, #0
 800d938:	f000 808b 	beq.w	800da52 <_dtoa_r+0x4da>
 800d93c:	9b03      	ldr	r3, [sp, #12]
 800d93e:	2b00      	cmp	r3, #0
 800d940:	f000 8087 	beq.w	800da52 <_dtoa_r+0x4da>
 800d944:	f1bb 0f00 	cmp.w	fp, #0
 800d948:	dd34      	ble.n	800d9b4 <_dtoa_r+0x43c>
 800d94a:	4620      	mov	r0, r4
 800d94c:	4b6d      	ldr	r3, [pc, #436]	@ (800db04 <_dtoa_r+0x58c>)
 800d94e:	2200      	movs	r2, #0
 800d950:	4629      	mov	r1, r5
 800d952:	f7f2 fe71 	bl	8000638 <__aeabi_dmul>
 800d956:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d95a:	f107 38ff 	add.w	r8, r7, #4294967295
 800d95e:	3601      	adds	r6, #1
 800d960:	465c      	mov	r4, fp
 800d962:	4630      	mov	r0, r6
 800d964:	f7f2 fdfe 	bl	8000564 <__aeabi_i2d>
 800d968:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d96c:	f7f2 fe64 	bl	8000638 <__aeabi_dmul>
 800d970:	4b65      	ldr	r3, [pc, #404]	@ (800db08 <_dtoa_r+0x590>)
 800d972:	2200      	movs	r2, #0
 800d974:	f7f2 fcaa 	bl	80002cc <__adddf3>
 800d978:	4605      	mov	r5, r0
 800d97a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d97e:	2c00      	cmp	r4, #0
 800d980:	d16a      	bne.n	800da58 <_dtoa_r+0x4e0>
 800d982:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d986:	4b61      	ldr	r3, [pc, #388]	@ (800db0c <_dtoa_r+0x594>)
 800d988:	2200      	movs	r2, #0
 800d98a:	f7f2 fc9d 	bl	80002c8 <__aeabi_dsub>
 800d98e:	4602      	mov	r2, r0
 800d990:	460b      	mov	r3, r1
 800d992:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d996:	462a      	mov	r2, r5
 800d998:	4633      	mov	r3, r6
 800d99a:	f7f3 f8dd 	bl	8000b58 <__aeabi_dcmpgt>
 800d99e:	2800      	cmp	r0, #0
 800d9a0:	f040 8298 	bne.w	800ded4 <_dtoa_r+0x95c>
 800d9a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d9a8:	462a      	mov	r2, r5
 800d9aa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d9ae:	f7f3 f8b5 	bl	8000b1c <__aeabi_dcmplt>
 800d9b2:	bb38      	cbnz	r0, 800da04 <_dtoa_r+0x48c>
 800d9b4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d9b8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d9bc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	f2c0 8157 	blt.w	800dc72 <_dtoa_r+0x6fa>
 800d9c4:	2f0e      	cmp	r7, #14
 800d9c6:	f300 8154 	bgt.w	800dc72 <_dtoa_r+0x6fa>
 800d9ca:	4b4b      	ldr	r3, [pc, #300]	@ (800daf8 <_dtoa_r+0x580>)
 800d9cc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d9d0:	ed93 7b00 	vldr	d7, [r3]
 800d9d4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	ed8d 7b00 	vstr	d7, [sp]
 800d9dc:	f280 80e5 	bge.w	800dbaa <_dtoa_r+0x632>
 800d9e0:	9b03      	ldr	r3, [sp, #12]
 800d9e2:	2b00      	cmp	r3, #0
 800d9e4:	f300 80e1 	bgt.w	800dbaa <_dtoa_r+0x632>
 800d9e8:	d10c      	bne.n	800da04 <_dtoa_r+0x48c>
 800d9ea:	4b48      	ldr	r3, [pc, #288]	@ (800db0c <_dtoa_r+0x594>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	ec51 0b17 	vmov	r0, r1, d7
 800d9f2:	f7f2 fe21 	bl	8000638 <__aeabi_dmul>
 800d9f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d9fa:	f7f3 f8a3 	bl	8000b44 <__aeabi_dcmpge>
 800d9fe:	2800      	cmp	r0, #0
 800da00:	f000 8266 	beq.w	800ded0 <_dtoa_r+0x958>
 800da04:	2400      	movs	r4, #0
 800da06:	4625      	mov	r5, r4
 800da08:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800da0a:	4656      	mov	r6, sl
 800da0c:	ea6f 0803 	mvn.w	r8, r3
 800da10:	2700      	movs	r7, #0
 800da12:	4621      	mov	r1, r4
 800da14:	4648      	mov	r0, r9
 800da16:	f000 fcbf 	bl	800e398 <_Bfree>
 800da1a:	2d00      	cmp	r5, #0
 800da1c:	f000 80bd 	beq.w	800db9a <_dtoa_r+0x622>
 800da20:	b12f      	cbz	r7, 800da2e <_dtoa_r+0x4b6>
 800da22:	42af      	cmp	r7, r5
 800da24:	d003      	beq.n	800da2e <_dtoa_r+0x4b6>
 800da26:	4639      	mov	r1, r7
 800da28:	4648      	mov	r0, r9
 800da2a:	f000 fcb5 	bl	800e398 <_Bfree>
 800da2e:	4629      	mov	r1, r5
 800da30:	4648      	mov	r0, r9
 800da32:	f000 fcb1 	bl	800e398 <_Bfree>
 800da36:	e0b0      	b.n	800db9a <_dtoa_r+0x622>
 800da38:	07e2      	lsls	r2, r4, #31
 800da3a:	d505      	bpl.n	800da48 <_dtoa_r+0x4d0>
 800da3c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800da40:	f7f2 fdfa 	bl	8000638 <__aeabi_dmul>
 800da44:	3601      	adds	r6, #1
 800da46:	2301      	movs	r3, #1
 800da48:	1064      	asrs	r4, r4, #1
 800da4a:	3508      	adds	r5, #8
 800da4c:	e762      	b.n	800d914 <_dtoa_r+0x39c>
 800da4e:	2602      	movs	r6, #2
 800da50:	e765      	b.n	800d91e <_dtoa_r+0x3a6>
 800da52:	9c03      	ldr	r4, [sp, #12]
 800da54:	46b8      	mov	r8, r7
 800da56:	e784      	b.n	800d962 <_dtoa_r+0x3ea>
 800da58:	4b27      	ldr	r3, [pc, #156]	@ (800daf8 <_dtoa_r+0x580>)
 800da5a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800da5c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800da60:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800da64:	4454      	add	r4, sl
 800da66:	2900      	cmp	r1, #0
 800da68:	d054      	beq.n	800db14 <_dtoa_r+0x59c>
 800da6a:	4929      	ldr	r1, [pc, #164]	@ (800db10 <_dtoa_r+0x598>)
 800da6c:	2000      	movs	r0, #0
 800da6e:	f7f2 ff0d 	bl	800088c <__aeabi_ddiv>
 800da72:	4633      	mov	r3, r6
 800da74:	462a      	mov	r2, r5
 800da76:	f7f2 fc27 	bl	80002c8 <__aeabi_dsub>
 800da7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800da7e:	4656      	mov	r6, sl
 800da80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da84:	f7f3 f888 	bl	8000b98 <__aeabi_d2iz>
 800da88:	4605      	mov	r5, r0
 800da8a:	f7f2 fd6b 	bl	8000564 <__aeabi_i2d>
 800da8e:	4602      	mov	r2, r0
 800da90:	460b      	mov	r3, r1
 800da92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da96:	f7f2 fc17 	bl	80002c8 <__aeabi_dsub>
 800da9a:	3530      	adds	r5, #48	@ 0x30
 800da9c:	4602      	mov	r2, r0
 800da9e:	460b      	mov	r3, r1
 800daa0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800daa4:	f806 5b01 	strb.w	r5, [r6], #1
 800daa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800daac:	f7f3 f836 	bl	8000b1c <__aeabi_dcmplt>
 800dab0:	2800      	cmp	r0, #0
 800dab2:	d172      	bne.n	800db9a <_dtoa_r+0x622>
 800dab4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dab8:	4911      	ldr	r1, [pc, #68]	@ (800db00 <_dtoa_r+0x588>)
 800daba:	2000      	movs	r0, #0
 800dabc:	f7f2 fc04 	bl	80002c8 <__aeabi_dsub>
 800dac0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dac4:	f7f3 f82a 	bl	8000b1c <__aeabi_dcmplt>
 800dac8:	2800      	cmp	r0, #0
 800daca:	f040 80b4 	bne.w	800dc36 <_dtoa_r+0x6be>
 800dace:	42a6      	cmp	r6, r4
 800dad0:	f43f af70 	beq.w	800d9b4 <_dtoa_r+0x43c>
 800dad4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dad8:	4b0a      	ldr	r3, [pc, #40]	@ (800db04 <_dtoa_r+0x58c>)
 800dada:	2200      	movs	r2, #0
 800dadc:	f7f2 fdac 	bl	8000638 <__aeabi_dmul>
 800dae0:	4b08      	ldr	r3, [pc, #32]	@ (800db04 <_dtoa_r+0x58c>)
 800dae2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800dae6:	2200      	movs	r2, #0
 800dae8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daec:	f7f2 fda4 	bl	8000638 <__aeabi_dmul>
 800daf0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800daf4:	e7c4      	b.n	800da80 <_dtoa_r+0x508>
 800daf6:	bf00      	nop
 800daf8:	08011838 	.word	0x08011838
 800dafc:	08011810 	.word	0x08011810
 800db00:	3ff00000 	.word	0x3ff00000
 800db04:	40240000 	.word	0x40240000
 800db08:	401c0000 	.word	0x401c0000
 800db0c:	40140000 	.word	0x40140000
 800db10:	3fe00000 	.word	0x3fe00000
 800db14:	4631      	mov	r1, r6
 800db16:	4628      	mov	r0, r5
 800db18:	f7f2 fd8e 	bl	8000638 <__aeabi_dmul>
 800db1c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800db20:	9413      	str	r4, [sp, #76]	@ 0x4c
 800db22:	4656      	mov	r6, sl
 800db24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db28:	f7f3 f836 	bl	8000b98 <__aeabi_d2iz>
 800db2c:	4605      	mov	r5, r0
 800db2e:	f7f2 fd19 	bl	8000564 <__aeabi_i2d>
 800db32:	4602      	mov	r2, r0
 800db34:	460b      	mov	r3, r1
 800db36:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db3a:	f7f2 fbc5 	bl	80002c8 <__aeabi_dsub>
 800db3e:	3530      	adds	r5, #48	@ 0x30
 800db40:	f806 5b01 	strb.w	r5, [r6], #1
 800db44:	4602      	mov	r2, r0
 800db46:	460b      	mov	r3, r1
 800db48:	42a6      	cmp	r6, r4
 800db4a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800db4e:	f04f 0200 	mov.w	r2, #0
 800db52:	d124      	bne.n	800db9e <_dtoa_r+0x626>
 800db54:	4baf      	ldr	r3, [pc, #700]	@ (800de14 <_dtoa_r+0x89c>)
 800db56:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800db5a:	f7f2 fbb7 	bl	80002cc <__adddf3>
 800db5e:	4602      	mov	r2, r0
 800db60:	460b      	mov	r3, r1
 800db62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db66:	f7f2 fff7 	bl	8000b58 <__aeabi_dcmpgt>
 800db6a:	2800      	cmp	r0, #0
 800db6c:	d163      	bne.n	800dc36 <_dtoa_r+0x6be>
 800db6e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800db72:	49a8      	ldr	r1, [pc, #672]	@ (800de14 <_dtoa_r+0x89c>)
 800db74:	2000      	movs	r0, #0
 800db76:	f7f2 fba7 	bl	80002c8 <__aeabi_dsub>
 800db7a:	4602      	mov	r2, r0
 800db7c:	460b      	mov	r3, r1
 800db7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db82:	f7f2 ffcb 	bl	8000b1c <__aeabi_dcmplt>
 800db86:	2800      	cmp	r0, #0
 800db88:	f43f af14 	beq.w	800d9b4 <_dtoa_r+0x43c>
 800db8c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800db8e:	1e73      	subs	r3, r6, #1
 800db90:	9313      	str	r3, [sp, #76]	@ 0x4c
 800db92:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800db96:	2b30      	cmp	r3, #48	@ 0x30
 800db98:	d0f8      	beq.n	800db8c <_dtoa_r+0x614>
 800db9a:	4647      	mov	r7, r8
 800db9c:	e03b      	b.n	800dc16 <_dtoa_r+0x69e>
 800db9e:	4b9e      	ldr	r3, [pc, #632]	@ (800de18 <_dtoa_r+0x8a0>)
 800dba0:	f7f2 fd4a 	bl	8000638 <__aeabi_dmul>
 800dba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dba8:	e7bc      	b.n	800db24 <_dtoa_r+0x5ac>
 800dbaa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800dbae:	4656      	mov	r6, sl
 800dbb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbb4:	4620      	mov	r0, r4
 800dbb6:	4629      	mov	r1, r5
 800dbb8:	f7f2 fe68 	bl	800088c <__aeabi_ddiv>
 800dbbc:	f7f2 ffec 	bl	8000b98 <__aeabi_d2iz>
 800dbc0:	4680      	mov	r8, r0
 800dbc2:	f7f2 fccf 	bl	8000564 <__aeabi_i2d>
 800dbc6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbca:	f7f2 fd35 	bl	8000638 <__aeabi_dmul>
 800dbce:	4602      	mov	r2, r0
 800dbd0:	460b      	mov	r3, r1
 800dbd2:	4620      	mov	r0, r4
 800dbd4:	4629      	mov	r1, r5
 800dbd6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800dbda:	f7f2 fb75 	bl	80002c8 <__aeabi_dsub>
 800dbde:	f806 4b01 	strb.w	r4, [r6], #1
 800dbe2:	9d03      	ldr	r5, [sp, #12]
 800dbe4:	eba6 040a 	sub.w	r4, r6, sl
 800dbe8:	42a5      	cmp	r5, r4
 800dbea:	4602      	mov	r2, r0
 800dbec:	460b      	mov	r3, r1
 800dbee:	d133      	bne.n	800dc58 <_dtoa_r+0x6e0>
 800dbf0:	f7f2 fb6c 	bl	80002cc <__adddf3>
 800dbf4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dbf8:	4604      	mov	r4, r0
 800dbfa:	460d      	mov	r5, r1
 800dbfc:	f7f2 ffac 	bl	8000b58 <__aeabi_dcmpgt>
 800dc00:	b9c0      	cbnz	r0, 800dc34 <_dtoa_r+0x6bc>
 800dc02:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc06:	4620      	mov	r0, r4
 800dc08:	4629      	mov	r1, r5
 800dc0a:	f7f2 ff7d 	bl	8000b08 <__aeabi_dcmpeq>
 800dc0e:	b110      	cbz	r0, 800dc16 <_dtoa_r+0x69e>
 800dc10:	f018 0f01 	tst.w	r8, #1
 800dc14:	d10e      	bne.n	800dc34 <_dtoa_r+0x6bc>
 800dc16:	9902      	ldr	r1, [sp, #8]
 800dc18:	4648      	mov	r0, r9
 800dc1a:	f000 fbbd 	bl	800e398 <_Bfree>
 800dc1e:	2300      	movs	r3, #0
 800dc20:	7033      	strb	r3, [r6, #0]
 800dc22:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dc24:	3701      	adds	r7, #1
 800dc26:	601f      	str	r7, [r3, #0]
 800dc28:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	f000 824b 	beq.w	800e0c6 <_dtoa_r+0xb4e>
 800dc30:	601e      	str	r6, [r3, #0]
 800dc32:	e248      	b.n	800e0c6 <_dtoa_r+0xb4e>
 800dc34:	46b8      	mov	r8, r7
 800dc36:	4633      	mov	r3, r6
 800dc38:	461e      	mov	r6, r3
 800dc3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dc3e:	2a39      	cmp	r2, #57	@ 0x39
 800dc40:	d106      	bne.n	800dc50 <_dtoa_r+0x6d8>
 800dc42:	459a      	cmp	sl, r3
 800dc44:	d1f8      	bne.n	800dc38 <_dtoa_r+0x6c0>
 800dc46:	2230      	movs	r2, #48	@ 0x30
 800dc48:	f108 0801 	add.w	r8, r8, #1
 800dc4c:	f88a 2000 	strb.w	r2, [sl]
 800dc50:	781a      	ldrb	r2, [r3, #0]
 800dc52:	3201      	adds	r2, #1
 800dc54:	701a      	strb	r2, [r3, #0]
 800dc56:	e7a0      	b.n	800db9a <_dtoa_r+0x622>
 800dc58:	4b6f      	ldr	r3, [pc, #444]	@ (800de18 <_dtoa_r+0x8a0>)
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	f7f2 fcec 	bl	8000638 <__aeabi_dmul>
 800dc60:	2200      	movs	r2, #0
 800dc62:	2300      	movs	r3, #0
 800dc64:	4604      	mov	r4, r0
 800dc66:	460d      	mov	r5, r1
 800dc68:	f7f2 ff4e 	bl	8000b08 <__aeabi_dcmpeq>
 800dc6c:	2800      	cmp	r0, #0
 800dc6e:	d09f      	beq.n	800dbb0 <_dtoa_r+0x638>
 800dc70:	e7d1      	b.n	800dc16 <_dtoa_r+0x69e>
 800dc72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dc74:	2a00      	cmp	r2, #0
 800dc76:	f000 80ea 	beq.w	800de4e <_dtoa_r+0x8d6>
 800dc7a:	9a07      	ldr	r2, [sp, #28]
 800dc7c:	2a01      	cmp	r2, #1
 800dc7e:	f300 80cd 	bgt.w	800de1c <_dtoa_r+0x8a4>
 800dc82:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dc84:	2a00      	cmp	r2, #0
 800dc86:	f000 80c1 	beq.w	800de0c <_dtoa_r+0x894>
 800dc8a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dc8e:	9c08      	ldr	r4, [sp, #32]
 800dc90:	9e00      	ldr	r6, [sp, #0]
 800dc92:	9a00      	ldr	r2, [sp, #0]
 800dc94:	441a      	add	r2, r3
 800dc96:	9200      	str	r2, [sp, #0]
 800dc98:	9a06      	ldr	r2, [sp, #24]
 800dc9a:	2101      	movs	r1, #1
 800dc9c:	441a      	add	r2, r3
 800dc9e:	4648      	mov	r0, r9
 800dca0:	9206      	str	r2, [sp, #24]
 800dca2:	f000 fc77 	bl	800e594 <__i2b>
 800dca6:	4605      	mov	r5, r0
 800dca8:	b166      	cbz	r6, 800dcc4 <_dtoa_r+0x74c>
 800dcaa:	9b06      	ldr	r3, [sp, #24]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	dd09      	ble.n	800dcc4 <_dtoa_r+0x74c>
 800dcb0:	42b3      	cmp	r3, r6
 800dcb2:	9a00      	ldr	r2, [sp, #0]
 800dcb4:	bfa8      	it	ge
 800dcb6:	4633      	movge	r3, r6
 800dcb8:	1ad2      	subs	r2, r2, r3
 800dcba:	9200      	str	r2, [sp, #0]
 800dcbc:	9a06      	ldr	r2, [sp, #24]
 800dcbe:	1af6      	subs	r6, r6, r3
 800dcc0:	1ad3      	subs	r3, r2, r3
 800dcc2:	9306      	str	r3, [sp, #24]
 800dcc4:	9b08      	ldr	r3, [sp, #32]
 800dcc6:	b30b      	cbz	r3, 800dd0c <_dtoa_r+0x794>
 800dcc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	f000 80c6 	beq.w	800de5c <_dtoa_r+0x8e4>
 800dcd0:	2c00      	cmp	r4, #0
 800dcd2:	f000 80c0 	beq.w	800de56 <_dtoa_r+0x8de>
 800dcd6:	4629      	mov	r1, r5
 800dcd8:	4622      	mov	r2, r4
 800dcda:	4648      	mov	r0, r9
 800dcdc:	f000 fd12 	bl	800e704 <__pow5mult>
 800dce0:	9a02      	ldr	r2, [sp, #8]
 800dce2:	4601      	mov	r1, r0
 800dce4:	4605      	mov	r5, r0
 800dce6:	4648      	mov	r0, r9
 800dce8:	f000 fc6a 	bl	800e5c0 <__multiply>
 800dcec:	9902      	ldr	r1, [sp, #8]
 800dcee:	4680      	mov	r8, r0
 800dcf0:	4648      	mov	r0, r9
 800dcf2:	f000 fb51 	bl	800e398 <_Bfree>
 800dcf6:	9b08      	ldr	r3, [sp, #32]
 800dcf8:	1b1b      	subs	r3, r3, r4
 800dcfa:	9308      	str	r3, [sp, #32]
 800dcfc:	f000 80b1 	beq.w	800de62 <_dtoa_r+0x8ea>
 800dd00:	9a08      	ldr	r2, [sp, #32]
 800dd02:	4641      	mov	r1, r8
 800dd04:	4648      	mov	r0, r9
 800dd06:	f000 fcfd 	bl	800e704 <__pow5mult>
 800dd0a:	9002      	str	r0, [sp, #8]
 800dd0c:	2101      	movs	r1, #1
 800dd0e:	4648      	mov	r0, r9
 800dd10:	f000 fc40 	bl	800e594 <__i2b>
 800dd14:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd16:	4604      	mov	r4, r0
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	f000 81d8 	beq.w	800e0ce <_dtoa_r+0xb56>
 800dd1e:	461a      	mov	r2, r3
 800dd20:	4601      	mov	r1, r0
 800dd22:	4648      	mov	r0, r9
 800dd24:	f000 fcee 	bl	800e704 <__pow5mult>
 800dd28:	9b07      	ldr	r3, [sp, #28]
 800dd2a:	2b01      	cmp	r3, #1
 800dd2c:	4604      	mov	r4, r0
 800dd2e:	f300 809f 	bgt.w	800de70 <_dtoa_r+0x8f8>
 800dd32:	9b04      	ldr	r3, [sp, #16]
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	f040 8097 	bne.w	800de68 <_dtoa_r+0x8f0>
 800dd3a:	9b05      	ldr	r3, [sp, #20]
 800dd3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dd40:	2b00      	cmp	r3, #0
 800dd42:	f040 8093 	bne.w	800de6c <_dtoa_r+0x8f4>
 800dd46:	9b05      	ldr	r3, [sp, #20]
 800dd48:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dd4c:	0d1b      	lsrs	r3, r3, #20
 800dd4e:	051b      	lsls	r3, r3, #20
 800dd50:	b133      	cbz	r3, 800dd60 <_dtoa_r+0x7e8>
 800dd52:	9b00      	ldr	r3, [sp, #0]
 800dd54:	3301      	adds	r3, #1
 800dd56:	9300      	str	r3, [sp, #0]
 800dd58:	9b06      	ldr	r3, [sp, #24]
 800dd5a:	3301      	adds	r3, #1
 800dd5c:	9306      	str	r3, [sp, #24]
 800dd5e:	2301      	movs	r3, #1
 800dd60:	9308      	str	r3, [sp, #32]
 800dd62:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	f000 81b8 	beq.w	800e0da <_dtoa_r+0xb62>
 800dd6a:	6923      	ldr	r3, [r4, #16]
 800dd6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dd70:	6918      	ldr	r0, [r3, #16]
 800dd72:	f000 fbc3 	bl	800e4fc <__hi0bits>
 800dd76:	f1c0 0020 	rsb	r0, r0, #32
 800dd7a:	9b06      	ldr	r3, [sp, #24]
 800dd7c:	4418      	add	r0, r3
 800dd7e:	f010 001f 	ands.w	r0, r0, #31
 800dd82:	f000 8082 	beq.w	800de8a <_dtoa_r+0x912>
 800dd86:	f1c0 0320 	rsb	r3, r0, #32
 800dd8a:	2b04      	cmp	r3, #4
 800dd8c:	dd73      	ble.n	800de76 <_dtoa_r+0x8fe>
 800dd8e:	9b00      	ldr	r3, [sp, #0]
 800dd90:	f1c0 001c 	rsb	r0, r0, #28
 800dd94:	4403      	add	r3, r0
 800dd96:	9300      	str	r3, [sp, #0]
 800dd98:	9b06      	ldr	r3, [sp, #24]
 800dd9a:	4403      	add	r3, r0
 800dd9c:	4406      	add	r6, r0
 800dd9e:	9306      	str	r3, [sp, #24]
 800dda0:	9b00      	ldr	r3, [sp, #0]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	dd05      	ble.n	800ddb2 <_dtoa_r+0x83a>
 800dda6:	9902      	ldr	r1, [sp, #8]
 800dda8:	461a      	mov	r2, r3
 800ddaa:	4648      	mov	r0, r9
 800ddac:	f000 fd04 	bl	800e7b8 <__lshift>
 800ddb0:	9002      	str	r0, [sp, #8]
 800ddb2:	9b06      	ldr	r3, [sp, #24]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	dd05      	ble.n	800ddc4 <_dtoa_r+0x84c>
 800ddb8:	4621      	mov	r1, r4
 800ddba:	461a      	mov	r2, r3
 800ddbc:	4648      	mov	r0, r9
 800ddbe:	f000 fcfb 	bl	800e7b8 <__lshift>
 800ddc2:	4604      	mov	r4, r0
 800ddc4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d061      	beq.n	800de8e <_dtoa_r+0x916>
 800ddca:	9802      	ldr	r0, [sp, #8]
 800ddcc:	4621      	mov	r1, r4
 800ddce:	f000 fd5f 	bl	800e890 <__mcmp>
 800ddd2:	2800      	cmp	r0, #0
 800ddd4:	da5b      	bge.n	800de8e <_dtoa_r+0x916>
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	9902      	ldr	r1, [sp, #8]
 800ddda:	220a      	movs	r2, #10
 800dddc:	4648      	mov	r0, r9
 800ddde:	f000 fafd 	bl	800e3dc <__multadd>
 800dde2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dde4:	9002      	str	r0, [sp, #8]
 800dde6:	f107 38ff 	add.w	r8, r7, #4294967295
 800ddea:	2b00      	cmp	r3, #0
 800ddec:	f000 8177 	beq.w	800e0de <_dtoa_r+0xb66>
 800ddf0:	4629      	mov	r1, r5
 800ddf2:	2300      	movs	r3, #0
 800ddf4:	220a      	movs	r2, #10
 800ddf6:	4648      	mov	r0, r9
 800ddf8:	f000 faf0 	bl	800e3dc <__multadd>
 800ddfc:	f1bb 0f00 	cmp.w	fp, #0
 800de00:	4605      	mov	r5, r0
 800de02:	dc6f      	bgt.n	800dee4 <_dtoa_r+0x96c>
 800de04:	9b07      	ldr	r3, [sp, #28]
 800de06:	2b02      	cmp	r3, #2
 800de08:	dc49      	bgt.n	800de9e <_dtoa_r+0x926>
 800de0a:	e06b      	b.n	800dee4 <_dtoa_r+0x96c>
 800de0c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800de0e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800de12:	e73c      	b.n	800dc8e <_dtoa_r+0x716>
 800de14:	3fe00000 	.word	0x3fe00000
 800de18:	40240000 	.word	0x40240000
 800de1c:	9b03      	ldr	r3, [sp, #12]
 800de1e:	1e5c      	subs	r4, r3, #1
 800de20:	9b08      	ldr	r3, [sp, #32]
 800de22:	42a3      	cmp	r3, r4
 800de24:	db09      	blt.n	800de3a <_dtoa_r+0x8c2>
 800de26:	1b1c      	subs	r4, r3, r4
 800de28:	9b03      	ldr	r3, [sp, #12]
 800de2a:	2b00      	cmp	r3, #0
 800de2c:	f6bf af30 	bge.w	800dc90 <_dtoa_r+0x718>
 800de30:	9b00      	ldr	r3, [sp, #0]
 800de32:	9a03      	ldr	r2, [sp, #12]
 800de34:	1a9e      	subs	r6, r3, r2
 800de36:	2300      	movs	r3, #0
 800de38:	e72b      	b.n	800dc92 <_dtoa_r+0x71a>
 800de3a:	9b08      	ldr	r3, [sp, #32]
 800de3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de3e:	9408      	str	r4, [sp, #32]
 800de40:	1ae3      	subs	r3, r4, r3
 800de42:	441a      	add	r2, r3
 800de44:	9e00      	ldr	r6, [sp, #0]
 800de46:	9b03      	ldr	r3, [sp, #12]
 800de48:	920d      	str	r2, [sp, #52]	@ 0x34
 800de4a:	2400      	movs	r4, #0
 800de4c:	e721      	b.n	800dc92 <_dtoa_r+0x71a>
 800de4e:	9c08      	ldr	r4, [sp, #32]
 800de50:	9e00      	ldr	r6, [sp, #0]
 800de52:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800de54:	e728      	b.n	800dca8 <_dtoa_r+0x730>
 800de56:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800de5a:	e751      	b.n	800dd00 <_dtoa_r+0x788>
 800de5c:	9a08      	ldr	r2, [sp, #32]
 800de5e:	9902      	ldr	r1, [sp, #8]
 800de60:	e750      	b.n	800dd04 <_dtoa_r+0x78c>
 800de62:	f8cd 8008 	str.w	r8, [sp, #8]
 800de66:	e751      	b.n	800dd0c <_dtoa_r+0x794>
 800de68:	2300      	movs	r3, #0
 800de6a:	e779      	b.n	800dd60 <_dtoa_r+0x7e8>
 800de6c:	9b04      	ldr	r3, [sp, #16]
 800de6e:	e777      	b.n	800dd60 <_dtoa_r+0x7e8>
 800de70:	2300      	movs	r3, #0
 800de72:	9308      	str	r3, [sp, #32]
 800de74:	e779      	b.n	800dd6a <_dtoa_r+0x7f2>
 800de76:	d093      	beq.n	800dda0 <_dtoa_r+0x828>
 800de78:	9a00      	ldr	r2, [sp, #0]
 800de7a:	331c      	adds	r3, #28
 800de7c:	441a      	add	r2, r3
 800de7e:	9200      	str	r2, [sp, #0]
 800de80:	9a06      	ldr	r2, [sp, #24]
 800de82:	441a      	add	r2, r3
 800de84:	441e      	add	r6, r3
 800de86:	9206      	str	r2, [sp, #24]
 800de88:	e78a      	b.n	800dda0 <_dtoa_r+0x828>
 800de8a:	4603      	mov	r3, r0
 800de8c:	e7f4      	b.n	800de78 <_dtoa_r+0x900>
 800de8e:	9b03      	ldr	r3, [sp, #12]
 800de90:	2b00      	cmp	r3, #0
 800de92:	46b8      	mov	r8, r7
 800de94:	dc20      	bgt.n	800ded8 <_dtoa_r+0x960>
 800de96:	469b      	mov	fp, r3
 800de98:	9b07      	ldr	r3, [sp, #28]
 800de9a:	2b02      	cmp	r3, #2
 800de9c:	dd1e      	ble.n	800dedc <_dtoa_r+0x964>
 800de9e:	f1bb 0f00 	cmp.w	fp, #0
 800dea2:	f47f adb1 	bne.w	800da08 <_dtoa_r+0x490>
 800dea6:	4621      	mov	r1, r4
 800dea8:	465b      	mov	r3, fp
 800deaa:	2205      	movs	r2, #5
 800deac:	4648      	mov	r0, r9
 800deae:	f000 fa95 	bl	800e3dc <__multadd>
 800deb2:	4601      	mov	r1, r0
 800deb4:	4604      	mov	r4, r0
 800deb6:	9802      	ldr	r0, [sp, #8]
 800deb8:	f000 fcea 	bl	800e890 <__mcmp>
 800debc:	2800      	cmp	r0, #0
 800debe:	f77f ada3 	ble.w	800da08 <_dtoa_r+0x490>
 800dec2:	4656      	mov	r6, sl
 800dec4:	2331      	movs	r3, #49	@ 0x31
 800dec6:	f806 3b01 	strb.w	r3, [r6], #1
 800deca:	f108 0801 	add.w	r8, r8, #1
 800dece:	e59f      	b.n	800da10 <_dtoa_r+0x498>
 800ded0:	9c03      	ldr	r4, [sp, #12]
 800ded2:	46b8      	mov	r8, r7
 800ded4:	4625      	mov	r5, r4
 800ded6:	e7f4      	b.n	800dec2 <_dtoa_r+0x94a>
 800ded8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800dedc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dede:	2b00      	cmp	r3, #0
 800dee0:	f000 8101 	beq.w	800e0e6 <_dtoa_r+0xb6e>
 800dee4:	2e00      	cmp	r6, #0
 800dee6:	dd05      	ble.n	800def4 <_dtoa_r+0x97c>
 800dee8:	4629      	mov	r1, r5
 800deea:	4632      	mov	r2, r6
 800deec:	4648      	mov	r0, r9
 800deee:	f000 fc63 	bl	800e7b8 <__lshift>
 800def2:	4605      	mov	r5, r0
 800def4:	9b08      	ldr	r3, [sp, #32]
 800def6:	2b00      	cmp	r3, #0
 800def8:	d05c      	beq.n	800dfb4 <_dtoa_r+0xa3c>
 800defa:	6869      	ldr	r1, [r5, #4]
 800defc:	4648      	mov	r0, r9
 800defe:	f000 fa0b 	bl	800e318 <_Balloc>
 800df02:	4606      	mov	r6, r0
 800df04:	b928      	cbnz	r0, 800df12 <_dtoa_r+0x99a>
 800df06:	4b82      	ldr	r3, [pc, #520]	@ (800e110 <_dtoa_r+0xb98>)
 800df08:	4602      	mov	r2, r0
 800df0a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800df0e:	f7ff bb4a 	b.w	800d5a6 <_dtoa_r+0x2e>
 800df12:	692a      	ldr	r2, [r5, #16]
 800df14:	3202      	adds	r2, #2
 800df16:	0092      	lsls	r2, r2, #2
 800df18:	f105 010c 	add.w	r1, r5, #12
 800df1c:	300c      	adds	r0, #12
 800df1e:	f7ff fa8e 	bl	800d43e <memcpy>
 800df22:	2201      	movs	r2, #1
 800df24:	4631      	mov	r1, r6
 800df26:	4648      	mov	r0, r9
 800df28:	f000 fc46 	bl	800e7b8 <__lshift>
 800df2c:	f10a 0301 	add.w	r3, sl, #1
 800df30:	9300      	str	r3, [sp, #0]
 800df32:	eb0a 030b 	add.w	r3, sl, fp
 800df36:	9308      	str	r3, [sp, #32]
 800df38:	9b04      	ldr	r3, [sp, #16]
 800df3a:	f003 0301 	and.w	r3, r3, #1
 800df3e:	462f      	mov	r7, r5
 800df40:	9306      	str	r3, [sp, #24]
 800df42:	4605      	mov	r5, r0
 800df44:	9b00      	ldr	r3, [sp, #0]
 800df46:	9802      	ldr	r0, [sp, #8]
 800df48:	4621      	mov	r1, r4
 800df4a:	f103 3bff 	add.w	fp, r3, #4294967295
 800df4e:	f7ff fa8b 	bl	800d468 <quorem>
 800df52:	4603      	mov	r3, r0
 800df54:	3330      	adds	r3, #48	@ 0x30
 800df56:	9003      	str	r0, [sp, #12]
 800df58:	4639      	mov	r1, r7
 800df5a:	9802      	ldr	r0, [sp, #8]
 800df5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800df5e:	f000 fc97 	bl	800e890 <__mcmp>
 800df62:	462a      	mov	r2, r5
 800df64:	9004      	str	r0, [sp, #16]
 800df66:	4621      	mov	r1, r4
 800df68:	4648      	mov	r0, r9
 800df6a:	f000 fcad 	bl	800e8c8 <__mdiff>
 800df6e:	68c2      	ldr	r2, [r0, #12]
 800df70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df72:	4606      	mov	r6, r0
 800df74:	bb02      	cbnz	r2, 800dfb8 <_dtoa_r+0xa40>
 800df76:	4601      	mov	r1, r0
 800df78:	9802      	ldr	r0, [sp, #8]
 800df7a:	f000 fc89 	bl	800e890 <__mcmp>
 800df7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df80:	4602      	mov	r2, r0
 800df82:	4631      	mov	r1, r6
 800df84:	4648      	mov	r0, r9
 800df86:	920c      	str	r2, [sp, #48]	@ 0x30
 800df88:	9309      	str	r3, [sp, #36]	@ 0x24
 800df8a:	f000 fa05 	bl	800e398 <_Bfree>
 800df8e:	9b07      	ldr	r3, [sp, #28]
 800df90:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df92:	9e00      	ldr	r6, [sp, #0]
 800df94:	ea42 0103 	orr.w	r1, r2, r3
 800df98:	9b06      	ldr	r3, [sp, #24]
 800df9a:	4319      	orrs	r1, r3
 800df9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df9e:	d10d      	bne.n	800dfbc <_dtoa_r+0xa44>
 800dfa0:	2b39      	cmp	r3, #57	@ 0x39
 800dfa2:	d027      	beq.n	800dff4 <_dtoa_r+0xa7c>
 800dfa4:	9a04      	ldr	r2, [sp, #16]
 800dfa6:	2a00      	cmp	r2, #0
 800dfa8:	dd01      	ble.n	800dfae <_dtoa_r+0xa36>
 800dfaa:	9b03      	ldr	r3, [sp, #12]
 800dfac:	3331      	adds	r3, #49	@ 0x31
 800dfae:	f88b 3000 	strb.w	r3, [fp]
 800dfb2:	e52e      	b.n	800da12 <_dtoa_r+0x49a>
 800dfb4:	4628      	mov	r0, r5
 800dfb6:	e7b9      	b.n	800df2c <_dtoa_r+0x9b4>
 800dfb8:	2201      	movs	r2, #1
 800dfba:	e7e2      	b.n	800df82 <_dtoa_r+0xa0a>
 800dfbc:	9904      	ldr	r1, [sp, #16]
 800dfbe:	2900      	cmp	r1, #0
 800dfc0:	db04      	blt.n	800dfcc <_dtoa_r+0xa54>
 800dfc2:	9807      	ldr	r0, [sp, #28]
 800dfc4:	4301      	orrs	r1, r0
 800dfc6:	9806      	ldr	r0, [sp, #24]
 800dfc8:	4301      	orrs	r1, r0
 800dfca:	d120      	bne.n	800e00e <_dtoa_r+0xa96>
 800dfcc:	2a00      	cmp	r2, #0
 800dfce:	ddee      	ble.n	800dfae <_dtoa_r+0xa36>
 800dfd0:	9902      	ldr	r1, [sp, #8]
 800dfd2:	9300      	str	r3, [sp, #0]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	4648      	mov	r0, r9
 800dfd8:	f000 fbee 	bl	800e7b8 <__lshift>
 800dfdc:	4621      	mov	r1, r4
 800dfde:	9002      	str	r0, [sp, #8]
 800dfe0:	f000 fc56 	bl	800e890 <__mcmp>
 800dfe4:	2800      	cmp	r0, #0
 800dfe6:	9b00      	ldr	r3, [sp, #0]
 800dfe8:	dc02      	bgt.n	800dff0 <_dtoa_r+0xa78>
 800dfea:	d1e0      	bne.n	800dfae <_dtoa_r+0xa36>
 800dfec:	07da      	lsls	r2, r3, #31
 800dfee:	d5de      	bpl.n	800dfae <_dtoa_r+0xa36>
 800dff0:	2b39      	cmp	r3, #57	@ 0x39
 800dff2:	d1da      	bne.n	800dfaa <_dtoa_r+0xa32>
 800dff4:	2339      	movs	r3, #57	@ 0x39
 800dff6:	f88b 3000 	strb.w	r3, [fp]
 800dffa:	4633      	mov	r3, r6
 800dffc:	461e      	mov	r6, r3
 800dffe:	3b01      	subs	r3, #1
 800e000:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e004:	2a39      	cmp	r2, #57	@ 0x39
 800e006:	d04e      	beq.n	800e0a6 <_dtoa_r+0xb2e>
 800e008:	3201      	adds	r2, #1
 800e00a:	701a      	strb	r2, [r3, #0]
 800e00c:	e501      	b.n	800da12 <_dtoa_r+0x49a>
 800e00e:	2a00      	cmp	r2, #0
 800e010:	dd03      	ble.n	800e01a <_dtoa_r+0xaa2>
 800e012:	2b39      	cmp	r3, #57	@ 0x39
 800e014:	d0ee      	beq.n	800dff4 <_dtoa_r+0xa7c>
 800e016:	3301      	adds	r3, #1
 800e018:	e7c9      	b.n	800dfae <_dtoa_r+0xa36>
 800e01a:	9a00      	ldr	r2, [sp, #0]
 800e01c:	9908      	ldr	r1, [sp, #32]
 800e01e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e022:	428a      	cmp	r2, r1
 800e024:	d028      	beq.n	800e078 <_dtoa_r+0xb00>
 800e026:	9902      	ldr	r1, [sp, #8]
 800e028:	2300      	movs	r3, #0
 800e02a:	220a      	movs	r2, #10
 800e02c:	4648      	mov	r0, r9
 800e02e:	f000 f9d5 	bl	800e3dc <__multadd>
 800e032:	42af      	cmp	r7, r5
 800e034:	9002      	str	r0, [sp, #8]
 800e036:	f04f 0300 	mov.w	r3, #0
 800e03a:	f04f 020a 	mov.w	r2, #10
 800e03e:	4639      	mov	r1, r7
 800e040:	4648      	mov	r0, r9
 800e042:	d107      	bne.n	800e054 <_dtoa_r+0xadc>
 800e044:	f000 f9ca 	bl	800e3dc <__multadd>
 800e048:	4607      	mov	r7, r0
 800e04a:	4605      	mov	r5, r0
 800e04c:	9b00      	ldr	r3, [sp, #0]
 800e04e:	3301      	adds	r3, #1
 800e050:	9300      	str	r3, [sp, #0]
 800e052:	e777      	b.n	800df44 <_dtoa_r+0x9cc>
 800e054:	f000 f9c2 	bl	800e3dc <__multadd>
 800e058:	4629      	mov	r1, r5
 800e05a:	4607      	mov	r7, r0
 800e05c:	2300      	movs	r3, #0
 800e05e:	220a      	movs	r2, #10
 800e060:	4648      	mov	r0, r9
 800e062:	f000 f9bb 	bl	800e3dc <__multadd>
 800e066:	4605      	mov	r5, r0
 800e068:	e7f0      	b.n	800e04c <_dtoa_r+0xad4>
 800e06a:	f1bb 0f00 	cmp.w	fp, #0
 800e06e:	bfcc      	ite	gt
 800e070:	465e      	movgt	r6, fp
 800e072:	2601      	movle	r6, #1
 800e074:	4456      	add	r6, sl
 800e076:	2700      	movs	r7, #0
 800e078:	9902      	ldr	r1, [sp, #8]
 800e07a:	9300      	str	r3, [sp, #0]
 800e07c:	2201      	movs	r2, #1
 800e07e:	4648      	mov	r0, r9
 800e080:	f000 fb9a 	bl	800e7b8 <__lshift>
 800e084:	4621      	mov	r1, r4
 800e086:	9002      	str	r0, [sp, #8]
 800e088:	f000 fc02 	bl	800e890 <__mcmp>
 800e08c:	2800      	cmp	r0, #0
 800e08e:	dcb4      	bgt.n	800dffa <_dtoa_r+0xa82>
 800e090:	d102      	bne.n	800e098 <_dtoa_r+0xb20>
 800e092:	9b00      	ldr	r3, [sp, #0]
 800e094:	07db      	lsls	r3, r3, #31
 800e096:	d4b0      	bmi.n	800dffa <_dtoa_r+0xa82>
 800e098:	4633      	mov	r3, r6
 800e09a:	461e      	mov	r6, r3
 800e09c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e0a0:	2a30      	cmp	r2, #48	@ 0x30
 800e0a2:	d0fa      	beq.n	800e09a <_dtoa_r+0xb22>
 800e0a4:	e4b5      	b.n	800da12 <_dtoa_r+0x49a>
 800e0a6:	459a      	cmp	sl, r3
 800e0a8:	d1a8      	bne.n	800dffc <_dtoa_r+0xa84>
 800e0aa:	2331      	movs	r3, #49	@ 0x31
 800e0ac:	f108 0801 	add.w	r8, r8, #1
 800e0b0:	f88a 3000 	strb.w	r3, [sl]
 800e0b4:	e4ad      	b.n	800da12 <_dtoa_r+0x49a>
 800e0b6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e0b8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e114 <_dtoa_r+0xb9c>
 800e0bc:	b11b      	cbz	r3, 800e0c6 <_dtoa_r+0xb4e>
 800e0be:	f10a 0308 	add.w	r3, sl, #8
 800e0c2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e0c4:	6013      	str	r3, [r2, #0]
 800e0c6:	4650      	mov	r0, sl
 800e0c8:	b017      	add	sp, #92	@ 0x5c
 800e0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0ce:	9b07      	ldr	r3, [sp, #28]
 800e0d0:	2b01      	cmp	r3, #1
 800e0d2:	f77f ae2e 	ble.w	800dd32 <_dtoa_r+0x7ba>
 800e0d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e0d8:	9308      	str	r3, [sp, #32]
 800e0da:	2001      	movs	r0, #1
 800e0dc:	e64d      	b.n	800dd7a <_dtoa_r+0x802>
 800e0de:	f1bb 0f00 	cmp.w	fp, #0
 800e0e2:	f77f aed9 	ble.w	800de98 <_dtoa_r+0x920>
 800e0e6:	4656      	mov	r6, sl
 800e0e8:	9802      	ldr	r0, [sp, #8]
 800e0ea:	4621      	mov	r1, r4
 800e0ec:	f7ff f9bc 	bl	800d468 <quorem>
 800e0f0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e0f4:	f806 3b01 	strb.w	r3, [r6], #1
 800e0f8:	eba6 020a 	sub.w	r2, r6, sl
 800e0fc:	4593      	cmp	fp, r2
 800e0fe:	ddb4      	ble.n	800e06a <_dtoa_r+0xaf2>
 800e100:	9902      	ldr	r1, [sp, #8]
 800e102:	2300      	movs	r3, #0
 800e104:	220a      	movs	r2, #10
 800e106:	4648      	mov	r0, r9
 800e108:	f000 f968 	bl	800e3dc <__multadd>
 800e10c:	9002      	str	r0, [sp, #8]
 800e10e:	e7eb      	b.n	800e0e8 <_dtoa_r+0xb70>
 800e110:	080116e1 	.word	0x080116e1
 800e114:	08011665 	.word	0x08011665

0800e118 <_free_r>:
 800e118:	b538      	push	{r3, r4, r5, lr}
 800e11a:	4605      	mov	r5, r0
 800e11c:	2900      	cmp	r1, #0
 800e11e:	d041      	beq.n	800e1a4 <_free_r+0x8c>
 800e120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e124:	1f0c      	subs	r4, r1, #4
 800e126:	2b00      	cmp	r3, #0
 800e128:	bfb8      	it	lt
 800e12a:	18e4      	addlt	r4, r4, r3
 800e12c:	f000 f8e8 	bl	800e300 <__malloc_lock>
 800e130:	4a1d      	ldr	r2, [pc, #116]	@ (800e1a8 <_free_r+0x90>)
 800e132:	6813      	ldr	r3, [r2, #0]
 800e134:	b933      	cbnz	r3, 800e144 <_free_r+0x2c>
 800e136:	6063      	str	r3, [r4, #4]
 800e138:	6014      	str	r4, [r2, #0]
 800e13a:	4628      	mov	r0, r5
 800e13c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e140:	f000 b8e4 	b.w	800e30c <__malloc_unlock>
 800e144:	42a3      	cmp	r3, r4
 800e146:	d908      	bls.n	800e15a <_free_r+0x42>
 800e148:	6820      	ldr	r0, [r4, #0]
 800e14a:	1821      	adds	r1, r4, r0
 800e14c:	428b      	cmp	r3, r1
 800e14e:	bf01      	itttt	eq
 800e150:	6819      	ldreq	r1, [r3, #0]
 800e152:	685b      	ldreq	r3, [r3, #4]
 800e154:	1809      	addeq	r1, r1, r0
 800e156:	6021      	streq	r1, [r4, #0]
 800e158:	e7ed      	b.n	800e136 <_free_r+0x1e>
 800e15a:	461a      	mov	r2, r3
 800e15c:	685b      	ldr	r3, [r3, #4]
 800e15e:	b10b      	cbz	r3, 800e164 <_free_r+0x4c>
 800e160:	42a3      	cmp	r3, r4
 800e162:	d9fa      	bls.n	800e15a <_free_r+0x42>
 800e164:	6811      	ldr	r1, [r2, #0]
 800e166:	1850      	adds	r0, r2, r1
 800e168:	42a0      	cmp	r0, r4
 800e16a:	d10b      	bne.n	800e184 <_free_r+0x6c>
 800e16c:	6820      	ldr	r0, [r4, #0]
 800e16e:	4401      	add	r1, r0
 800e170:	1850      	adds	r0, r2, r1
 800e172:	4283      	cmp	r3, r0
 800e174:	6011      	str	r1, [r2, #0]
 800e176:	d1e0      	bne.n	800e13a <_free_r+0x22>
 800e178:	6818      	ldr	r0, [r3, #0]
 800e17a:	685b      	ldr	r3, [r3, #4]
 800e17c:	6053      	str	r3, [r2, #4]
 800e17e:	4408      	add	r0, r1
 800e180:	6010      	str	r0, [r2, #0]
 800e182:	e7da      	b.n	800e13a <_free_r+0x22>
 800e184:	d902      	bls.n	800e18c <_free_r+0x74>
 800e186:	230c      	movs	r3, #12
 800e188:	602b      	str	r3, [r5, #0]
 800e18a:	e7d6      	b.n	800e13a <_free_r+0x22>
 800e18c:	6820      	ldr	r0, [r4, #0]
 800e18e:	1821      	adds	r1, r4, r0
 800e190:	428b      	cmp	r3, r1
 800e192:	bf04      	itt	eq
 800e194:	6819      	ldreq	r1, [r3, #0]
 800e196:	685b      	ldreq	r3, [r3, #4]
 800e198:	6063      	str	r3, [r4, #4]
 800e19a:	bf04      	itt	eq
 800e19c:	1809      	addeq	r1, r1, r0
 800e19e:	6021      	streq	r1, [r4, #0]
 800e1a0:	6054      	str	r4, [r2, #4]
 800e1a2:	e7ca      	b.n	800e13a <_free_r+0x22>
 800e1a4:	bd38      	pop	{r3, r4, r5, pc}
 800e1a6:	bf00      	nop
 800e1a8:	20009dc8 	.word	0x20009dc8

0800e1ac <malloc>:
 800e1ac:	4b02      	ldr	r3, [pc, #8]	@ (800e1b8 <malloc+0xc>)
 800e1ae:	4601      	mov	r1, r0
 800e1b0:	6818      	ldr	r0, [r3, #0]
 800e1b2:	f000 b825 	b.w	800e200 <_malloc_r>
 800e1b6:	bf00      	nop
 800e1b8:	20000030 	.word	0x20000030

0800e1bc <sbrk_aligned>:
 800e1bc:	b570      	push	{r4, r5, r6, lr}
 800e1be:	4e0f      	ldr	r6, [pc, #60]	@ (800e1fc <sbrk_aligned+0x40>)
 800e1c0:	460c      	mov	r4, r1
 800e1c2:	6831      	ldr	r1, [r6, #0]
 800e1c4:	4605      	mov	r5, r0
 800e1c6:	b911      	cbnz	r1, 800e1ce <sbrk_aligned+0x12>
 800e1c8:	f001 ffca 	bl	8010160 <_sbrk_r>
 800e1cc:	6030      	str	r0, [r6, #0]
 800e1ce:	4621      	mov	r1, r4
 800e1d0:	4628      	mov	r0, r5
 800e1d2:	f001 ffc5 	bl	8010160 <_sbrk_r>
 800e1d6:	1c43      	adds	r3, r0, #1
 800e1d8:	d103      	bne.n	800e1e2 <sbrk_aligned+0x26>
 800e1da:	f04f 34ff 	mov.w	r4, #4294967295
 800e1de:	4620      	mov	r0, r4
 800e1e0:	bd70      	pop	{r4, r5, r6, pc}
 800e1e2:	1cc4      	adds	r4, r0, #3
 800e1e4:	f024 0403 	bic.w	r4, r4, #3
 800e1e8:	42a0      	cmp	r0, r4
 800e1ea:	d0f8      	beq.n	800e1de <sbrk_aligned+0x22>
 800e1ec:	1a21      	subs	r1, r4, r0
 800e1ee:	4628      	mov	r0, r5
 800e1f0:	f001 ffb6 	bl	8010160 <_sbrk_r>
 800e1f4:	3001      	adds	r0, #1
 800e1f6:	d1f2      	bne.n	800e1de <sbrk_aligned+0x22>
 800e1f8:	e7ef      	b.n	800e1da <sbrk_aligned+0x1e>
 800e1fa:	bf00      	nop
 800e1fc:	20009dc4 	.word	0x20009dc4

0800e200 <_malloc_r>:
 800e200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e204:	1ccd      	adds	r5, r1, #3
 800e206:	f025 0503 	bic.w	r5, r5, #3
 800e20a:	3508      	adds	r5, #8
 800e20c:	2d0c      	cmp	r5, #12
 800e20e:	bf38      	it	cc
 800e210:	250c      	movcc	r5, #12
 800e212:	2d00      	cmp	r5, #0
 800e214:	4606      	mov	r6, r0
 800e216:	db01      	blt.n	800e21c <_malloc_r+0x1c>
 800e218:	42a9      	cmp	r1, r5
 800e21a:	d904      	bls.n	800e226 <_malloc_r+0x26>
 800e21c:	230c      	movs	r3, #12
 800e21e:	6033      	str	r3, [r6, #0]
 800e220:	2000      	movs	r0, #0
 800e222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e226:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800e2fc <_malloc_r+0xfc>
 800e22a:	f000 f869 	bl	800e300 <__malloc_lock>
 800e22e:	f8d8 3000 	ldr.w	r3, [r8]
 800e232:	461c      	mov	r4, r3
 800e234:	bb44      	cbnz	r4, 800e288 <_malloc_r+0x88>
 800e236:	4629      	mov	r1, r5
 800e238:	4630      	mov	r0, r6
 800e23a:	f7ff ffbf 	bl	800e1bc <sbrk_aligned>
 800e23e:	1c43      	adds	r3, r0, #1
 800e240:	4604      	mov	r4, r0
 800e242:	d158      	bne.n	800e2f6 <_malloc_r+0xf6>
 800e244:	f8d8 4000 	ldr.w	r4, [r8]
 800e248:	4627      	mov	r7, r4
 800e24a:	2f00      	cmp	r7, #0
 800e24c:	d143      	bne.n	800e2d6 <_malloc_r+0xd6>
 800e24e:	2c00      	cmp	r4, #0
 800e250:	d04b      	beq.n	800e2ea <_malloc_r+0xea>
 800e252:	6823      	ldr	r3, [r4, #0]
 800e254:	4639      	mov	r1, r7
 800e256:	4630      	mov	r0, r6
 800e258:	eb04 0903 	add.w	r9, r4, r3
 800e25c:	f001 ff80 	bl	8010160 <_sbrk_r>
 800e260:	4581      	cmp	r9, r0
 800e262:	d142      	bne.n	800e2ea <_malloc_r+0xea>
 800e264:	6821      	ldr	r1, [r4, #0]
 800e266:	1a6d      	subs	r5, r5, r1
 800e268:	4629      	mov	r1, r5
 800e26a:	4630      	mov	r0, r6
 800e26c:	f7ff ffa6 	bl	800e1bc <sbrk_aligned>
 800e270:	3001      	adds	r0, #1
 800e272:	d03a      	beq.n	800e2ea <_malloc_r+0xea>
 800e274:	6823      	ldr	r3, [r4, #0]
 800e276:	442b      	add	r3, r5
 800e278:	6023      	str	r3, [r4, #0]
 800e27a:	f8d8 3000 	ldr.w	r3, [r8]
 800e27e:	685a      	ldr	r2, [r3, #4]
 800e280:	bb62      	cbnz	r2, 800e2dc <_malloc_r+0xdc>
 800e282:	f8c8 7000 	str.w	r7, [r8]
 800e286:	e00f      	b.n	800e2a8 <_malloc_r+0xa8>
 800e288:	6822      	ldr	r2, [r4, #0]
 800e28a:	1b52      	subs	r2, r2, r5
 800e28c:	d420      	bmi.n	800e2d0 <_malloc_r+0xd0>
 800e28e:	2a0b      	cmp	r2, #11
 800e290:	d917      	bls.n	800e2c2 <_malloc_r+0xc2>
 800e292:	1961      	adds	r1, r4, r5
 800e294:	42a3      	cmp	r3, r4
 800e296:	6025      	str	r5, [r4, #0]
 800e298:	bf18      	it	ne
 800e29a:	6059      	strne	r1, [r3, #4]
 800e29c:	6863      	ldr	r3, [r4, #4]
 800e29e:	bf08      	it	eq
 800e2a0:	f8c8 1000 	streq.w	r1, [r8]
 800e2a4:	5162      	str	r2, [r4, r5]
 800e2a6:	604b      	str	r3, [r1, #4]
 800e2a8:	4630      	mov	r0, r6
 800e2aa:	f000 f82f 	bl	800e30c <__malloc_unlock>
 800e2ae:	f104 000b 	add.w	r0, r4, #11
 800e2b2:	1d23      	adds	r3, r4, #4
 800e2b4:	f020 0007 	bic.w	r0, r0, #7
 800e2b8:	1ac2      	subs	r2, r0, r3
 800e2ba:	bf1c      	itt	ne
 800e2bc:	1a1b      	subne	r3, r3, r0
 800e2be:	50a3      	strne	r3, [r4, r2]
 800e2c0:	e7af      	b.n	800e222 <_malloc_r+0x22>
 800e2c2:	6862      	ldr	r2, [r4, #4]
 800e2c4:	42a3      	cmp	r3, r4
 800e2c6:	bf0c      	ite	eq
 800e2c8:	f8c8 2000 	streq.w	r2, [r8]
 800e2cc:	605a      	strne	r2, [r3, #4]
 800e2ce:	e7eb      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2d0:	4623      	mov	r3, r4
 800e2d2:	6864      	ldr	r4, [r4, #4]
 800e2d4:	e7ae      	b.n	800e234 <_malloc_r+0x34>
 800e2d6:	463c      	mov	r4, r7
 800e2d8:	687f      	ldr	r7, [r7, #4]
 800e2da:	e7b6      	b.n	800e24a <_malloc_r+0x4a>
 800e2dc:	461a      	mov	r2, r3
 800e2de:	685b      	ldr	r3, [r3, #4]
 800e2e0:	42a3      	cmp	r3, r4
 800e2e2:	d1fb      	bne.n	800e2dc <_malloc_r+0xdc>
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	6053      	str	r3, [r2, #4]
 800e2e8:	e7de      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2ea:	230c      	movs	r3, #12
 800e2ec:	6033      	str	r3, [r6, #0]
 800e2ee:	4630      	mov	r0, r6
 800e2f0:	f000 f80c 	bl	800e30c <__malloc_unlock>
 800e2f4:	e794      	b.n	800e220 <_malloc_r+0x20>
 800e2f6:	6005      	str	r5, [r0, #0]
 800e2f8:	e7d6      	b.n	800e2a8 <_malloc_r+0xa8>
 800e2fa:	bf00      	nop
 800e2fc:	20009dc8 	.word	0x20009dc8

0800e300 <__malloc_lock>:
 800e300:	4801      	ldr	r0, [pc, #4]	@ (800e308 <__malloc_lock+0x8>)
 800e302:	f7ff b89a 	b.w	800d43a <__retarget_lock_acquire_recursive>
 800e306:	bf00      	nop
 800e308:	20009dc0 	.word	0x20009dc0

0800e30c <__malloc_unlock>:
 800e30c:	4801      	ldr	r0, [pc, #4]	@ (800e314 <__malloc_unlock+0x8>)
 800e30e:	f7ff b895 	b.w	800d43c <__retarget_lock_release_recursive>
 800e312:	bf00      	nop
 800e314:	20009dc0 	.word	0x20009dc0

0800e318 <_Balloc>:
 800e318:	b570      	push	{r4, r5, r6, lr}
 800e31a:	69c6      	ldr	r6, [r0, #28]
 800e31c:	4604      	mov	r4, r0
 800e31e:	460d      	mov	r5, r1
 800e320:	b976      	cbnz	r6, 800e340 <_Balloc+0x28>
 800e322:	2010      	movs	r0, #16
 800e324:	f7ff ff42 	bl	800e1ac <malloc>
 800e328:	4602      	mov	r2, r0
 800e32a:	61e0      	str	r0, [r4, #28]
 800e32c:	b920      	cbnz	r0, 800e338 <_Balloc+0x20>
 800e32e:	4b18      	ldr	r3, [pc, #96]	@ (800e390 <_Balloc+0x78>)
 800e330:	4818      	ldr	r0, [pc, #96]	@ (800e394 <_Balloc+0x7c>)
 800e332:	216b      	movs	r1, #107	@ 0x6b
 800e334:	f001 ff2c 	bl	8010190 <__assert_func>
 800e338:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e33c:	6006      	str	r6, [r0, #0]
 800e33e:	60c6      	str	r6, [r0, #12]
 800e340:	69e6      	ldr	r6, [r4, #28]
 800e342:	68f3      	ldr	r3, [r6, #12]
 800e344:	b183      	cbz	r3, 800e368 <_Balloc+0x50>
 800e346:	69e3      	ldr	r3, [r4, #28]
 800e348:	68db      	ldr	r3, [r3, #12]
 800e34a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e34e:	b9b8      	cbnz	r0, 800e380 <_Balloc+0x68>
 800e350:	2101      	movs	r1, #1
 800e352:	fa01 f605 	lsl.w	r6, r1, r5
 800e356:	1d72      	adds	r2, r6, #5
 800e358:	0092      	lsls	r2, r2, #2
 800e35a:	4620      	mov	r0, r4
 800e35c:	f001 ff36 	bl	80101cc <_calloc_r>
 800e360:	b160      	cbz	r0, 800e37c <_Balloc+0x64>
 800e362:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e366:	e00e      	b.n	800e386 <_Balloc+0x6e>
 800e368:	2221      	movs	r2, #33	@ 0x21
 800e36a:	2104      	movs	r1, #4
 800e36c:	4620      	mov	r0, r4
 800e36e:	f001 ff2d 	bl	80101cc <_calloc_r>
 800e372:	69e3      	ldr	r3, [r4, #28]
 800e374:	60f0      	str	r0, [r6, #12]
 800e376:	68db      	ldr	r3, [r3, #12]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d1e4      	bne.n	800e346 <_Balloc+0x2e>
 800e37c:	2000      	movs	r0, #0
 800e37e:	bd70      	pop	{r4, r5, r6, pc}
 800e380:	6802      	ldr	r2, [r0, #0]
 800e382:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e386:	2300      	movs	r3, #0
 800e388:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e38c:	e7f7      	b.n	800e37e <_Balloc+0x66>
 800e38e:	bf00      	nop
 800e390:	08011672 	.word	0x08011672
 800e394:	080116f2 	.word	0x080116f2

0800e398 <_Bfree>:
 800e398:	b570      	push	{r4, r5, r6, lr}
 800e39a:	69c6      	ldr	r6, [r0, #28]
 800e39c:	4605      	mov	r5, r0
 800e39e:	460c      	mov	r4, r1
 800e3a0:	b976      	cbnz	r6, 800e3c0 <_Bfree+0x28>
 800e3a2:	2010      	movs	r0, #16
 800e3a4:	f7ff ff02 	bl	800e1ac <malloc>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	61e8      	str	r0, [r5, #28]
 800e3ac:	b920      	cbnz	r0, 800e3b8 <_Bfree+0x20>
 800e3ae:	4b09      	ldr	r3, [pc, #36]	@ (800e3d4 <_Bfree+0x3c>)
 800e3b0:	4809      	ldr	r0, [pc, #36]	@ (800e3d8 <_Bfree+0x40>)
 800e3b2:	218f      	movs	r1, #143	@ 0x8f
 800e3b4:	f001 feec 	bl	8010190 <__assert_func>
 800e3b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e3bc:	6006      	str	r6, [r0, #0]
 800e3be:	60c6      	str	r6, [r0, #12]
 800e3c0:	b13c      	cbz	r4, 800e3d2 <_Bfree+0x3a>
 800e3c2:	69eb      	ldr	r3, [r5, #28]
 800e3c4:	6862      	ldr	r2, [r4, #4]
 800e3c6:	68db      	ldr	r3, [r3, #12]
 800e3c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e3cc:	6021      	str	r1, [r4, #0]
 800e3ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e3d2:	bd70      	pop	{r4, r5, r6, pc}
 800e3d4:	08011672 	.word	0x08011672
 800e3d8:	080116f2 	.word	0x080116f2

0800e3dc <__multadd>:
 800e3dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3e0:	690d      	ldr	r5, [r1, #16]
 800e3e2:	4607      	mov	r7, r0
 800e3e4:	460c      	mov	r4, r1
 800e3e6:	461e      	mov	r6, r3
 800e3e8:	f101 0c14 	add.w	ip, r1, #20
 800e3ec:	2000      	movs	r0, #0
 800e3ee:	f8dc 3000 	ldr.w	r3, [ip]
 800e3f2:	b299      	uxth	r1, r3
 800e3f4:	fb02 6101 	mla	r1, r2, r1, r6
 800e3f8:	0c1e      	lsrs	r6, r3, #16
 800e3fa:	0c0b      	lsrs	r3, r1, #16
 800e3fc:	fb02 3306 	mla	r3, r2, r6, r3
 800e400:	b289      	uxth	r1, r1
 800e402:	3001      	adds	r0, #1
 800e404:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e408:	4285      	cmp	r5, r0
 800e40a:	f84c 1b04 	str.w	r1, [ip], #4
 800e40e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e412:	dcec      	bgt.n	800e3ee <__multadd+0x12>
 800e414:	b30e      	cbz	r6, 800e45a <__multadd+0x7e>
 800e416:	68a3      	ldr	r3, [r4, #8]
 800e418:	42ab      	cmp	r3, r5
 800e41a:	dc19      	bgt.n	800e450 <__multadd+0x74>
 800e41c:	6861      	ldr	r1, [r4, #4]
 800e41e:	4638      	mov	r0, r7
 800e420:	3101      	adds	r1, #1
 800e422:	f7ff ff79 	bl	800e318 <_Balloc>
 800e426:	4680      	mov	r8, r0
 800e428:	b928      	cbnz	r0, 800e436 <__multadd+0x5a>
 800e42a:	4602      	mov	r2, r0
 800e42c:	4b0c      	ldr	r3, [pc, #48]	@ (800e460 <__multadd+0x84>)
 800e42e:	480d      	ldr	r0, [pc, #52]	@ (800e464 <__multadd+0x88>)
 800e430:	21ba      	movs	r1, #186	@ 0xba
 800e432:	f001 fead 	bl	8010190 <__assert_func>
 800e436:	6922      	ldr	r2, [r4, #16]
 800e438:	3202      	adds	r2, #2
 800e43a:	f104 010c 	add.w	r1, r4, #12
 800e43e:	0092      	lsls	r2, r2, #2
 800e440:	300c      	adds	r0, #12
 800e442:	f7fe fffc 	bl	800d43e <memcpy>
 800e446:	4621      	mov	r1, r4
 800e448:	4638      	mov	r0, r7
 800e44a:	f7ff ffa5 	bl	800e398 <_Bfree>
 800e44e:	4644      	mov	r4, r8
 800e450:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e454:	3501      	adds	r5, #1
 800e456:	615e      	str	r6, [r3, #20]
 800e458:	6125      	str	r5, [r4, #16]
 800e45a:	4620      	mov	r0, r4
 800e45c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e460:	080116e1 	.word	0x080116e1
 800e464:	080116f2 	.word	0x080116f2

0800e468 <__s2b>:
 800e468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e46c:	460c      	mov	r4, r1
 800e46e:	4615      	mov	r5, r2
 800e470:	461f      	mov	r7, r3
 800e472:	2209      	movs	r2, #9
 800e474:	3308      	adds	r3, #8
 800e476:	4606      	mov	r6, r0
 800e478:	fb93 f3f2 	sdiv	r3, r3, r2
 800e47c:	2100      	movs	r1, #0
 800e47e:	2201      	movs	r2, #1
 800e480:	429a      	cmp	r2, r3
 800e482:	db09      	blt.n	800e498 <__s2b+0x30>
 800e484:	4630      	mov	r0, r6
 800e486:	f7ff ff47 	bl	800e318 <_Balloc>
 800e48a:	b940      	cbnz	r0, 800e49e <__s2b+0x36>
 800e48c:	4602      	mov	r2, r0
 800e48e:	4b19      	ldr	r3, [pc, #100]	@ (800e4f4 <__s2b+0x8c>)
 800e490:	4819      	ldr	r0, [pc, #100]	@ (800e4f8 <__s2b+0x90>)
 800e492:	21d3      	movs	r1, #211	@ 0xd3
 800e494:	f001 fe7c 	bl	8010190 <__assert_func>
 800e498:	0052      	lsls	r2, r2, #1
 800e49a:	3101      	adds	r1, #1
 800e49c:	e7f0      	b.n	800e480 <__s2b+0x18>
 800e49e:	9b08      	ldr	r3, [sp, #32]
 800e4a0:	6143      	str	r3, [r0, #20]
 800e4a2:	2d09      	cmp	r5, #9
 800e4a4:	f04f 0301 	mov.w	r3, #1
 800e4a8:	6103      	str	r3, [r0, #16]
 800e4aa:	dd16      	ble.n	800e4da <__s2b+0x72>
 800e4ac:	f104 0909 	add.w	r9, r4, #9
 800e4b0:	46c8      	mov	r8, r9
 800e4b2:	442c      	add	r4, r5
 800e4b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800e4b8:	4601      	mov	r1, r0
 800e4ba:	3b30      	subs	r3, #48	@ 0x30
 800e4bc:	220a      	movs	r2, #10
 800e4be:	4630      	mov	r0, r6
 800e4c0:	f7ff ff8c 	bl	800e3dc <__multadd>
 800e4c4:	45a0      	cmp	r8, r4
 800e4c6:	d1f5      	bne.n	800e4b4 <__s2b+0x4c>
 800e4c8:	f1a5 0408 	sub.w	r4, r5, #8
 800e4cc:	444c      	add	r4, r9
 800e4ce:	1b2d      	subs	r5, r5, r4
 800e4d0:	1963      	adds	r3, r4, r5
 800e4d2:	42bb      	cmp	r3, r7
 800e4d4:	db04      	blt.n	800e4e0 <__s2b+0x78>
 800e4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4da:	340a      	adds	r4, #10
 800e4dc:	2509      	movs	r5, #9
 800e4de:	e7f6      	b.n	800e4ce <__s2b+0x66>
 800e4e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e4e4:	4601      	mov	r1, r0
 800e4e6:	3b30      	subs	r3, #48	@ 0x30
 800e4e8:	220a      	movs	r2, #10
 800e4ea:	4630      	mov	r0, r6
 800e4ec:	f7ff ff76 	bl	800e3dc <__multadd>
 800e4f0:	e7ee      	b.n	800e4d0 <__s2b+0x68>
 800e4f2:	bf00      	nop
 800e4f4:	080116e1 	.word	0x080116e1
 800e4f8:	080116f2 	.word	0x080116f2

0800e4fc <__hi0bits>:
 800e4fc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e500:	4603      	mov	r3, r0
 800e502:	bf36      	itet	cc
 800e504:	0403      	lslcc	r3, r0, #16
 800e506:	2000      	movcs	r0, #0
 800e508:	2010      	movcc	r0, #16
 800e50a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e50e:	bf3c      	itt	cc
 800e510:	021b      	lslcc	r3, r3, #8
 800e512:	3008      	addcc	r0, #8
 800e514:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e518:	bf3c      	itt	cc
 800e51a:	011b      	lslcc	r3, r3, #4
 800e51c:	3004      	addcc	r0, #4
 800e51e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e522:	bf3c      	itt	cc
 800e524:	009b      	lslcc	r3, r3, #2
 800e526:	3002      	addcc	r0, #2
 800e528:	2b00      	cmp	r3, #0
 800e52a:	db05      	blt.n	800e538 <__hi0bits+0x3c>
 800e52c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e530:	f100 0001 	add.w	r0, r0, #1
 800e534:	bf08      	it	eq
 800e536:	2020      	moveq	r0, #32
 800e538:	4770      	bx	lr

0800e53a <__lo0bits>:
 800e53a:	6803      	ldr	r3, [r0, #0]
 800e53c:	4602      	mov	r2, r0
 800e53e:	f013 0007 	ands.w	r0, r3, #7
 800e542:	d00b      	beq.n	800e55c <__lo0bits+0x22>
 800e544:	07d9      	lsls	r1, r3, #31
 800e546:	d421      	bmi.n	800e58c <__lo0bits+0x52>
 800e548:	0798      	lsls	r0, r3, #30
 800e54a:	bf49      	itett	mi
 800e54c:	085b      	lsrmi	r3, r3, #1
 800e54e:	089b      	lsrpl	r3, r3, #2
 800e550:	2001      	movmi	r0, #1
 800e552:	6013      	strmi	r3, [r2, #0]
 800e554:	bf5c      	itt	pl
 800e556:	6013      	strpl	r3, [r2, #0]
 800e558:	2002      	movpl	r0, #2
 800e55a:	4770      	bx	lr
 800e55c:	b299      	uxth	r1, r3
 800e55e:	b909      	cbnz	r1, 800e564 <__lo0bits+0x2a>
 800e560:	0c1b      	lsrs	r3, r3, #16
 800e562:	2010      	movs	r0, #16
 800e564:	b2d9      	uxtb	r1, r3
 800e566:	b909      	cbnz	r1, 800e56c <__lo0bits+0x32>
 800e568:	3008      	adds	r0, #8
 800e56a:	0a1b      	lsrs	r3, r3, #8
 800e56c:	0719      	lsls	r1, r3, #28
 800e56e:	bf04      	itt	eq
 800e570:	091b      	lsreq	r3, r3, #4
 800e572:	3004      	addeq	r0, #4
 800e574:	0799      	lsls	r1, r3, #30
 800e576:	bf04      	itt	eq
 800e578:	089b      	lsreq	r3, r3, #2
 800e57a:	3002      	addeq	r0, #2
 800e57c:	07d9      	lsls	r1, r3, #31
 800e57e:	d403      	bmi.n	800e588 <__lo0bits+0x4e>
 800e580:	085b      	lsrs	r3, r3, #1
 800e582:	f100 0001 	add.w	r0, r0, #1
 800e586:	d003      	beq.n	800e590 <__lo0bits+0x56>
 800e588:	6013      	str	r3, [r2, #0]
 800e58a:	4770      	bx	lr
 800e58c:	2000      	movs	r0, #0
 800e58e:	4770      	bx	lr
 800e590:	2020      	movs	r0, #32
 800e592:	4770      	bx	lr

0800e594 <__i2b>:
 800e594:	b510      	push	{r4, lr}
 800e596:	460c      	mov	r4, r1
 800e598:	2101      	movs	r1, #1
 800e59a:	f7ff febd 	bl	800e318 <_Balloc>
 800e59e:	4602      	mov	r2, r0
 800e5a0:	b928      	cbnz	r0, 800e5ae <__i2b+0x1a>
 800e5a2:	4b05      	ldr	r3, [pc, #20]	@ (800e5b8 <__i2b+0x24>)
 800e5a4:	4805      	ldr	r0, [pc, #20]	@ (800e5bc <__i2b+0x28>)
 800e5a6:	f240 1145 	movw	r1, #325	@ 0x145
 800e5aa:	f001 fdf1 	bl	8010190 <__assert_func>
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	6144      	str	r4, [r0, #20]
 800e5b2:	6103      	str	r3, [r0, #16]
 800e5b4:	bd10      	pop	{r4, pc}
 800e5b6:	bf00      	nop
 800e5b8:	080116e1 	.word	0x080116e1
 800e5bc:	080116f2 	.word	0x080116f2

0800e5c0 <__multiply>:
 800e5c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e5c4:	4617      	mov	r7, r2
 800e5c6:	690a      	ldr	r2, [r1, #16]
 800e5c8:	693b      	ldr	r3, [r7, #16]
 800e5ca:	429a      	cmp	r2, r3
 800e5cc:	bfa8      	it	ge
 800e5ce:	463b      	movge	r3, r7
 800e5d0:	4689      	mov	r9, r1
 800e5d2:	bfa4      	itt	ge
 800e5d4:	460f      	movge	r7, r1
 800e5d6:	4699      	movge	r9, r3
 800e5d8:	693d      	ldr	r5, [r7, #16]
 800e5da:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e5de:	68bb      	ldr	r3, [r7, #8]
 800e5e0:	6879      	ldr	r1, [r7, #4]
 800e5e2:	eb05 060a 	add.w	r6, r5, sl
 800e5e6:	42b3      	cmp	r3, r6
 800e5e8:	b085      	sub	sp, #20
 800e5ea:	bfb8      	it	lt
 800e5ec:	3101      	addlt	r1, #1
 800e5ee:	f7ff fe93 	bl	800e318 <_Balloc>
 800e5f2:	b930      	cbnz	r0, 800e602 <__multiply+0x42>
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	4b41      	ldr	r3, [pc, #260]	@ (800e6fc <__multiply+0x13c>)
 800e5f8:	4841      	ldr	r0, [pc, #260]	@ (800e700 <__multiply+0x140>)
 800e5fa:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e5fe:	f001 fdc7 	bl	8010190 <__assert_func>
 800e602:	f100 0414 	add.w	r4, r0, #20
 800e606:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e60a:	4623      	mov	r3, r4
 800e60c:	2200      	movs	r2, #0
 800e60e:	4573      	cmp	r3, lr
 800e610:	d320      	bcc.n	800e654 <__multiply+0x94>
 800e612:	f107 0814 	add.w	r8, r7, #20
 800e616:	f109 0114 	add.w	r1, r9, #20
 800e61a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e61e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e622:	9302      	str	r3, [sp, #8]
 800e624:	1beb      	subs	r3, r5, r7
 800e626:	3b15      	subs	r3, #21
 800e628:	f023 0303 	bic.w	r3, r3, #3
 800e62c:	3304      	adds	r3, #4
 800e62e:	3715      	adds	r7, #21
 800e630:	42bd      	cmp	r5, r7
 800e632:	bf38      	it	cc
 800e634:	2304      	movcc	r3, #4
 800e636:	9301      	str	r3, [sp, #4]
 800e638:	9b02      	ldr	r3, [sp, #8]
 800e63a:	9103      	str	r1, [sp, #12]
 800e63c:	428b      	cmp	r3, r1
 800e63e:	d80c      	bhi.n	800e65a <__multiply+0x9a>
 800e640:	2e00      	cmp	r6, #0
 800e642:	dd03      	ble.n	800e64c <__multiply+0x8c>
 800e644:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d055      	beq.n	800e6f8 <__multiply+0x138>
 800e64c:	6106      	str	r6, [r0, #16]
 800e64e:	b005      	add	sp, #20
 800e650:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e654:	f843 2b04 	str.w	r2, [r3], #4
 800e658:	e7d9      	b.n	800e60e <__multiply+0x4e>
 800e65a:	f8b1 a000 	ldrh.w	sl, [r1]
 800e65e:	f1ba 0f00 	cmp.w	sl, #0
 800e662:	d01f      	beq.n	800e6a4 <__multiply+0xe4>
 800e664:	46c4      	mov	ip, r8
 800e666:	46a1      	mov	r9, r4
 800e668:	2700      	movs	r7, #0
 800e66a:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e66e:	f8d9 3000 	ldr.w	r3, [r9]
 800e672:	fa1f fb82 	uxth.w	fp, r2
 800e676:	b29b      	uxth	r3, r3
 800e678:	fb0a 330b 	mla	r3, sl, fp, r3
 800e67c:	443b      	add	r3, r7
 800e67e:	f8d9 7000 	ldr.w	r7, [r9]
 800e682:	0c12      	lsrs	r2, r2, #16
 800e684:	0c3f      	lsrs	r7, r7, #16
 800e686:	fb0a 7202 	mla	r2, sl, r2, r7
 800e68a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e68e:	b29b      	uxth	r3, r3
 800e690:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e694:	4565      	cmp	r5, ip
 800e696:	f849 3b04 	str.w	r3, [r9], #4
 800e69a:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e69e:	d8e4      	bhi.n	800e66a <__multiply+0xaa>
 800e6a0:	9b01      	ldr	r3, [sp, #4]
 800e6a2:	50e7      	str	r7, [r4, r3]
 800e6a4:	9b03      	ldr	r3, [sp, #12]
 800e6a6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e6aa:	3104      	adds	r1, #4
 800e6ac:	f1b9 0f00 	cmp.w	r9, #0
 800e6b0:	d020      	beq.n	800e6f4 <__multiply+0x134>
 800e6b2:	6823      	ldr	r3, [r4, #0]
 800e6b4:	4647      	mov	r7, r8
 800e6b6:	46a4      	mov	ip, r4
 800e6b8:	f04f 0a00 	mov.w	sl, #0
 800e6bc:	f8b7 b000 	ldrh.w	fp, [r7]
 800e6c0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e6c4:	fb09 220b 	mla	r2, r9, fp, r2
 800e6c8:	4452      	add	r2, sl
 800e6ca:	b29b      	uxth	r3, r3
 800e6cc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e6d0:	f84c 3b04 	str.w	r3, [ip], #4
 800e6d4:	f857 3b04 	ldr.w	r3, [r7], #4
 800e6d8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6dc:	f8bc 3000 	ldrh.w	r3, [ip]
 800e6e0:	fb09 330a 	mla	r3, r9, sl, r3
 800e6e4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e6e8:	42bd      	cmp	r5, r7
 800e6ea:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e6ee:	d8e5      	bhi.n	800e6bc <__multiply+0xfc>
 800e6f0:	9a01      	ldr	r2, [sp, #4]
 800e6f2:	50a3      	str	r3, [r4, r2]
 800e6f4:	3404      	adds	r4, #4
 800e6f6:	e79f      	b.n	800e638 <__multiply+0x78>
 800e6f8:	3e01      	subs	r6, #1
 800e6fa:	e7a1      	b.n	800e640 <__multiply+0x80>
 800e6fc:	080116e1 	.word	0x080116e1
 800e700:	080116f2 	.word	0x080116f2

0800e704 <__pow5mult>:
 800e704:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e708:	4615      	mov	r5, r2
 800e70a:	f012 0203 	ands.w	r2, r2, #3
 800e70e:	4607      	mov	r7, r0
 800e710:	460e      	mov	r6, r1
 800e712:	d007      	beq.n	800e724 <__pow5mult+0x20>
 800e714:	4c25      	ldr	r4, [pc, #148]	@ (800e7ac <__pow5mult+0xa8>)
 800e716:	3a01      	subs	r2, #1
 800e718:	2300      	movs	r3, #0
 800e71a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e71e:	f7ff fe5d 	bl	800e3dc <__multadd>
 800e722:	4606      	mov	r6, r0
 800e724:	10ad      	asrs	r5, r5, #2
 800e726:	d03d      	beq.n	800e7a4 <__pow5mult+0xa0>
 800e728:	69fc      	ldr	r4, [r7, #28]
 800e72a:	b97c      	cbnz	r4, 800e74c <__pow5mult+0x48>
 800e72c:	2010      	movs	r0, #16
 800e72e:	f7ff fd3d 	bl	800e1ac <malloc>
 800e732:	4602      	mov	r2, r0
 800e734:	61f8      	str	r0, [r7, #28]
 800e736:	b928      	cbnz	r0, 800e744 <__pow5mult+0x40>
 800e738:	4b1d      	ldr	r3, [pc, #116]	@ (800e7b0 <__pow5mult+0xac>)
 800e73a:	481e      	ldr	r0, [pc, #120]	@ (800e7b4 <__pow5mult+0xb0>)
 800e73c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e740:	f001 fd26 	bl	8010190 <__assert_func>
 800e744:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e748:	6004      	str	r4, [r0, #0]
 800e74a:	60c4      	str	r4, [r0, #12]
 800e74c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e750:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e754:	b94c      	cbnz	r4, 800e76a <__pow5mult+0x66>
 800e756:	f240 2171 	movw	r1, #625	@ 0x271
 800e75a:	4638      	mov	r0, r7
 800e75c:	f7ff ff1a 	bl	800e594 <__i2b>
 800e760:	2300      	movs	r3, #0
 800e762:	f8c8 0008 	str.w	r0, [r8, #8]
 800e766:	4604      	mov	r4, r0
 800e768:	6003      	str	r3, [r0, #0]
 800e76a:	f04f 0900 	mov.w	r9, #0
 800e76e:	07eb      	lsls	r3, r5, #31
 800e770:	d50a      	bpl.n	800e788 <__pow5mult+0x84>
 800e772:	4631      	mov	r1, r6
 800e774:	4622      	mov	r2, r4
 800e776:	4638      	mov	r0, r7
 800e778:	f7ff ff22 	bl	800e5c0 <__multiply>
 800e77c:	4631      	mov	r1, r6
 800e77e:	4680      	mov	r8, r0
 800e780:	4638      	mov	r0, r7
 800e782:	f7ff fe09 	bl	800e398 <_Bfree>
 800e786:	4646      	mov	r6, r8
 800e788:	106d      	asrs	r5, r5, #1
 800e78a:	d00b      	beq.n	800e7a4 <__pow5mult+0xa0>
 800e78c:	6820      	ldr	r0, [r4, #0]
 800e78e:	b938      	cbnz	r0, 800e7a0 <__pow5mult+0x9c>
 800e790:	4622      	mov	r2, r4
 800e792:	4621      	mov	r1, r4
 800e794:	4638      	mov	r0, r7
 800e796:	f7ff ff13 	bl	800e5c0 <__multiply>
 800e79a:	6020      	str	r0, [r4, #0]
 800e79c:	f8c0 9000 	str.w	r9, [r0]
 800e7a0:	4604      	mov	r4, r0
 800e7a2:	e7e4      	b.n	800e76e <__pow5mult+0x6a>
 800e7a4:	4630      	mov	r0, r6
 800e7a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e7aa:	bf00      	nop
 800e7ac:	08011804 	.word	0x08011804
 800e7b0:	08011672 	.word	0x08011672
 800e7b4:	080116f2 	.word	0x080116f2

0800e7b8 <__lshift>:
 800e7b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e7bc:	460c      	mov	r4, r1
 800e7be:	6849      	ldr	r1, [r1, #4]
 800e7c0:	6923      	ldr	r3, [r4, #16]
 800e7c2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e7c6:	68a3      	ldr	r3, [r4, #8]
 800e7c8:	4607      	mov	r7, r0
 800e7ca:	4691      	mov	r9, r2
 800e7cc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e7d0:	f108 0601 	add.w	r6, r8, #1
 800e7d4:	42b3      	cmp	r3, r6
 800e7d6:	db0b      	blt.n	800e7f0 <__lshift+0x38>
 800e7d8:	4638      	mov	r0, r7
 800e7da:	f7ff fd9d 	bl	800e318 <_Balloc>
 800e7de:	4605      	mov	r5, r0
 800e7e0:	b948      	cbnz	r0, 800e7f6 <__lshift+0x3e>
 800e7e2:	4602      	mov	r2, r0
 800e7e4:	4b28      	ldr	r3, [pc, #160]	@ (800e888 <__lshift+0xd0>)
 800e7e6:	4829      	ldr	r0, [pc, #164]	@ (800e88c <__lshift+0xd4>)
 800e7e8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e7ec:	f001 fcd0 	bl	8010190 <__assert_func>
 800e7f0:	3101      	adds	r1, #1
 800e7f2:	005b      	lsls	r3, r3, #1
 800e7f4:	e7ee      	b.n	800e7d4 <__lshift+0x1c>
 800e7f6:	2300      	movs	r3, #0
 800e7f8:	f100 0114 	add.w	r1, r0, #20
 800e7fc:	f100 0210 	add.w	r2, r0, #16
 800e800:	4618      	mov	r0, r3
 800e802:	4553      	cmp	r3, sl
 800e804:	db33      	blt.n	800e86e <__lshift+0xb6>
 800e806:	6920      	ldr	r0, [r4, #16]
 800e808:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e80c:	f104 0314 	add.w	r3, r4, #20
 800e810:	f019 091f 	ands.w	r9, r9, #31
 800e814:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e818:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e81c:	d02b      	beq.n	800e876 <__lshift+0xbe>
 800e81e:	f1c9 0e20 	rsb	lr, r9, #32
 800e822:	468a      	mov	sl, r1
 800e824:	2200      	movs	r2, #0
 800e826:	6818      	ldr	r0, [r3, #0]
 800e828:	fa00 f009 	lsl.w	r0, r0, r9
 800e82c:	4310      	orrs	r0, r2
 800e82e:	f84a 0b04 	str.w	r0, [sl], #4
 800e832:	f853 2b04 	ldr.w	r2, [r3], #4
 800e836:	459c      	cmp	ip, r3
 800e838:	fa22 f20e 	lsr.w	r2, r2, lr
 800e83c:	d8f3      	bhi.n	800e826 <__lshift+0x6e>
 800e83e:	ebac 0304 	sub.w	r3, ip, r4
 800e842:	3b15      	subs	r3, #21
 800e844:	f023 0303 	bic.w	r3, r3, #3
 800e848:	3304      	adds	r3, #4
 800e84a:	f104 0015 	add.w	r0, r4, #21
 800e84e:	4560      	cmp	r0, ip
 800e850:	bf88      	it	hi
 800e852:	2304      	movhi	r3, #4
 800e854:	50ca      	str	r2, [r1, r3]
 800e856:	b10a      	cbz	r2, 800e85c <__lshift+0xa4>
 800e858:	f108 0602 	add.w	r6, r8, #2
 800e85c:	3e01      	subs	r6, #1
 800e85e:	4638      	mov	r0, r7
 800e860:	612e      	str	r6, [r5, #16]
 800e862:	4621      	mov	r1, r4
 800e864:	f7ff fd98 	bl	800e398 <_Bfree>
 800e868:	4628      	mov	r0, r5
 800e86a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e86e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e872:	3301      	adds	r3, #1
 800e874:	e7c5      	b.n	800e802 <__lshift+0x4a>
 800e876:	3904      	subs	r1, #4
 800e878:	f853 2b04 	ldr.w	r2, [r3], #4
 800e87c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e880:	459c      	cmp	ip, r3
 800e882:	d8f9      	bhi.n	800e878 <__lshift+0xc0>
 800e884:	e7ea      	b.n	800e85c <__lshift+0xa4>
 800e886:	bf00      	nop
 800e888:	080116e1 	.word	0x080116e1
 800e88c:	080116f2 	.word	0x080116f2

0800e890 <__mcmp>:
 800e890:	690a      	ldr	r2, [r1, #16]
 800e892:	4603      	mov	r3, r0
 800e894:	6900      	ldr	r0, [r0, #16]
 800e896:	1a80      	subs	r0, r0, r2
 800e898:	b530      	push	{r4, r5, lr}
 800e89a:	d10e      	bne.n	800e8ba <__mcmp+0x2a>
 800e89c:	3314      	adds	r3, #20
 800e89e:	3114      	adds	r1, #20
 800e8a0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e8a4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e8a8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e8ac:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e8b0:	4295      	cmp	r5, r2
 800e8b2:	d003      	beq.n	800e8bc <__mcmp+0x2c>
 800e8b4:	d205      	bcs.n	800e8c2 <__mcmp+0x32>
 800e8b6:	f04f 30ff 	mov.w	r0, #4294967295
 800e8ba:	bd30      	pop	{r4, r5, pc}
 800e8bc:	42a3      	cmp	r3, r4
 800e8be:	d3f3      	bcc.n	800e8a8 <__mcmp+0x18>
 800e8c0:	e7fb      	b.n	800e8ba <__mcmp+0x2a>
 800e8c2:	2001      	movs	r0, #1
 800e8c4:	e7f9      	b.n	800e8ba <__mcmp+0x2a>
	...

0800e8c8 <__mdiff>:
 800e8c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e8cc:	4689      	mov	r9, r1
 800e8ce:	4606      	mov	r6, r0
 800e8d0:	4611      	mov	r1, r2
 800e8d2:	4648      	mov	r0, r9
 800e8d4:	4614      	mov	r4, r2
 800e8d6:	f7ff ffdb 	bl	800e890 <__mcmp>
 800e8da:	1e05      	subs	r5, r0, #0
 800e8dc:	d112      	bne.n	800e904 <__mdiff+0x3c>
 800e8de:	4629      	mov	r1, r5
 800e8e0:	4630      	mov	r0, r6
 800e8e2:	f7ff fd19 	bl	800e318 <_Balloc>
 800e8e6:	4602      	mov	r2, r0
 800e8e8:	b928      	cbnz	r0, 800e8f6 <__mdiff+0x2e>
 800e8ea:	4b3f      	ldr	r3, [pc, #252]	@ (800e9e8 <__mdiff+0x120>)
 800e8ec:	f240 2137 	movw	r1, #567	@ 0x237
 800e8f0:	483e      	ldr	r0, [pc, #248]	@ (800e9ec <__mdiff+0x124>)
 800e8f2:	f001 fc4d 	bl	8010190 <__assert_func>
 800e8f6:	2301      	movs	r3, #1
 800e8f8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e8fc:	4610      	mov	r0, r2
 800e8fe:	b003      	add	sp, #12
 800e900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e904:	bfbc      	itt	lt
 800e906:	464b      	movlt	r3, r9
 800e908:	46a1      	movlt	r9, r4
 800e90a:	4630      	mov	r0, r6
 800e90c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e910:	bfba      	itte	lt
 800e912:	461c      	movlt	r4, r3
 800e914:	2501      	movlt	r5, #1
 800e916:	2500      	movge	r5, #0
 800e918:	f7ff fcfe 	bl	800e318 <_Balloc>
 800e91c:	4602      	mov	r2, r0
 800e91e:	b918      	cbnz	r0, 800e928 <__mdiff+0x60>
 800e920:	4b31      	ldr	r3, [pc, #196]	@ (800e9e8 <__mdiff+0x120>)
 800e922:	f240 2145 	movw	r1, #581	@ 0x245
 800e926:	e7e3      	b.n	800e8f0 <__mdiff+0x28>
 800e928:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e92c:	6926      	ldr	r6, [r4, #16]
 800e92e:	60c5      	str	r5, [r0, #12]
 800e930:	f109 0310 	add.w	r3, r9, #16
 800e934:	f109 0514 	add.w	r5, r9, #20
 800e938:	f104 0e14 	add.w	lr, r4, #20
 800e93c:	f100 0b14 	add.w	fp, r0, #20
 800e940:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e944:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e948:	9301      	str	r3, [sp, #4]
 800e94a:	46d9      	mov	r9, fp
 800e94c:	f04f 0c00 	mov.w	ip, #0
 800e950:	9b01      	ldr	r3, [sp, #4]
 800e952:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e956:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e95a:	9301      	str	r3, [sp, #4]
 800e95c:	fa1f f38a 	uxth.w	r3, sl
 800e960:	4619      	mov	r1, r3
 800e962:	b283      	uxth	r3, r0
 800e964:	1acb      	subs	r3, r1, r3
 800e966:	0c00      	lsrs	r0, r0, #16
 800e968:	4463      	add	r3, ip
 800e96a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e96e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e972:	b29b      	uxth	r3, r3
 800e974:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e978:	4576      	cmp	r6, lr
 800e97a:	f849 3b04 	str.w	r3, [r9], #4
 800e97e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e982:	d8e5      	bhi.n	800e950 <__mdiff+0x88>
 800e984:	1b33      	subs	r3, r6, r4
 800e986:	3b15      	subs	r3, #21
 800e988:	f023 0303 	bic.w	r3, r3, #3
 800e98c:	3415      	adds	r4, #21
 800e98e:	3304      	adds	r3, #4
 800e990:	42a6      	cmp	r6, r4
 800e992:	bf38      	it	cc
 800e994:	2304      	movcc	r3, #4
 800e996:	441d      	add	r5, r3
 800e998:	445b      	add	r3, fp
 800e99a:	461e      	mov	r6, r3
 800e99c:	462c      	mov	r4, r5
 800e99e:	4544      	cmp	r4, r8
 800e9a0:	d30e      	bcc.n	800e9c0 <__mdiff+0xf8>
 800e9a2:	f108 0103 	add.w	r1, r8, #3
 800e9a6:	1b49      	subs	r1, r1, r5
 800e9a8:	f021 0103 	bic.w	r1, r1, #3
 800e9ac:	3d03      	subs	r5, #3
 800e9ae:	45a8      	cmp	r8, r5
 800e9b0:	bf38      	it	cc
 800e9b2:	2100      	movcc	r1, #0
 800e9b4:	440b      	add	r3, r1
 800e9b6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e9ba:	b191      	cbz	r1, 800e9e2 <__mdiff+0x11a>
 800e9bc:	6117      	str	r7, [r2, #16]
 800e9be:	e79d      	b.n	800e8fc <__mdiff+0x34>
 800e9c0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e9c4:	46e6      	mov	lr, ip
 800e9c6:	0c08      	lsrs	r0, r1, #16
 800e9c8:	fa1c fc81 	uxtah	ip, ip, r1
 800e9cc:	4471      	add	r1, lr
 800e9ce:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e9d2:	b289      	uxth	r1, r1
 800e9d4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e9d8:	f846 1b04 	str.w	r1, [r6], #4
 800e9dc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e9e0:	e7dd      	b.n	800e99e <__mdiff+0xd6>
 800e9e2:	3f01      	subs	r7, #1
 800e9e4:	e7e7      	b.n	800e9b6 <__mdiff+0xee>
 800e9e6:	bf00      	nop
 800e9e8:	080116e1 	.word	0x080116e1
 800e9ec:	080116f2 	.word	0x080116f2

0800e9f0 <__ulp>:
 800e9f0:	b082      	sub	sp, #8
 800e9f2:	ed8d 0b00 	vstr	d0, [sp]
 800e9f6:	9a01      	ldr	r2, [sp, #4]
 800e9f8:	4b0f      	ldr	r3, [pc, #60]	@ (800ea38 <__ulp+0x48>)
 800e9fa:	4013      	ands	r3, r2
 800e9fc:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800ea00:	2b00      	cmp	r3, #0
 800ea02:	dc08      	bgt.n	800ea16 <__ulp+0x26>
 800ea04:	425b      	negs	r3, r3
 800ea06:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800ea0a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800ea0e:	da04      	bge.n	800ea1a <__ulp+0x2a>
 800ea10:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800ea14:	4113      	asrs	r3, r2
 800ea16:	2200      	movs	r2, #0
 800ea18:	e008      	b.n	800ea2c <__ulp+0x3c>
 800ea1a:	f1a2 0314 	sub.w	r3, r2, #20
 800ea1e:	2b1e      	cmp	r3, #30
 800ea20:	bfda      	itte	le
 800ea22:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800ea26:	40da      	lsrle	r2, r3
 800ea28:	2201      	movgt	r2, #1
 800ea2a:	2300      	movs	r3, #0
 800ea2c:	4619      	mov	r1, r3
 800ea2e:	4610      	mov	r0, r2
 800ea30:	ec41 0b10 	vmov	d0, r0, r1
 800ea34:	b002      	add	sp, #8
 800ea36:	4770      	bx	lr
 800ea38:	7ff00000 	.word	0x7ff00000

0800ea3c <__b2d>:
 800ea3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea40:	6906      	ldr	r6, [r0, #16]
 800ea42:	f100 0814 	add.w	r8, r0, #20
 800ea46:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800ea4a:	1f37      	subs	r7, r6, #4
 800ea4c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ea50:	4610      	mov	r0, r2
 800ea52:	f7ff fd53 	bl	800e4fc <__hi0bits>
 800ea56:	f1c0 0320 	rsb	r3, r0, #32
 800ea5a:	280a      	cmp	r0, #10
 800ea5c:	600b      	str	r3, [r1, #0]
 800ea5e:	491b      	ldr	r1, [pc, #108]	@ (800eacc <__b2d+0x90>)
 800ea60:	dc15      	bgt.n	800ea8e <__b2d+0x52>
 800ea62:	f1c0 0c0b 	rsb	ip, r0, #11
 800ea66:	fa22 f30c 	lsr.w	r3, r2, ip
 800ea6a:	45b8      	cmp	r8, r7
 800ea6c:	ea43 0501 	orr.w	r5, r3, r1
 800ea70:	bf34      	ite	cc
 800ea72:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ea76:	2300      	movcs	r3, #0
 800ea78:	3015      	adds	r0, #21
 800ea7a:	fa02 f000 	lsl.w	r0, r2, r0
 800ea7e:	fa23 f30c 	lsr.w	r3, r3, ip
 800ea82:	4303      	orrs	r3, r0
 800ea84:	461c      	mov	r4, r3
 800ea86:	ec45 4b10 	vmov	d0, r4, r5
 800ea8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ea8e:	45b8      	cmp	r8, r7
 800ea90:	bf3a      	itte	cc
 800ea92:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800ea96:	f1a6 0708 	subcc.w	r7, r6, #8
 800ea9a:	2300      	movcs	r3, #0
 800ea9c:	380b      	subs	r0, #11
 800ea9e:	d012      	beq.n	800eac6 <__b2d+0x8a>
 800eaa0:	f1c0 0120 	rsb	r1, r0, #32
 800eaa4:	fa23 f401 	lsr.w	r4, r3, r1
 800eaa8:	4082      	lsls	r2, r0
 800eaaa:	4322      	orrs	r2, r4
 800eaac:	4547      	cmp	r7, r8
 800eaae:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800eab2:	bf8c      	ite	hi
 800eab4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800eab8:	2200      	movls	r2, #0
 800eaba:	4083      	lsls	r3, r0
 800eabc:	40ca      	lsrs	r2, r1
 800eabe:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800eac2:	4313      	orrs	r3, r2
 800eac4:	e7de      	b.n	800ea84 <__b2d+0x48>
 800eac6:	ea42 0501 	orr.w	r5, r2, r1
 800eaca:	e7db      	b.n	800ea84 <__b2d+0x48>
 800eacc:	3ff00000 	.word	0x3ff00000

0800ead0 <__d2b>:
 800ead0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ead4:	460f      	mov	r7, r1
 800ead6:	2101      	movs	r1, #1
 800ead8:	ec59 8b10 	vmov	r8, r9, d0
 800eadc:	4616      	mov	r6, r2
 800eade:	f7ff fc1b 	bl	800e318 <_Balloc>
 800eae2:	4604      	mov	r4, r0
 800eae4:	b930      	cbnz	r0, 800eaf4 <__d2b+0x24>
 800eae6:	4602      	mov	r2, r0
 800eae8:	4b23      	ldr	r3, [pc, #140]	@ (800eb78 <__d2b+0xa8>)
 800eaea:	4824      	ldr	r0, [pc, #144]	@ (800eb7c <__d2b+0xac>)
 800eaec:	f240 310f 	movw	r1, #783	@ 0x30f
 800eaf0:	f001 fb4e 	bl	8010190 <__assert_func>
 800eaf4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800eaf8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eafc:	b10d      	cbz	r5, 800eb02 <__d2b+0x32>
 800eafe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800eb02:	9301      	str	r3, [sp, #4]
 800eb04:	f1b8 0300 	subs.w	r3, r8, #0
 800eb08:	d023      	beq.n	800eb52 <__d2b+0x82>
 800eb0a:	4668      	mov	r0, sp
 800eb0c:	9300      	str	r3, [sp, #0]
 800eb0e:	f7ff fd14 	bl	800e53a <__lo0bits>
 800eb12:	e9dd 1200 	ldrd	r1, r2, [sp]
 800eb16:	b1d0      	cbz	r0, 800eb4e <__d2b+0x7e>
 800eb18:	f1c0 0320 	rsb	r3, r0, #32
 800eb1c:	fa02 f303 	lsl.w	r3, r2, r3
 800eb20:	430b      	orrs	r3, r1
 800eb22:	40c2      	lsrs	r2, r0
 800eb24:	6163      	str	r3, [r4, #20]
 800eb26:	9201      	str	r2, [sp, #4]
 800eb28:	9b01      	ldr	r3, [sp, #4]
 800eb2a:	61a3      	str	r3, [r4, #24]
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	bf0c      	ite	eq
 800eb30:	2201      	moveq	r2, #1
 800eb32:	2202      	movne	r2, #2
 800eb34:	6122      	str	r2, [r4, #16]
 800eb36:	b1a5      	cbz	r5, 800eb62 <__d2b+0x92>
 800eb38:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800eb3c:	4405      	add	r5, r0
 800eb3e:	603d      	str	r5, [r7, #0]
 800eb40:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eb44:	6030      	str	r0, [r6, #0]
 800eb46:	4620      	mov	r0, r4
 800eb48:	b003      	add	sp, #12
 800eb4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb4e:	6161      	str	r1, [r4, #20]
 800eb50:	e7ea      	b.n	800eb28 <__d2b+0x58>
 800eb52:	a801      	add	r0, sp, #4
 800eb54:	f7ff fcf1 	bl	800e53a <__lo0bits>
 800eb58:	9b01      	ldr	r3, [sp, #4]
 800eb5a:	6163      	str	r3, [r4, #20]
 800eb5c:	3020      	adds	r0, #32
 800eb5e:	2201      	movs	r2, #1
 800eb60:	e7e8      	b.n	800eb34 <__d2b+0x64>
 800eb62:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eb66:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eb6a:	6038      	str	r0, [r7, #0]
 800eb6c:	6918      	ldr	r0, [r3, #16]
 800eb6e:	f7ff fcc5 	bl	800e4fc <__hi0bits>
 800eb72:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eb76:	e7e5      	b.n	800eb44 <__d2b+0x74>
 800eb78:	080116e1 	.word	0x080116e1
 800eb7c:	080116f2 	.word	0x080116f2

0800eb80 <__ratio>:
 800eb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb84:	b085      	sub	sp, #20
 800eb86:	e9cd 1000 	strd	r1, r0, [sp]
 800eb8a:	a902      	add	r1, sp, #8
 800eb8c:	f7ff ff56 	bl	800ea3c <__b2d>
 800eb90:	9800      	ldr	r0, [sp, #0]
 800eb92:	a903      	add	r1, sp, #12
 800eb94:	ec55 4b10 	vmov	r4, r5, d0
 800eb98:	f7ff ff50 	bl	800ea3c <__b2d>
 800eb9c:	9b01      	ldr	r3, [sp, #4]
 800eb9e:	6919      	ldr	r1, [r3, #16]
 800eba0:	9b00      	ldr	r3, [sp, #0]
 800eba2:	691b      	ldr	r3, [r3, #16]
 800eba4:	1ac9      	subs	r1, r1, r3
 800eba6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800ebaa:	1a9b      	subs	r3, r3, r2
 800ebac:	ec5b ab10 	vmov	sl, fp, d0
 800ebb0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	bfce      	itee	gt
 800ebb8:	462a      	movgt	r2, r5
 800ebba:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ebbe:	465a      	movle	r2, fp
 800ebc0:	462f      	mov	r7, r5
 800ebc2:	46d9      	mov	r9, fp
 800ebc4:	bfcc      	ite	gt
 800ebc6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ebca:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800ebce:	464b      	mov	r3, r9
 800ebd0:	4652      	mov	r2, sl
 800ebd2:	4620      	mov	r0, r4
 800ebd4:	4639      	mov	r1, r7
 800ebd6:	f7f1 fe59 	bl	800088c <__aeabi_ddiv>
 800ebda:	ec41 0b10 	vmov	d0, r0, r1
 800ebde:	b005      	add	sp, #20
 800ebe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ebe4 <__copybits>:
 800ebe4:	3901      	subs	r1, #1
 800ebe6:	b570      	push	{r4, r5, r6, lr}
 800ebe8:	1149      	asrs	r1, r1, #5
 800ebea:	6914      	ldr	r4, [r2, #16]
 800ebec:	3101      	adds	r1, #1
 800ebee:	f102 0314 	add.w	r3, r2, #20
 800ebf2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ebf6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ebfa:	1f05      	subs	r5, r0, #4
 800ebfc:	42a3      	cmp	r3, r4
 800ebfe:	d30c      	bcc.n	800ec1a <__copybits+0x36>
 800ec00:	1aa3      	subs	r3, r4, r2
 800ec02:	3b11      	subs	r3, #17
 800ec04:	f023 0303 	bic.w	r3, r3, #3
 800ec08:	3211      	adds	r2, #17
 800ec0a:	42a2      	cmp	r2, r4
 800ec0c:	bf88      	it	hi
 800ec0e:	2300      	movhi	r3, #0
 800ec10:	4418      	add	r0, r3
 800ec12:	2300      	movs	r3, #0
 800ec14:	4288      	cmp	r0, r1
 800ec16:	d305      	bcc.n	800ec24 <__copybits+0x40>
 800ec18:	bd70      	pop	{r4, r5, r6, pc}
 800ec1a:	f853 6b04 	ldr.w	r6, [r3], #4
 800ec1e:	f845 6f04 	str.w	r6, [r5, #4]!
 800ec22:	e7eb      	b.n	800ebfc <__copybits+0x18>
 800ec24:	f840 3b04 	str.w	r3, [r0], #4
 800ec28:	e7f4      	b.n	800ec14 <__copybits+0x30>

0800ec2a <__any_on>:
 800ec2a:	f100 0214 	add.w	r2, r0, #20
 800ec2e:	6900      	ldr	r0, [r0, #16]
 800ec30:	114b      	asrs	r3, r1, #5
 800ec32:	4298      	cmp	r0, r3
 800ec34:	b510      	push	{r4, lr}
 800ec36:	db11      	blt.n	800ec5c <__any_on+0x32>
 800ec38:	dd0a      	ble.n	800ec50 <__any_on+0x26>
 800ec3a:	f011 011f 	ands.w	r1, r1, #31
 800ec3e:	d007      	beq.n	800ec50 <__any_on+0x26>
 800ec40:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ec44:	fa24 f001 	lsr.w	r0, r4, r1
 800ec48:	fa00 f101 	lsl.w	r1, r0, r1
 800ec4c:	428c      	cmp	r4, r1
 800ec4e:	d10b      	bne.n	800ec68 <__any_on+0x3e>
 800ec50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ec54:	4293      	cmp	r3, r2
 800ec56:	d803      	bhi.n	800ec60 <__any_on+0x36>
 800ec58:	2000      	movs	r0, #0
 800ec5a:	bd10      	pop	{r4, pc}
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	e7f7      	b.n	800ec50 <__any_on+0x26>
 800ec60:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ec64:	2900      	cmp	r1, #0
 800ec66:	d0f5      	beq.n	800ec54 <__any_on+0x2a>
 800ec68:	2001      	movs	r0, #1
 800ec6a:	e7f6      	b.n	800ec5a <__any_on+0x30>

0800ec6c <sulp>:
 800ec6c:	b570      	push	{r4, r5, r6, lr}
 800ec6e:	4604      	mov	r4, r0
 800ec70:	460d      	mov	r5, r1
 800ec72:	ec45 4b10 	vmov	d0, r4, r5
 800ec76:	4616      	mov	r6, r2
 800ec78:	f7ff feba 	bl	800e9f0 <__ulp>
 800ec7c:	ec51 0b10 	vmov	r0, r1, d0
 800ec80:	b17e      	cbz	r6, 800eca2 <sulp+0x36>
 800ec82:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ec86:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800ec8a:	2b00      	cmp	r3, #0
 800ec8c:	dd09      	ble.n	800eca2 <sulp+0x36>
 800ec8e:	051b      	lsls	r3, r3, #20
 800ec90:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ec94:	2400      	movs	r4, #0
 800ec96:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ec9a:	4622      	mov	r2, r4
 800ec9c:	462b      	mov	r3, r5
 800ec9e:	f7f1 fccb 	bl	8000638 <__aeabi_dmul>
 800eca2:	ec41 0b10 	vmov	d0, r0, r1
 800eca6:	bd70      	pop	{r4, r5, r6, pc}

0800eca8 <_strtod_l>:
 800eca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecac:	b09f      	sub	sp, #124	@ 0x7c
 800ecae:	460c      	mov	r4, r1
 800ecb0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	921a      	str	r2, [sp, #104]	@ 0x68
 800ecb6:	9005      	str	r0, [sp, #20]
 800ecb8:	f04f 0a00 	mov.w	sl, #0
 800ecbc:	f04f 0b00 	mov.w	fp, #0
 800ecc0:	460a      	mov	r2, r1
 800ecc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ecc4:	7811      	ldrb	r1, [r2, #0]
 800ecc6:	292b      	cmp	r1, #43	@ 0x2b
 800ecc8:	d04a      	beq.n	800ed60 <_strtod_l+0xb8>
 800ecca:	d838      	bhi.n	800ed3e <_strtod_l+0x96>
 800eccc:	290d      	cmp	r1, #13
 800ecce:	d832      	bhi.n	800ed36 <_strtod_l+0x8e>
 800ecd0:	2908      	cmp	r1, #8
 800ecd2:	d832      	bhi.n	800ed3a <_strtod_l+0x92>
 800ecd4:	2900      	cmp	r1, #0
 800ecd6:	d03b      	beq.n	800ed50 <_strtod_l+0xa8>
 800ecd8:	2200      	movs	r2, #0
 800ecda:	920e      	str	r2, [sp, #56]	@ 0x38
 800ecdc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ecde:	782a      	ldrb	r2, [r5, #0]
 800ece0:	2a30      	cmp	r2, #48	@ 0x30
 800ece2:	f040 80b2 	bne.w	800ee4a <_strtod_l+0x1a2>
 800ece6:	786a      	ldrb	r2, [r5, #1]
 800ece8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ecec:	2a58      	cmp	r2, #88	@ 0x58
 800ecee:	d16e      	bne.n	800edce <_strtod_l+0x126>
 800ecf0:	9302      	str	r3, [sp, #8]
 800ecf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ecf4:	9301      	str	r3, [sp, #4]
 800ecf6:	ab1a      	add	r3, sp, #104	@ 0x68
 800ecf8:	9300      	str	r3, [sp, #0]
 800ecfa:	4a8f      	ldr	r2, [pc, #572]	@ (800ef38 <_strtod_l+0x290>)
 800ecfc:	9805      	ldr	r0, [sp, #20]
 800ecfe:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ed00:	a919      	add	r1, sp, #100	@ 0x64
 800ed02:	f001 fadf 	bl	80102c4 <__gethex>
 800ed06:	f010 060f 	ands.w	r6, r0, #15
 800ed0a:	4604      	mov	r4, r0
 800ed0c:	d005      	beq.n	800ed1a <_strtod_l+0x72>
 800ed0e:	2e06      	cmp	r6, #6
 800ed10:	d128      	bne.n	800ed64 <_strtod_l+0xbc>
 800ed12:	3501      	adds	r5, #1
 800ed14:	2300      	movs	r3, #0
 800ed16:	9519      	str	r5, [sp, #100]	@ 0x64
 800ed18:	930e      	str	r3, [sp, #56]	@ 0x38
 800ed1a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	f040 858e 	bne.w	800f83e <_strtod_l+0xb96>
 800ed22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ed24:	b1cb      	cbz	r3, 800ed5a <_strtod_l+0xb2>
 800ed26:	4652      	mov	r2, sl
 800ed28:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800ed2c:	ec43 2b10 	vmov	d0, r2, r3
 800ed30:	b01f      	add	sp, #124	@ 0x7c
 800ed32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed36:	2920      	cmp	r1, #32
 800ed38:	d1ce      	bne.n	800ecd8 <_strtod_l+0x30>
 800ed3a:	3201      	adds	r2, #1
 800ed3c:	e7c1      	b.n	800ecc2 <_strtod_l+0x1a>
 800ed3e:	292d      	cmp	r1, #45	@ 0x2d
 800ed40:	d1ca      	bne.n	800ecd8 <_strtod_l+0x30>
 800ed42:	2101      	movs	r1, #1
 800ed44:	910e      	str	r1, [sp, #56]	@ 0x38
 800ed46:	1c51      	adds	r1, r2, #1
 800ed48:	9119      	str	r1, [sp, #100]	@ 0x64
 800ed4a:	7852      	ldrb	r2, [r2, #1]
 800ed4c:	2a00      	cmp	r2, #0
 800ed4e:	d1c5      	bne.n	800ecdc <_strtod_l+0x34>
 800ed50:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ed52:	9419      	str	r4, [sp, #100]	@ 0x64
 800ed54:	2b00      	cmp	r3, #0
 800ed56:	f040 8570 	bne.w	800f83a <_strtod_l+0xb92>
 800ed5a:	4652      	mov	r2, sl
 800ed5c:	465b      	mov	r3, fp
 800ed5e:	e7e5      	b.n	800ed2c <_strtod_l+0x84>
 800ed60:	2100      	movs	r1, #0
 800ed62:	e7ef      	b.n	800ed44 <_strtod_l+0x9c>
 800ed64:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ed66:	b13a      	cbz	r2, 800ed78 <_strtod_l+0xd0>
 800ed68:	2135      	movs	r1, #53	@ 0x35
 800ed6a:	a81c      	add	r0, sp, #112	@ 0x70
 800ed6c:	f7ff ff3a 	bl	800ebe4 <__copybits>
 800ed70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ed72:	9805      	ldr	r0, [sp, #20]
 800ed74:	f7ff fb10 	bl	800e398 <_Bfree>
 800ed78:	3e01      	subs	r6, #1
 800ed7a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800ed7c:	2e04      	cmp	r6, #4
 800ed7e:	d806      	bhi.n	800ed8e <_strtod_l+0xe6>
 800ed80:	e8df f006 	tbb	[pc, r6]
 800ed84:	201d0314 	.word	0x201d0314
 800ed88:	14          	.byte	0x14
 800ed89:	00          	.byte	0x00
 800ed8a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ed8e:	05e1      	lsls	r1, r4, #23
 800ed90:	bf48      	it	mi
 800ed92:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ed96:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ed9a:	0d1b      	lsrs	r3, r3, #20
 800ed9c:	051b      	lsls	r3, r3, #20
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d1bb      	bne.n	800ed1a <_strtod_l+0x72>
 800eda2:	f7fe fb1f 	bl	800d3e4 <__errno>
 800eda6:	2322      	movs	r3, #34	@ 0x22
 800eda8:	6003      	str	r3, [r0, #0]
 800edaa:	e7b6      	b.n	800ed1a <_strtod_l+0x72>
 800edac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800edb0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800edb4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800edb8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800edbc:	e7e7      	b.n	800ed8e <_strtod_l+0xe6>
 800edbe:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800ef40 <_strtod_l+0x298>
 800edc2:	e7e4      	b.n	800ed8e <_strtod_l+0xe6>
 800edc4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800edc8:	f04f 3aff 	mov.w	sl, #4294967295
 800edcc:	e7df      	b.n	800ed8e <_strtod_l+0xe6>
 800edce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800edd0:	1c5a      	adds	r2, r3, #1
 800edd2:	9219      	str	r2, [sp, #100]	@ 0x64
 800edd4:	785b      	ldrb	r3, [r3, #1]
 800edd6:	2b30      	cmp	r3, #48	@ 0x30
 800edd8:	d0f9      	beq.n	800edce <_strtod_l+0x126>
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d09d      	beq.n	800ed1a <_strtod_l+0x72>
 800edde:	2301      	movs	r3, #1
 800ede0:	2700      	movs	r7, #0
 800ede2:	9308      	str	r3, [sp, #32]
 800ede4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ede6:	930c      	str	r3, [sp, #48]	@ 0x30
 800ede8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800edea:	46b9      	mov	r9, r7
 800edec:	220a      	movs	r2, #10
 800edee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800edf0:	7805      	ldrb	r5, [r0, #0]
 800edf2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800edf6:	b2d9      	uxtb	r1, r3
 800edf8:	2909      	cmp	r1, #9
 800edfa:	d928      	bls.n	800ee4e <_strtod_l+0x1a6>
 800edfc:	494f      	ldr	r1, [pc, #316]	@ (800ef3c <_strtod_l+0x294>)
 800edfe:	2201      	movs	r2, #1
 800ee00:	f001 f97a 	bl	80100f8 <strncmp>
 800ee04:	2800      	cmp	r0, #0
 800ee06:	d032      	beq.n	800ee6e <_strtod_l+0x1c6>
 800ee08:	2000      	movs	r0, #0
 800ee0a:	462a      	mov	r2, r5
 800ee0c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ee0e:	464d      	mov	r5, r9
 800ee10:	4603      	mov	r3, r0
 800ee12:	2a65      	cmp	r2, #101	@ 0x65
 800ee14:	d001      	beq.n	800ee1a <_strtod_l+0x172>
 800ee16:	2a45      	cmp	r2, #69	@ 0x45
 800ee18:	d114      	bne.n	800ee44 <_strtod_l+0x19c>
 800ee1a:	b91d      	cbnz	r5, 800ee24 <_strtod_l+0x17c>
 800ee1c:	9a08      	ldr	r2, [sp, #32]
 800ee1e:	4302      	orrs	r2, r0
 800ee20:	d096      	beq.n	800ed50 <_strtod_l+0xa8>
 800ee22:	2500      	movs	r5, #0
 800ee24:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ee26:	1c62      	adds	r2, r4, #1
 800ee28:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee2a:	7862      	ldrb	r2, [r4, #1]
 800ee2c:	2a2b      	cmp	r2, #43	@ 0x2b
 800ee2e:	d07a      	beq.n	800ef26 <_strtod_l+0x27e>
 800ee30:	2a2d      	cmp	r2, #45	@ 0x2d
 800ee32:	d07e      	beq.n	800ef32 <_strtod_l+0x28a>
 800ee34:	f04f 0c00 	mov.w	ip, #0
 800ee38:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800ee3c:	2909      	cmp	r1, #9
 800ee3e:	f240 8085 	bls.w	800ef4c <_strtod_l+0x2a4>
 800ee42:	9419      	str	r4, [sp, #100]	@ 0x64
 800ee44:	f04f 0800 	mov.w	r8, #0
 800ee48:	e0a5      	b.n	800ef96 <_strtod_l+0x2ee>
 800ee4a:	2300      	movs	r3, #0
 800ee4c:	e7c8      	b.n	800ede0 <_strtod_l+0x138>
 800ee4e:	f1b9 0f08 	cmp.w	r9, #8
 800ee52:	bfd8      	it	le
 800ee54:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800ee56:	f100 0001 	add.w	r0, r0, #1
 800ee5a:	bfda      	itte	le
 800ee5c:	fb02 3301 	mlale	r3, r2, r1, r3
 800ee60:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800ee62:	fb02 3707 	mlagt	r7, r2, r7, r3
 800ee66:	f109 0901 	add.w	r9, r9, #1
 800ee6a:	9019      	str	r0, [sp, #100]	@ 0x64
 800ee6c:	e7bf      	b.n	800edee <_strtod_l+0x146>
 800ee6e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ee70:	1c5a      	adds	r2, r3, #1
 800ee72:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee74:	785a      	ldrb	r2, [r3, #1]
 800ee76:	f1b9 0f00 	cmp.w	r9, #0
 800ee7a:	d03b      	beq.n	800eef4 <_strtod_l+0x24c>
 800ee7c:	900a      	str	r0, [sp, #40]	@ 0x28
 800ee7e:	464d      	mov	r5, r9
 800ee80:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800ee84:	2b09      	cmp	r3, #9
 800ee86:	d912      	bls.n	800eeae <_strtod_l+0x206>
 800ee88:	2301      	movs	r3, #1
 800ee8a:	e7c2      	b.n	800ee12 <_strtod_l+0x16a>
 800ee8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ee8e:	1c5a      	adds	r2, r3, #1
 800ee90:	9219      	str	r2, [sp, #100]	@ 0x64
 800ee92:	785a      	ldrb	r2, [r3, #1]
 800ee94:	3001      	adds	r0, #1
 800ee96:	2a30      	cmp	r2, #48	@ 0x30
 800ee98:	d0f8      	beq.n	800ee8c <_strtod_l+0x1e4>
 800ee9a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ee9e:	2b08      	cmp	r3, #8
 800eea0:	f200 84d2 	bhi.w	800f848 <_strtod_l+0xba0>
 800eea4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800eea6:	900a      	str	r0, [sp, #40]	@ 0x28
 800eea8:	2000      	movs	r0, #0
 800eeaa:	930c      	str	r3, [sp, #48]	@ 0x30
 800eeac:	4605      	mov	r5, r0
 800eeae:	3a30      	subs	r2, #48	@ 0x30
 800eeb0:	f100 0301 	add.w	r3, r0, #1
 800eeb4:	d018      	beq.n	800eee8 <_strtod_l+0x240>
 800eeb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800eeb8:	4419      	add	r1, r3
 800eeba:	910a      	str	r1, [sp, #40]	@ 0x28
 800eebc:	462e      	mov	r6, r5
 800eebe:	f04f 0e0a 	mov.w	lr, #10
 800eec2:	1c71      	adds	r1, r6, #1
 800eec4:	eba1 0c05 	sub.w	ip, r1, r5
 800eec8:	4563      	cmp	r3, ip
 800eeca:	dc15      	bgt.n	800eef8 <_strtod_l+0x250>
 800eecc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800eed0:	182b      	adds	r3, r5, r0
 800eed2:	2b08      	cmp	r3, #8
 800eed4:	f105 0501 	add.w	r5, r5, #1
 800eed8:	4405      	add	r5, r0
 800eeda:	dc1a      	bgt.n	800ef12 <_strtod_l+0x26a>
 800eedc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800eede:	230a      	movs	r3, #10
 800eee0:	fb03 2301 	mla	r3, r3, r1, r2
 800eee4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800eee6:	2300      	movs	r3, #0
 800eee8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800eeea:	1c51      	adds	r1, r2, #1
 800eeec:	9119      	str	r1, [sp, #100]	@ 0x64
 800eeee:	7852      	ldrb	r2, [r2, #1]
 800eef0:	4618      	mov	r0, r3
 800eef2:	e7c5      	b.n	800ee80 <_strtod_l+0x1d8>
 800eef4:	4648      	mov	r0, r9
 800eef6:	e7ce      	b.n	800ee96 <_strtod_l+0x1ee>
 800eef8:	2e08      	cmp	r6, #8
 800eefa:	dc05      	bgt.n	800ef08 <_strtod_l+0x260>
 800eefc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800eefe:	fb0e f606 	mul.w	r6, lr, r6
 800ef02:	960b      	str	r6, [sp, #44]	@ 0x2c
 800ef04:	460e      	mov	r6, r1
 800ef06:	e7dc      	b.n	800eec2 <_strtod_l+0x21a>
 800ef08:	2910      	cmp	r1, #16
 800ef0a:	bfd8      	it	le
 800ef0c:	fb0e f707 	mulle.w	r7, lr, r7
 800ef10:	e7f8      	b.n	800ef04 <_strtod_l+0x25c>
 800ef12:	2b0f      	cmp	r3, #15
 800ef14:	bfdc      	itt	le
 800ef16:	230a      	movle	r3, #10
 800ef18:	fb03 2707 	mlale	r7, r3, r7, r2
 800ef1c:	e7e3      	b.n	800eee6 <_strtod_l+0x23e>
 800ef1e:	2300      	movs	r3, #0
 800ef20:	930a      	str	r3, [sp, #40]	@ 0x28
 800ef22:	2301      	movs	r3, #1
 800ef24:	e77a      	b.n	800ee1c <_strtod_l+0x174>
 800ef26:	f04f 0c00 	mov.w	ip, #0
 800ef2a:	1ca2      	adds	r2, r4, #2
 800ef2c:	9219      	str	r2, [sp, #100]	@ 0x64
 800ef2e:	78a2      	ldrb	r2, [r4, #2]
 800ef30:	e782      	b.n	800ee38 <_strtod_l+0x190>
 800ef32:	f04f 0c01 	mov.w	ip, #1
 800ef36:	e7f8      	b.n	800ef2a <_strtod_l+0x282>
 800ef38:	08011914 	.word	0x08011914
 800ef3c:	0801174b 	.word	0x0801174b
 800ef40:	7ff00000 	.word	0x7ff00000
 800ef44:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ef46:	1c51      	adds	r1, r2, #1
 800ef48:	9119      	str	r1, [sp, #100]	@ 0x64
 800ef4a:	7852      	ldrb	r2, [r2, #1]
 800ef4c:	2a30      	cmp	r2, #48	@ 0x30
 800ef4e:	d0f9      	beq.n	800ef44 <_strtod_l+0x29c>
 800ef50:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800ef54:	2908      	cmp	r1, #8
 800ef56:	f63f af75 	bhi.w	800ee44 <_strtod_l+0x19c>
 800ef5a:	3a30      	subs	r2, #48	@ 0x30
 800ef5c:	9209      	str	r2, [sp, #36]	@ 0x24
 800ef5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ef60:	920f      	str	r2, [sp, #60]	@ 0x3c
 800ef62:	f04f 080a 	mov.w	r8, #10
 800ef66:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ef68:	1c56      	adds	r6, r2, #1
 800ef6a:	9619      	str	r6, [sp, #100]	@ 0x64
 800ef6c:	7852      	ldrb	r2, [r2, #1]
 800ef6e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800ef72:	f1be 0f09 	cmp.w	lr, #9
 800ef76:	d939      	bls.n	800efec <_strtod_l+0x344>
 800ef78:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800ef7a:	1a76      	subs	r6, r6, r1
 800ef7c:	2e08      	cmp	r6, #8
 800ef7e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800ef82:	dc03      	bgt.n	800ef8c <_strtod_l+0x2e4>
 800ef84:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ef86:	4588      	cmp	r8, r1
 800ef88:	bfa8      	it	ge
 800ef8a:	4688      	movge	r8, r1
 800ef8c:	f1bc 0f00 	cmp.w	ip, #0
 800ef90:	d001      	beq.n	800ef96 <_strtod_l+0x2ee>
 800ef92:	f1c8 0800 	rsb	r8, r8, #0
 800ef96:	2d00      	cmp	r5, #0
 800ef98:	d14e      	bne.n	800f038 <_strtod_l+0x390>
 800ef9a:	9908      	ldr	r1, [sp, #32]
 800ef9c:	4308      	orrs	r0, r1
 800ef9e:	f47f aebc 	bne.w	800ed1a <_strtod_l+0x72>
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	f47f aed4 	bne.w	800ed50 <_strtod_l+0xa8>
 800efa8:	2a69      	cmp	r2, #105	@ 0x69
 800efaa:	d028      	beq.n	800effe <_strtod_l+0x356>
 800efac:	dc25      	bgt.n	800effa <_strtod_l+0x352>
 800efae:	2a49      	cmp	r2, #73	@ 0x49
 800efb0:	d025      	beq.n	800effe <_strtod_l+0x356>
 800efb2:	2a4e      	cmp	r2, #78	@ 0x4e
 800efb4:	f47f aecc 	bne.w	800ed50 <_strtod_l+0xa8>
 800efb8:	499a      	ldr	r1, [pc, #616]	@ (800f224 <_strtod_l+0x57c>)
 800efba:	a819      	add	r0, sp, #100	@ 0x64
 800efbc:	f001 fba4 	bl	8010708 <__match>
 800efc0:	2800      	cmp	r0, #0
 800efc2:	f43f aec5 	beq.w	800ed50 <_strtod_l+0xa8>
 800efc6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800efc8:	781b      	ldrb	r3, [r3, #0]
 800efca:	2b28      	cmp	r3, #40	@ 0x28
 800efcc:	d12e      	bne.n	800f02c <_strtod_l+0x384>
 800efce:	4996      	ldr	r1, [pc, #600]	@ (800f228 <_strtod_l+0x580>)
 800efd0:	aa1c      	add	r2, sp, #112	@ 0x70
 800efd2:	a819      	add	r0, sp, #100	@ 0x64
 800efd4:	f001 fbac 	bl	8010730 <__hexnan>
 800efd8:	2805      	cmp	r0, #5
 800efda:	d127      	bne.n	800f02c <_strtod_l+0x384>
 800efdc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800efde:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800efe2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800efe6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800efea:	e696      	b.n	800ed1a <_strtod_l+0x72>
 800efec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800efee:	fb08 2101 	mla	r1, r8, r1, r2
 800eff2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800eff6:	9209      	str	r2, [sp, #36]	@ 0x24
 800eff8:	e7b5      	b.n	800ef66 <_strtod_l+0x2be>
 800effa:	2a6e      	cmp	r2, #110	@ 0x6e
 800effc:	e7da      	b.n	800efb4 <_strtod_l+0x30c>
 800effe:	498b      	ldr	r1, [pc, #556]	@ (800f22c <_strtod_l+0x584>)
 800f000:	a819      	add	r0, sp, #100	@ 0x64
 800f002:	f001 fb81 	bl	8010708 <__match>
 800f006:	2800      	cmp	r0, #0
 800f008:	f43f aea2 	beq.w	800ed50 <_strtod_l+0xa8>
 800f00c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f00e:	4988      	ldr	r1, [pc, #544]	@ (800f230 <_strtod_l+0x588>)
 800f010:	3b01      	subs	r3, #1
 800f012:	a819      	add	r0, sp, #100	@ 0x64
 800f014:	9319      	str	r3, [sp, #100]	@ 0x64
 800f016:	f001 fb77 	bl	8010708 <__match>
 800f01a:	b910      	cbnz	r0, 800f022 <_strtod_l+0x37a>
 800f01c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f01e:	3301      	adds	r3, #1
 800f020:	9319      	str	r3, [sp, #100]	@ 0x64
 800f022:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800f240 <_strtod_l+0x598>
 800f026:	f04f 0a00 	mov.w	sl, #0
 800f02a:	e676      	b.n	800ed1a <_strtod_l+0x72>
 800f02c:	4881      	ldr	r0, [pc, #516]	@ (800f234 <_strtod_l+0x58c>)
 800f02e:	f001 f8a7 	bl	8010180 <nan>
 800f032:	ec5b ab10 	vmov	sl, fp, d0
 800f036:	e670      	b.n	800ed1a <_strtod_l+0x72>
 800f038:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f03a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800f03c:	eba8 0303 	sub.w	r3, r8, r3
 800f040:	f1b9 0f00 	cmp.w	r9, #0
 800f044:	bf08      	it	eq
 800f046:	46a9      	moveq	r9, r5
 800f048:	2d10      	cmp	r5, #16
 800f04a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f04c:	462c      	mov	r4, r5
 800f04e:	bfa8      	it	ge
 800f050:	2410      	movge	r4, #16
 800f052:	f7f1 fa77 	bl	8000544 <__aeabi_ui2d>
 800f056:	2d09      	cmp	r5, #9
 800f058:	4682      	mov	sl, r0
 800f05a:	468b      	mov	fp, r1
 800f05c:	dc13      	bgt.n	800f086 <_strtod_l+0x3de>
 800f05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f060:	2b00      	cmp	r3, #0
 800f062:	f43f ae5a 	beq.w	800ed1a <_strtod_l+0x72>
 800f066:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f068:	dd78      	ble.n	800f15c <_strtod_l+0x4b4>
 800f06a:	2b16      	cmp	r3, #22
 800f06c:	dc5f      	bgt.n	800f12e <_strtod_l+0x486>
 800f06e:	4972      	ldr	r1, [pc, #456]	@ (800f238 <_strtod_l+0x590>)
 800f070:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f074:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f078:	4652      	mov	r2, sl
 800f07a:	465b      	mov	r3, fp
 800f07c:	f7f1 fadc 	bl	8000638 <__aeabi_dmul>
 800f080:	4682      	mov	sl, r0
 800f082:	468b      	mov	fp, r1
 800f084:	e649      	b.n	800ed1a <_strtod_l+0x72>
 800f086:	4b6c      	ldr	r3, [pc, #432]	@ (800f238 <_strtod_l+0x590>)
 800f088:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f08c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800f090:	f7f1 fad2 	bl	8000638 <__aeabi_dmul>
 800f094:	4682      	mov	sl, r0
 800f096:	4638      	mov	r0, r7
 800f098:	468b      	mov	fp, r1
 800f09a:	f7f1 fa53 	bl	8000544 <__aeabi_ui2d>
 800f09e:	4602      	mov	r2, r0
 800f0a0:	460b      	mov	r3, r1
 800f0a2:	4650      	mov	r0, sl
 800f0a4:	4659      	mov	r1, fp
 800f0a6:	f7f1 f911 	bl	80002cc <__adddf3>
 800f0aa:	2d0f      	cmp	r5, #15
 800f0ac:	4682      	mov	sl, r0
 800f0ae:	468b      	mov	fp, r1
 800f0b0:	ddd5      	ble.n	800f05e <_strtod_l+0x3b6>
 800f0b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f0b4:	1b2c      	subs	r4, r5, r4
 800f0b6:	441c      	add	r4, r3
 800f0b8:	2c00      	cmp	r4, #0
 800f0ba:	f340 8093 	ble.w	800f1e4 <_strtod_l+0x53c>
 800f0be:	f014 030f 	ands.w	r3, r4, #15
 800f0c2:	d00a      	beq.n	800f0da <_strtod_l+0x432>
 800f0c4:	495c      	ldr	r1, [pc, #368]	@ (800f238 <_strtod_l+0x590>)
 800f0c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f0ca:	4652      	mov	r2, sl
 800f0cc:	465b      	mov	r3, fp
 800f0ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f0d2:	f7f1 fab1 	bl	8000638 <__aeabi_dmul>
 800f0d6:	4682      	mov	sl, r0
 800f0d8:	468b      	mov	fp, r1
 800f0da:	f034 040f 	bics.w	r4, r4, #15
 800f0de:	d073      	beq.n	800f1c8 <_strtod_l+0x520>
 800f0e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800f0e4:	dd49      	ble.n	800f17a <_strtod_l+0x4d2>
 800f0e6:	2400      	movs	r4, #0
 800f0e8:	46a0      	mov	r8, r4
 800f0ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f0ec:	46a1      	mov	r9, r4
 800f0ee:	9a05      	ldr	r2, [sp, #20]
 800f0f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800f240 <_strtod_l+0x598>
 800f0f4:	2322      	movs	r3, #34	@ 0x22
 800f0f6:	6013      	str	r3, [r2, #0]
 800f0f8:	f04f 0a00 	mov.w	sl, #0
 800f0fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f0fe:	2b00      	cmp	r3, #0
 800f100:	f43f ae0b 	beq.w	800ed1a <_strtod_l+0x72>
 800f104:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f106:	9805      	ldr	r0, [sp, #20]
 800f108:	f7ff f946 	bl	800e398 <_Bfree>
 800f10c:	9805      	ldr	r0, [sp, #20]
 800f10e:	4649      	mov	r1, r9
 800f110:	f7ff f942 	bl	800e398 <_Bfree>
 800f114:	9805      	ldr	r0, [sp, #20]
 800f116:	4641      	mov	r1, r8
 800f118:	f7ff f93e 	bl	800e398 <_Bfree>
 800f11c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f11e:	9805      	ldr	r0, [sp, #20]
 800f120:	f7ff f93a 	bl	800e398 <_Bfree>
 800f124:	9805      	ldr	r0, [sp, #20]
 800f126:	4621      	mov	r1, r4
 800f128:	f7ff f936 	bl	800e398 <_Bfree>
 800f12c:	e5f5      	b.n	800ed1a <_strtod_l+0x72>
 800f12e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f130:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800f134:	4293      	cmp	r3, r2
 800f136:	dbbc      	blt.n	800f0b2 <_strtod_l+0x40a>
 800f138:	4c3f      	ldr	r4, [pc, #252]	@ (800f238 <_strtod_l+0x590>)
 800f13a:	f1c5 050f 	rsb	r5, r5, #15
 800f13e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800f142:	4652      	mov	r2, sl
 800f144:	465b      	mov	r3, fp
 800f146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f14a:	f7f1 fa75 	bl	8000638 <__aeabi_dmul>
 800f14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f150:	1b5d      	subs	r5, r3, r5
 800f152:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800f156:	e9d4 2300 	ldrd	r2, r3, [r4]
 800f15a:	e78f      	b.n	800f07c <_strtod_l+0x3d4>
 800f15c:	3316      	adds	r3, #22
 800f15e:	dba8      	blt.n	800f0b2 <_strtod_l+0x40a>
 800f160:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f162:	eba3 0808 	sub.w	r8, r3, r8
 800f166:	4b34      	ldr	r3, [pc, #208]	@ (800f238 <_strtod_l+0x590>)
 800f168:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800f16c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800f170:	4650      	mov	r0, sl
 800f172:	4659      	mov	r1, fp
 800f174:	f7f1 fb8a 	bl	800088c <__aeabi_ddiv>
 800f178:	e782      	b.n	800f080 <_strtod_l+0x3d8>
 800f17a:	2300      	movs	r3, #0
 800f17c:	4f2f      	ldr	r7, [pc, #188]	@ (800f23c <_strtod_l+0x594>)
 800f17e:	1124      	asrs	r4, r4, #4
 800f180:	4650      	mov	r0, sl
 800f182:	4659      	mov	r1, fp
 800f184:	461e      	mov	r6, r3
 800f186:	2c01      	cmp	r4, #1
 800f188:	dc21      	bgt.n	800f1ce <_strtod_l+0x526>
 800f18a:	b10b      	cbz	r3, 800f190 <_strtod_l+0x4e8>
 800f18c:	4682      	mov	sl, r0
 800f18e:	468b      	mov	fp, r1
 800f190:	492a      	ldr	r1, [pc, #168]	@ (800f23c <_strtod_l+0x594>)
 800f192:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800f196:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800f19a:	4652      	mov	r2, sl
 800f19c:	465b      	mov	r3, fp
 800f19e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f1a2:	f7f1 fa49 	bl	8000638 <__aeabi_dmul>
 800f1a6:	4b26      	ldr	r3, [pc, #152]	@ (800f240 <_strtod_l+0x598>)
 800f1a8:	460a      	mov	r2, r1
 800f1aa:	400b      	ands	r3, r1
 800f1ac:	4925      	ldr	r1, [pc, #148]	@ (800f244 <_strtod_l+0x59c>)
 800f1ae:	428b      	cmp	r3, r1
 800f1b0:	4682      	mov	sl, r0
 800f1b2:	d898      	bhi.n	800f0e6 <_strtod_l+0x43e>
 800f1b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800f1b8:	428b      	cmp	r3, r1
 800f1ba:	bf86      	itte	hi
 800f1bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800f248 <_strtod_l+0x5a0>
 800f1c0:	f04f 3aff 	movhi.w	sl, #4294967295
 800f1c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800f1c8:	2300      	movs	r3, #0
 800f1ca:	9308      	str	r3, [sp, #32]
 800f1cc:	e076      	b.n	800f2bc <_strtod_l+0x614>
 800f1ce:	07e2      	lsls	r2, r4, #31
 800f1d0:	d504      	bpl.n	800f1dc <_strtod_l+0x534>
 800f1d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f1d6:	f7f1 fa2f 	bl	8000638 <__aeabi_dmul>
 800f1da:	2301      	movs	r3, #1
 800f1dc:	3601      	adds	r6, #1
 800f1de:	1064      	asrs	r4, r4, #1
 800f1e0:	3708      	adds	r7, #8
 800f1e2:	e7d0      	b.n	800f186 <_strtod_l+0x4de>
 800f1e4:	d0f0      	beq.n	800f1c8 <_strtod_l+0x520>
 800f1e6:	4264      	negs	r4, r4
 800f1e8:	f014 020f 	ands.w	r2, r4, #15
 800f1ec:	d00a      	beq.n	800f204 <_strtod_l+0x55c>
 800f1ee:	4b12      	ldr	r3, [pc, #72]	@ (800f238 <_strtod_l+0x590>)
 800f1f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f1f4:	4650      	mov	r0, sl
 800f1f6:	4659      	mov	r1, fp
 800f1f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1fc:	f7f1 fb46 	bl	800088c <__aeabi_ddiv>
 800f200:	4682      	mov	sl, r0
 800f202:	468b      	mov	fp, r1
 800f204:	1124      	asrs	r4, r4, #4
 800f206:	d0df      	beq.n	800f1c8 <_strtod_l+0x520>
 800f208:	2c1f      	cmp	r4, #31
 800f20a:	dd1f      	ble.n	800f24c <_strtod_l+0x5a4>
 800f20c:	2400      	movs	r4, #0
 800f20e:	46a0      	mov	r8, r4
 800f210:	940b      	str	r4, [sp, #44]	@ 0x2c
 800f212:	46a1      	mov	r9, r4
 800f214:	9a05      	ldr	r2, [sp, #20]
 800f216:	2322      	movs	r3, #34	@ 0x22
 800f218:	f04f 0a00 	mov.w	sl, #0
 800f21c:	f04f 0b00 	mov.w	fp, #0
 800f220:	6013      	str	r3, [r2, #0]
 800f222:	e76b      	b.n	800f0fc <_strtod_l+0x454>
 800f224:	08011639 	.word	0x08011639
 800f228:	08011900 	.word	0x08011900
 800f22c:	08011631 	.word	0x08011631
 800f230:	08011668 	.word	0x08011668
 800f234:	080117a1 	.word	0x080117a1
 800f238:	08011838 	.word	0x08011838
 800f23c:	08011810 	.word	0x08011810
 800f240:	7ff00000 	.word	0x7ff00000
 800f244:	7ca00000 	.word	0x7ca00000
 800f248:	7fefffff 	.word	0x7fefffff
 800f24c:	f014 0310 	ands.w	r3, r4, #16
 800f250:	bf18      	it	ne
 800f252:	236a      	movne	r3, #106	@ 0x6a
 800f254:	4ea9      	ldr	r6, [pc, #676]	@ (800f4fc <_strtod_l+0x854>)
 800f256:	9308      	str	r3, [sp, #32]
 800f258:	4650      	mov	r0, sl
 800f25a:	4659      	mov	r1, fp
 800f25c:	2300      	movs	r3, #0
 800f25e:	07e7      	lsls	r7, r4, #31
 800f260:	d504      	bpl.n	800f26c <_strtod_l+0x5c4>
 800f262:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f266:	f7f1 f9e7 	bl	8000638 <__aeabi_dmul>
 800f26a:	2301      	movs	r3, #1
 800f26c:	1064      	asrs	r4, r4, #1
 800f26e:	f106 0608 	add.w	r6, r6, #8
 800f272:	d1f4      	bne.n	800f25e <_strtod_l+0x5b6>
 800f274:	b10b      	cbz	r3, 800f27a <_strtod_l+0x5d2>
 800f276:	4682      	mov	sl, r0
 800f278:	468b      	mov	fp, r1
 800f27a:	9b08      	ldr	r3, [sp, #32]
 800f27c:	b1b3      	cbz	r3, 800f2ac <_strtod_l+0x604>
 800f27e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800f282:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800f286:	2b00      	cmp	r3, #0
 800f288:	4659      	mov	r1, fp
 800f28a:	dd0f      	ble.n	800f2ac <_strtod_l+0x604>
 800f28c:	2b1f      	cmp	r3, #31
 800f28e:	dd56      	ble.n	800f33e <_strtod_l+0x696>
 800f290:	2b34      	cmp	r3, #52	@ 0x34
 800f292:	bfde      	ittt	le
 800f294:	f04f 33ff 	movle.w	r3, #4294967295
 800f298:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800f29c:	4093      	lslle	r3, r2
 800f29e:	f04f 0a00 	mov.w	sl, #0
 800f2a2:	bfcc      	ite	gt
 800f2a4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800f2a8:	ea03 0b01 	andle.w	fp, r3, r1
 800f2ac:	2200      	movs	r2, #0
 800f2ae:	2300      	movs	r3, #0
 800f2b0:	4650      	mov	r0, sl
 800f2b2:	4659      	mov	r1, fp
 800f2b4:	f7f1 fc28 	bl	8000b08 <__aeabi_dcmpeq>
 800f2b8:	2800      	cmp	r0, #0
 800f2ba:	d1a7      	bne.n	800f20c <_strtod_l+0x564>
 800f2bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2be:	9300      	str	r3, [sp, #0]
 800f2c0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800f2c2:	9805      	ldr	r0, [sp, #20]
 800f2c4:	462b      	mov	r3, r5
 800f2c6:	464a      	mov	r2, r9
 800f2c8:	f7ff f8ce 	bl	800e468 <__s2b>
 800f2cc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800f2ce:	2800      	cmp	r0, #0
 800f2d0:	f43f af09 	beq.w	800f0e6 <_strtod_l+0x43e>
 800f2d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f2d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2d8:	2a00      	cmp	r2, #0
 800f2da:	eba3 0308 	sub.w	r3, r3, r8
 800f2de:	bfa8      	it	ge
 800f2e0:	2300      	movge	r3, #0
 800f2e2:	9312      	str	r3, [sp, #72]	@ 0x48
 800f2e4:	2400      	movs	r4, #0
 800f2e6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f2ea:	9316      	str	r3, [sp, #88]	@ 0x58
 800f2ec:	46a0      	mov	r8, r4
 800f2ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2f0:	9805      	ldr	r0, [sp, #20]
 800f2f2:	6859      	ldr	r1, [r3, #4]
 800f2f4:	f7ff f810 	bl	800e318 <_Balloc>
 800f2f8:	4681      	mov	r9, r0
 800f2fa:	2800      	cmp	r0, #0
 800f2fc:	f43f aef7 	beq.w	800f0ee <_strtod_l+0x446>
 800f300:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f302:	691a      	ldr	r2, [r3, #16]
 800f304:	3202      	adds	r2, #2
 800f306:	f103 010c 	add.w	r1, r3, #12
 800f30a:	0092      	lsls	r2, r2, #2
 800f30c:	300c      	adds	r0, #12
 800f30e:	f7fe f896 	bl	800d43e <memcpy>
 800f312:	ec4b ab10 	vmov	d0, sl, fp
 800f316:	9805      	ldr	r0, [sp, #20]
 800f318:	aa1c      	add	r2, sp, #112	@ 0x70
 800f31a:	a91b      	add	r1, sp, #108	@ 0x6c
 800f31c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800f320:	f7ff fbd6 	bl	800ead0 <__d2b>
 800f324:	901a      	str	r0, [sp, #104]	@ 0x68
 800f326:	2800      	cmp	r0, #0
 800f328:	f43f aee1 	beq.w	800f0ee <_strtod_l+0x446>
 800f32c:	9805      	ldr	r0, [sp, #20]
 800f32e:	2101      	movs	r1, #1
 800f330:	f7ff f930 	bl	800e594 <__i2b>
 800f334:	4680      	mov	r8, r0
 800f336:	b948      	cbnz	r0, 800f34c <_strtod_l+0x6a4>
 800f338:	f04f 0800 	mov.w	r8, #0
 800f33c:	e6d7      	b.n	800f0ee <_strtod_l+0x446>
 800f33e:	f04f 32ff 	mov.w	r2, #4294967295
 800f342:	fa02 f303 	lsl.w	r3, r2, r3
 800f346:	ea03 0a0a 	and.w	sl, r3, sl
 800f34a:	e7af      	b.n	800f2ac <_strtod_l+0x604>
 800f34c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800f34e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800f350:	2d00      	cmp	r5, #0
 800f352:	bfab      	itete	ge
 800f354:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800f356:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800f358:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800f35a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800f35c:	bfac      	ite	ge
 800f35e:	18ef      	addge	r7, r5, r3
 800f360:	1b5e      	sublt	r6, r3, r5
 800f362:	9b08      	ldr	r3, [sp, #32]
 800f364:	1aed      	subs	r5, r5, r3
 800f366:	4415      	add	r5, r2
 800f368:	4b65      	ldr	r3, [pc, #404]	@ (800f500 <_strtod_l+0x858>)
 800f36a:	3d01      	subs	r5, #1
 800f36c:	429d      	cmp	r5, r3
 800f36e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800f372:	da50      	bge.n	800f416 <_strtod_l+0x76e>
 800f374:	1b5b      	subs	r3, r3, r5
 800f376:	2b1f      	cmp	r3, #31
 800f378:	eba2 0203 	sub.w	r2, r2, r3
 800f37c:	f04f 0101 	mov.w	r1, #1
 800f380:	dc3d      	bgt.n	800f3fe <_strtod_l+0x756>
 800f382:	fa01 f303 	lsl.w	r3, r1, r3
 800f386:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f388:	2300      	movs	r3, #0
 800f38a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f38c:	18bd      	adds	r5, r7, r2
 800f38e:	9b08      	ldr	r3, [sp, #32]
 800f390:	42af      	cmp	r7, r5
 800f392:	4416      	add	r6, r2
 800f394:	441e      	add	r6, r3
 800f396:	463b      	mov	r3, r7
 800f398:	bfa8      	it	ge
 800f39a:	462b      	movge	r3, r5
 800f39c:	42b3      	cmp	r3, r6
 800f39e:	bfa8      	it	ge
 800f3a0:	4633      	movge	r3, r6
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	bfc2      	ittt	gt
 800f3a6:	1aed      	subgt	r5, r5, r3
 800f3a8:	1af6      	subgt	r6, r6, r3
 800f3aa:	1aff      	subgt	r7, r7, r3
 800f3ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	dd16      	ble.n	800f3e0 <_strtod_l+0x738>
 800f3b2:	4641      	mov	r1, r8
 800f3b4:	9805      	ldr	r0, [sp, #20]
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	f7ff f9a4 	bl	800e704 <__pow5mult>
 800f3bc:	4680      	mov	r8, r0
 800f3be:	2800      	cmp	r0, #0
 800f3c0:	d0ba      	beq.n	800f338 <_strtod_l+0x690>
 800f3c2:	4601      	mov	r1, r0
 800f3c4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800f3c6:	9805      	ldr	r0, [sp, #20]
 800f3c8:	f7ff f8fa 	bl	800e5c0 <__multiply>
 800f3cc:	900a      	str	r0, [sp, #40]	@ 0x28
 800f3ce:	2800      	cmp	r0, #0
 800f3d0:	f43f ae8d 	beq.w	800f0ee <_strtod_l+0x446>
 800f3d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f3d6:	9805      	ldr	r0, [sp, #20]
 800f3d8:	f7fe ffde 	bl	800e398 <_Bfree>
 800f3dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f3de:	931a      	str	r3, [sp, #104]	@ 0x68
 800f3e0:	2d00      	cmp	r5, #0
 800f3e2:	dc1d      	bgt.n	800f420 <_strtod_l+0x778>
 800f3e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f3e6:	2b00      	cmp	r3, #0
 800f3e8:	dd23      	ble.n	800f432 <_strtod_l+0x78a>
 800f3ea:	4649      	mov	r1, r9
 800f3ec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800f3ee:	9805      	ldr	r0, [sp, #20]
 800f3f0:	f7ff f988 	bl	800e704 <__pow5mult>
 800f3f4:	4681      	mov	r9, r0
 800f3f6:	b9e0      	cbnz	r0, 800f432 <_strtod_l+0x78a>
 800f3f8:	f04f 0900 	mov.w	r9, #0
 800f3fc:	e677      	b.n	800f0ee <_strtod_l+0x446>
 800f3fe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800f402:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800f406:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800f40a:	35e2      	adds	r5, #226	@ 0xe2
 800f40c:	fa01 f305 	lsl.w	r3, r1, r5
 800f410:	9310      	str	r3, [sp, #64]	@ 0x40
 800f412:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f414:	e7ba      	b.n	800f38c <_strtod_l+0x6e4>
 800f416:	2300      	movs	r3, #0
 800f418:	9310      	str	r3, [sp, #64]	@ 0x40
 800f41a:	2301      	movs	r3, #1
 800f41c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f41e:	e7b5      	b.n	800f38c <_strtod_l+0x6e4>
 800f420:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f422:	9805      	ldr	r0, [sp, #20]
 800f424:	462a      	mov	r2, r5
 800f426:	f7ff f9c7 	bl	800e7b8 <__lshift>
 800f42a:	901a      	str	r0, [sp, #104]	@ 0x68
 800f42c:	2800      	cmp	r0, #0
 800f42e:	d1d9      	bne.n	800f3e4 <_strtod_l+0x73c>
 800f430:	e65d      	b.n	800f0ee <_strtod_l+0x446>
 800f432:	2e00      	cmp	r6, #0
 800f434:	dd07      	ble.n	800f446 <_strtod_l+0x79e>
 800f436:	4649      	mov	r1, r9
 800f438:	9805      	ldr	r0, [sp, #20]
 800f43a:	4632      	mov	r2, r6
 800f43c:	f7ff f9bc 	bl	800e7b8 <__lshift>
 800f440:	4681      	mov	r9, r0
 800f442:	2800      	cmp	r0, #0
 800f444:	d0d8      	beq.n	800f3f8 <_strtod_l+0x750>
 800f446:	2f00      	cmp	r7, #0
 800f448:	dd08      	ble.n	800f45c <_strtod_l+0x7b4>
 800f44a:	4641      	mov	r1, r8
 800f44c:	9805      	ldr	r0, [sp, #20]
 800f44e:	463a      	mov	r2, r7
 800f450:	f7ff f9b2 	bl	800e7b8 <__lshift>
 800f454:	4680      	mov	r8, r0
 800f456:	2800      	cmp	r0, #0
 800f458:	f43f ae49 	beq.w	800f0ee <_strtod_l+0x446>
 800f45c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f45e:	9805      	ldr	r0, [sp, #20]
 800f460:	464a      	mov	r2, r9
 800f462:	f7ff fa31 	bl	800e8c8 <__mdiff>
 800f466:	4604      	mov	r4, r0
 800f468:	2800      	cmp	r0, #0
 800f46a:	f43f ae40 	beq.w	800f0ee <_strtod_l+0x446>
 800f46e:	68c3      	ldr	r3, [r0, #12]
 800f470:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f472:	2300      	movs	r3, #0
 800f474:	60c3      	str	r3, [r0, #12]
 800f476:	4641      	mov	r1, r8
 800f478:	f7ff fa0a 	bl	800e890 <__mcmp>
 800f47c:	2800      	cmp	r0, #0
 800f47e:	da45      	bge.n	800f50c <_strtod_l+0x864>
 800f480:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f482:	ea53 030a 	orrs.w	r3, r3, sl
 800f486:	d16b      	bne.n	800f560 <_strtod_l+0x8b8>
 800f488:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f48c:	2b00      	cmp	r3, #0
 800f48e:	d167      	bne.n	800f560 <_strtod_l+0x8b8>
 800f490:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f494:	0d1b      	lsrs	r3, r3, #20
 800f496:	051b      	lsls	r3, r3, #20
 800f498:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f49c:	d960      	bls.n	800f560 <_strtod_l+0x8b8>
 800f49e:	6963      	ldr	r3, [r4, #20]
 800f4a0:	b913      	cbnz	r3, 800f4a8 <_strtod_l+0x800>
 800f4a2:	6923      	ldr	r3, [r4, #16]
 800f4a4:	2b01      	cmp	r3, #1
 800f4a6:	dd5b      	ble.n	800f560 <_strtod_l+0x8b8>
 800f4a8:	4621      	mov	r1, r4
 800f4aa:	2201      	movs	r2, #1
 800f4ac:	9805      	ldr	r0, [sp, #20]
 800f4ae:	f7ff f983 	bl	800e7b8 <__lshift>
 800f4b2:	4641      	mov	r1, r8
 800f4b4:	4604      	mov	r4, r0
 800f4b6:	f7ff f9eb 	bl	800e890 <__mcmp>
 800f4ba:	2800      	cmp	r0, #0
 800f4bc:	dd50      	ble.n	800f560 <_strtod_l+0x8b8>
 800f4be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f4c2:	9a08      	ldr	r2, [sp, #32]
 800f4c4:	0d1b      	lsrs	r3, r3, #20
 800f4c6:	051b      	lsls	r3, r3, #20
 800f4c8:	2a00      	cmp	r2, #0
 800f4ca:	d06a      	beq.n	800f5a2 <_strtod_l+0x8fa>
 800f4cc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800f4d0:	d867      	bhi.n	800f5a2 <_strtod_l+0x8fa>
 800f4d2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800f4d6:	f67f ae9d 	bls.w	800f214 <_strtod_l+0x56c>
 800f4da:	4b0a      	ldr	r3, [pc, #40]	@ (800f504 <_strtod_l+0x85c>)
 800f4dc:	4650      	mov	r0, sl
 800f4de:	4659      	mov	r1, fp
 800f4e0:	2200      	movs	r2, #0
 800f4e2:	f7f1 f8a9 	bl	8000638 <__aeabi_dmul>
 800f4e6:	4b08      	ldr	r3, [pc, #32]	@ (800f508 <_strtod_l+0x860>)
 800f4e8:	400b      	ands	r3, r1
 800f4ea:	4682      	mov	sl, r0
 800f4ec:	468b      	mov	fp, r1
 800f4ee:	2b00      	cmp	r3, #0
 800f4f0:	f47f ae08 	bne.w	800f104 <_strtod_l+0x45c>
 800f4f4:	9a05      	ldr	r2, [sp, #20]
 800f4f6:	2322      	movs	r3, #34	@ 0x22
 800f4f8:	6013      	str	r3, [r2, #0]
 800f4fa:	e603      	b.n	800f104 <_strtod_l+0x45c>
 800f4fc:	08011928 	.word	0x08011928
 800f500:	fffffc02 	.word	0xfffffc02
 800f504:	39500000 	.word	0x39500000
 800f508:	7ff00000 	.word	0x7ff00000
 800f50c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f510:	d165      	bne.n	800f5de <_strtod_l+0x936>
 800f512:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800f514:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f518:	b35a      	cbz	r2, 800f572 <_strtod_l+0x8ca>
 800f51a:	4a9f      	ldr	r2, [pc, #636]	@ (800f798 <_strtod_l+0xaf0>)
 800f51c:	4293      	cmp	r3, r2
 800f51e:	d12b      	bne.n	800f578 <_strtod_l+0x8d0>
 800f520:	9b08      	ldr	r3, [sp, #32]
 800f522:	4651      	mov	r1, sl
 800f524:	b303      	cbz	r3, 800f568 <_strtod_l+0x8c0>
 800f526:	4b9d      	ldr	r3, [pc, #628]	@ (800f79c <_strtod_l+0xaf4>)
 800f528:	465a      	mov	r2, fp
 800f52a:	4013      	ands	r3, r2
 800f52c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800f530:	f04f 32ff 	mov.w	r2, #4294967295
 800f534:	d81b      	bhi.n	800f56e <_strtod_l+0x8c6>
 800f536:	0d1b      	lsrs	r3, r3, #20
 800f538:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800f53c:	fa02 f303 	lsl.w	r3, r2, r3
 800f540:	4299      	cmp	r1, r3
 800f542:	d119      	bne.n	800f578 <_strtod_l+0x8d0>
 800f544:	4b96      	ldr	r3, [pc, #600]	@ (800f7a0 <_strtod_l+0xaf8>)
 800f546:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f548:	429a      	cmp	r2, r3
 800f54a:	d102      	bne.n	800f552 <_strtod_l+0x8aa>
 800f54c:	3101      	adds	r1, #1
 800f54e:	f43f adce 	beq.w	800f0ee <_strtod_l+0x446>
 800f552:	4b92      	ldr	r3, [pc, #584]	@ (800f79c <_strtod_l+0xaf4>)
 800f554:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f556:	401a      	ands	r2, r3
 800f558:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800f55c:	f04f 0a00 	mov.w	sl, #0
 800f560:	9b08      	ldr	r3, [sp, #32]
 800f562:	2b00      	cmp	r3, #0
 800f564:	d1b9      	bne.n	800f4da <_strtod_l+0x832>
 800f566:	e5cd      	b.n	800f104 <_strtod_l+0x45c>
 800f568:	f04f 33ff 	mov.w	r3, #4294967295
 800f56c:	e7e8      	b.n	800f540 <_strtod_l+0x898>
 800f56e:	4613      	mov	r3, r2
 800f570:	e7e6      	b.n	800f540 <_strtod_l+0x898>
 800f572:	ea53 030a 	orrs.w	r3, r3, sl
 800f576:	d0a2      	beq.n	800f4be <_strtod_l+0x816>
 800f578:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f57a:	b1db      	cbz	r3, 800f5b4 <_strtod_l+0x90c>
 800f57c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800f57e:	4213      	tst	r3, r2
 800f580:	d0ee      	beq.n	800f560 <_strtod_l+0x8b8>
 800f582:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f584:	9a08      	ldr	r2, [sp, #32]
 800f586:	4650      	mov	r0, sl
 800f588:	4659      	mov	r1, fp
 800f58a:	b1bb      	cbz	r3, 800f5bc <_strtod_l+0x914>
 800f58c:	f7ff fb6e 	bl	800ec6c <sulp>
 800f590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f594:	ec53 2b10 	vmov	r2, r3, d0
 800f598:	f7f0 fe98 	bl	80002cc <__adddf3>
 800f59c:	4682      	mov	sl, r0
 800f59e:	468b      	mov	fp, r1
 800f5a0:	e7de      	b.n	800f560 <_strtod_l+0x8b8>
 800f5a2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800f5a6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f5aa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f5ae:	f04f 3aff 	mov.w	sl, #4294967295
 800f5b2:	e7d5      	b.n	800f560 <_strtod_l+0x8b8>
 800f5b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f5b6:	ea13 0f0a 	tst.w	r3, sl
 800f5ba:	e7e1      	b.n	800f580 <_strtod_l+0x8d8>
 800f5bc:	f7ff fb56 	bl	800ec6c <sulp>
 800f5c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f5c4:	ec53 2b10 	vmov	r2, r3, d0
 800f5c8:	f7f0 fe7e 	bl	80002c8 <__aeabi_dsub>
 800f5cc:	2200      	movs	r2, #0
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	4682      	mov	sl, r0
 800f5d2:	468b      	mov	fp, r1
 800f5d4:	f7f1 fa98 	bl	8000b08 <__aeabi_dcmpeq>
 800f5d8:	2800      	cmp	r0, #0
 800f5da:	d0c1      	beq.n	800f560 <_strtod_l+0x8b8>
 800f5dc:	e61a      	b.n	800f214 <_strtod_l+0x56c>
 800f5de:	4641      	mov	r1, r8
 800f5e0:	4620      	mov	r0, r4
 800f5e2:	f7ff facd 	bl	800eb80 <__ratio>
 800f5e6:	ec57 6b10 	vmov	r6, r7, d0
 800f5ea:	2200      	movs	r2, #0
 800f5ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f5f0:	4630      	mov	r0, r6
 800f5f2:	4639      	mov	r1, r7
 800f5f4:	f7f1 fa9c 	bl	8000b30 <__aeabi_dcmple>
 800f5f8:	2800      	cmp	r0, #0
 800f5fa:	d06f      	beq.n	800f6dc <_strtod_l+0xa34>
 800f5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	d17a      	bne.n	800f6f8 <_strtod_l+0xa50>
 800f602:	f1ba 0f00 	cmp.w	sl, #0
 800f606:	d158      	bne.n	800f6ba <_strtod_l+0xa12>
 800f608:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f60a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f60e:	2b00      	cmp	r3, #0
 800f610:	d15a      	bne.n	800f6c8 <_strtod_l+0xa20>
 800f612:	4b64      	ldr	r3, [pc, #400]	@ (800f7a4 <_strtod_l+0xafc>)
 800f614:	2200      	movs	r2, #0
 800f616:	4630      	mov	r0, r6
 800f618:	4639      	mov	r1, r7
 800f61a:	f7f1 fa7f 	bl	8000b1c <__aeabi_dcmplt>
 800f61e:	2800      	cmp	r0, #0
 800f620:	d159      	bne.n	800f6d6 <_strtod_l+0xa2e>
 800f622:	4630      	mov	r0, r6
 800f624:	4639      	mov	r1, r7
 800f626:	4b60      	ldr	r3, [pc, #384]	@ (800f7a8 <_strtod_l+0xb00>)
 800f628:	2200      	movs	r2, #0
 800f62a:	f7f1 f805 	bl	8000638 <__aeabi_dmul>
 800f62e:	4606      	mov	r6, r0
 800f630:	460f      	mov	r7, r1
 800f632:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800f636:	9606      	str	r6, [sp, #24]
 800f638:	9307      	str	r3, [sp, #28]
 800f63a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f63e:	4d57      	ldr	r5, [pc, #348]	@ (800f79c <_strtod_l+0xaf4>)
 800f640:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f646:	401d      	ands	r5, r3
 800f648:	4b58      	ldr	r3, [pc, #352]	@ (800f7ac <_strtod_l+0xb04>)
 800f64a:	429d      	cmp	r5, r3
 800f64c:	f040 80b2 	bne.w	800f7b4 <_strtod_l+0xb0c>
 800f650:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f652:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800f656:	ec4b ab10 	vmov	d0, sl, fp
 800f65a:	f7ff f9c9 	bl	800e9f0 <__ulp>
 800f65e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f662:	ec51 0b10 	vmov	r0, r1, d0
 800f666:	f7f0 ffe7 	bl	8000638 <__aeabi_dmul>
 800f66a:	4652      	mov	r2, sl
 800f66c:	465b      	mov	r3, fp
 800f66e:	f7f0 fe2d 	bl	80002cc <__adddf3>
 800f672:	460b      	mov	r3, r1
 800f674:	4949      	ldr	r1, [pc, #292]	@ (800f79c <_strtod_l+0xaf4>)
 800f676:	4a4e      	ldr	r2, [pc, #312]	@ (800f7b0 <_strtod_l+0xb08>)
 800f678:	4019      	ands	r1, r3
 800f67a:	4291      	cmp	r1, r2
 800f67c:	4682      	mov	sl, r0
 800f67e:	d942      	bls.n	800f706 <_strtod_l+0xa5e>
 800f680:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f682:	4b47      	ldr	r3, [pc, #284]	@ (800f7a0 <_strtod_l+0xaf8>)
 800f684:	429a      	cmp	r2, r3
 800f686:	d103      	bne.n	800f690 <_strtod_l+0x9e8>
 800f688:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f68a:	3301      	adds	r3, #1
 800f68c:	f43f ad2f 	beq.w	800f0ee <_strtod_l+0x446>
 800f690:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800f7a0 <_strtod_l+0xaf8>
 800f694:	f04f 3aff 	mov.w	sl, #4294967295
 800f698:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800f69a:	9805      	ldr	r0, [sp, #20]
 800f69c:	f7fe fe7c 	bl	800e398 <_Bfree>
 800f6a0:	9805      	ldr	r0, [sp, #20]
 800f6a2:	4649      	mov	r1, r9
 800f6a4:	f7fe fe78 	bl	800e398 <_Bfree>
 800f6a8:	9805      	ldr	r0, [sp, #20]
 800f6aa:	4641      	mov	r1, r8
 800f6ac:	f7fe fe74 	bl	800e398 <_Bfree>
 800f6b0:	9805      	ldr	r0, [sp, #20]
 800f6b2:	4621      	mov	r1, r4
 800f6b4:	f7fe fe70 	bl	800e398 <_Bfree>
 800f6b8:	e619      	b.n	800f2ee <_strtod_l+0x646>
 800f6ba:	f1ba 0f01 	cmp.w	sl, #1
 800f6be:	d103      	bne.n	800f6c8 <_strtod_l+0xa20>
 800f6c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f6c2:	2b00      	cmp	r3, #0
 800f6c4:	f43f ada6 	beq.w	800f214 <_strtod_l+0x56c>
 800f6c8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800f778 <_strtod_l+0xad0>
 800f6cc:	4f35      	ldr	r7, [pc, #212]	@ (800f7a4 <_strtod_l+0xafc>)
 800f6ce:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f6d2:	2600      	movs	r6, #0
 800f6d4:	e7b1      	b.n	800f63a <_strtod_l+0x992>
 800f6d6:	4f34      	ldr	r7, [pc, #208]	@ (800f7a8 <_strtod_l+0xb00>)
 800f6d8:	2600      	movs	r6, #0
 800f6da:	e7aa      	b.n	800f632 <_strtod_l+0x98a>
 800f6dc:	4b32      	ldr	r3, [pc, #200]	@ (800f7a8 <_strtod_l+0xb00>)
 800f6de:	4630      	mov	r0, r6
 800f6e0:	4639      	mov	r1, r7
 800f6e2:	2200      	movs	r2, #0
 800f6e4:	f7f0 ffa8 	bl	8000638 <__aeabi_dmul>
 800f6e8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f6ea:	4606      	mov	r6, r0
 800f6ec:	460f      	mov	r7, r1
 800f6ee:	2b00      	cmp	r3, #0
 800f6f0:	d09f      	beq.n	800f632 <_strtod_l+0x98a>
 800f6f2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800f6f6:	e7a0      	b.n	800f63a <_strtod_l+0x992>
 800f6f8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800f780 <_strtod_l+0xad8>
 800f6fc:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f700:	ec57 6b17 	vmov	r6, r7, d7
 800f704:	e799      	b.n	800f63a <_strtod_l+0x992>
 800f706:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800f70a:	9b08      	ldr	r3, [sp, #32]
 800f70c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800f710:	2b00      	cmp	r3, #0
 800f712:	d1c1      	bne.n	800f698 <_strtod_l+0x9f0>
 800f714:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800f718:	0d1b      	lsrs	r3, r3, #20
 800f71a:	051b      	lsls	r3, r3, #20
 800f71c:	429d      	cmp	r5, r3
 800f71e:	d1bb      	bne.n	800f698 <_strtod_l+0x9f0>
 800f720:	4630      	mov	r0, r6
 800f722:	4639      	mov	r1, r7
 800f724:	f7f1 fae8 	bl	8000cf8 <__aeabi_d2lz>
 800f728:	f7f0 ff58 	bl	80005dc <__aeabi_l2d>
 800f72c:	4602      	mov	r2, r0
 800f72e:	460b      	mov	r3, r1
 800f730:	4630      	mov	r0, r6
 800f732:	4639      	mov	r1, r7
 800f734:	f7f0 fdc8 	bl	80002c8 <__aeabi_dsub>
 800f738:	460b      	mov	r3, r1
 800f73a:	4602      	mov	r2, r0
 800f73c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800f740:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800f744:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f746:	ea46 060a 	orr.w	r6, r6, sl
 800f74a:	431e      	orrs	r6, r3
 800f74c:	d06f      	beq.n	800f82e <_strtod_l+0xb86>
 800f74e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f788 <_strtod_l+0xae0>)
 800f750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f754:	f7f1 f9e2 	bl	8000b1c <__aeabi_dcmplt>
 800f758:	2800      	cmp	r0, #0
 800f75a:	f47f acd3 	bne.w	800f104 <_strtod_l+0x45c>
 800f75e:	a30c      	add	r3, pc, #48	@ (adr r3, 800f790 <_strtod_l+0xae8>)
 800f760:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f764:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800f768:	f7f1 f9f6 	bl	8000b58 <__aeabi_dcmpgt>
 800f76c:	2800      	cmp	r0, #0
 800f76e:	d093      	beq.n	800f698 <_strtod_l+0x9f0>
 800f770:	e4c8      	b.n	800f104 <_strtod_l+0x45c>
 800f772:	bf00      	nop
 800f774:	f3af 8000 	nop.w
 800f778:	00000000 	.word	0x00000000
 800f77c:	bff00000 	.word	0xbff00000
 800f780:	00000000 	.word	0x00000000
 800f784:	3ff00000 	.word	0x3ff00000
 800f788:	94a03595 	.word	0x94a03595
 800f78c:	3fdfffff 	.word	0x3fdfffff
 800f790:	35afe535 	.word	0x35afe535
 800f794:	3fe00000 	.word	0x3fe00000
 800f798:	000fffff 	.word	0x000fffff
 800f79c:	7ff00000 	.word	0x7ff00000
 800f7a0:	7fefffff 	.word	0x7fefffff
 800f7a4:	3ff00000 	.word	0x3ff00000
 800f7a8:	3fe00000 	.word	0x3fe00000
 800f7ac:	7fe00000 	.word	0x7fe00000
 800f7b0:	7c9fffff 	.word	0x7c9fffff
 800f7b4:	9b08      	ldr	r3, [sp, #32]
 800f7b6:	b323      	cbz	r3, 800f802 <_strtod_l+0xb5a>
 800f7b8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800f7bc:	d821      	bhi.n	800f802 <_strtod_l+0xb5a>
 800f7be:	a328      	add	r3, pc, #160	@ (adr r3, 800f860 <_strtod_l+0xbb8>)
 800f7c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c4:	4630      	mov	r0, r6
 800f7c6:	4639      	mov	r1, r7
 800f7c8:	f7f1 f9b2 	bl	8000b30 <__aeabi_dcmple>
 800f7cc:	b1a0      	cbz	r0, 800f7f8 <_strtod_l+0xb50>
 800f7ce:	4639      	mov	r1, r7
 800f7d0:	4630      	mov	r0, r6
 800f7d2:	f7f1 fa09 	bl	8000be8 <__aeabi_d2uiz>
 800f7d6:	2801      	cmp	r0, #1
 800f7d8:	bf38      	it	cc
 800f7da:	2001      	movcc	r0, #1
 800f7dc:	f7f0 feb2 	bl	8000544 <__aeabi_ui2d>
 800f7e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f7e2:	4606      	mov	r6, r0
 800f7e4:	460f      	mov	r7, r1
 800f7e6:	b9fb      	cbnz	r3, 800f828 <_strtod_l+0xb80>
 800f7e8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f7ec:	9014      	str	r0, [sp, #80]	@ 0x50
 800f7ee:	9315      	str	r3, [sp, #84]	@ 0x54
 800f7f0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800f7f4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800f7f8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f7fa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800f7fe:	1b5b      	subs	r3, r3, r5
 800f800:	9311      	str	r3, [sp, #68]	@ 0x44
 800f802:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800f806:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800f80a:	f7ff f8f1 	bl	800e9f0 <__ulp>
 800f80e:	4650      	mov	r0, sl
 800f810:	ec53 2b10 	vmov	r2, r3, d0
 800f814:	4659      	mov	r1, fp
 800f816:	f7f0 ff0f 	bl	8000638 <__aeabi_dmul>
 800f81a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800f81e:	f7f0 fd55 	bl	80002cc <__adddf3>
 800f822:	4682      	mov	sl, r0
 800f824:	468b      	mov	fp, r1
 800f826:	e770      	b.n	800f70a <_strtod_l+0xa62>
 800f828:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800f82c:	e7e0      	b.n	800f7f0 <_strtod_l+0xb48>
 800f82e:	a30e      	add	r3, pc, #56	@ (adr r3, 800f868 <_strtod_l+0xbc0>)
 800f830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f834:	f7f1 f972 	bl	8000b1c <__aeabi_dcmplt>
 800f838:	e798      	b.n	800f76c <_strtod_l+0xac4>
 800f83a:	2300      	movs	r3, #0
 800f83c:	930e      	str	r3, [sp, #56]	@ 0x38
 800f83e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800f840:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800f842:	6013      	str	r3, [r2, #0]
 800f844:	f7ff ba6d 	b.w	800ed22 <_strtod_l+0x7a>
 800f848:	2a65      	cmp	r2, #101	@ 0x65
 800f84a:	f43f ab68 	beq.w	800ef1e <_strtod_l+0x276>
 800f84e:	2a45      	cmp	r2, #69	@ 0x45
 800f850:	f43f ab65 	beq.w	800ef1e <_strtod_l+0x276>
 800f854:	2301      	movs	r3, #1
 800f856:	f7ff bba0 	b.w	800ef9a <_strtod_l+0x2f2>
 800f85a:	bf00      	nop
 800f85c:	f3af 8000 	nop.w
 800f860:	ffc00000 	.word	0xffc00000
 800f864:	41dfffff 	.word	0x41dfffff
 800f868:	94a03595 	.word	0x94a03595
 800f86c:	3fcfffff 	.word	0x3fcfffff

0800f870 <_strtod_r>:
 800f870:	4b01      	ldr	r3, [pc, #4]	@ (800f878 <_strtod_r+0x8>)
 800f872:	f7ff ba19 	b.w	800eca8 <_strtod_l>
 800f876:	bf00      	nop
 800f878:	20000080 	.word	0x20000080

0800f87c <_strtol_l.isra.0>:
 800f87c:	2b24      	cmp	r3, #36	@ 0x24
 800f87e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f882:	4686      	mov	lr, r0
 800f884:	4690      	mov	r8, r2
 800f886:	d801      	bhi.n	800f88c <_strtol_l.isra.0+0x10>
 800f888:	2b01      	cmp	r3, #1
 800f88a:	d106      	bne.n	800f89a <_strtol_l.isra.0+0x1e>
 800f88c:	f7fd fdaa 	bl	800d3e4 <__errno>
 800f890:	2316      	movs	r3, #22
 800f892:	6003      	str	r3, [r0, #0]
 800f894:	2000      	movs	r0, #0
 800f896:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f89a:	4834      	ldr	r0, [pc, #208]	@ (800f96c <_strtol_l.isra.0+0xf0>)
 800f89c:	460d      	mov	r5, r1
 800f89e:	462a      	mov	r2, r5
 800f8a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f8a4:	5d06      	ldrb	r6, [r0, r4]
 800f8a6:	f016 0608 	ands.w	r6, r6, #8
 800f8aa:	d1f8      	bne.n	800f89e <_strtol_l.isra.0+0x22>
 800f8ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800f8ae:	d110      	bne.n	800f8d2 <_strtol_l.isra.0+0x56>
 800f8b0:	782c      	ldrb	r4, [r5, #0]
 800f8b2:	2601      	movs	r6, #1
 800f8b4:	1c95      	adds	r5, r2, #2
 800f8b6:	f033 0210 	bics.w	r2, r3, #16
 800f8ba:	d115      	bne.n	800f8e8 <_strtol_l.isra.0+0x6c>
 800f8bc:	2c30      	cmp	r4, #48	@ 0x30
 800f8be:	d10d      	bne.n	800f8dc <_strtol_l.isra.0+0x60>
 800f8c0:	782a      	ldrb	r2, [r5, #0]
 800f8c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800f8c6:	2a58      	cmp	r2, #88	@ 0x58
 800f8c8:	d108      	bne.n	800f8dc <_strtol_l.isra.0+0x60>
 800f8ca:	786c      	ldrb	r4, [r5, #1]
 800f8cc:	3502      	adds	r5, #2
 800f8ce:	2310      	movs	r3, #16
 800f8d0:	e00a      	b.n	800f8e8 <_strtol_l.isra.0+0x6c>
 800f8d2:	2c2b      	cmp	r4, #43	@ 0x2b
 800f8d4:	bf04      	itt	eq
 800f8d6:	782c      	ldrbeq	r4, [r5, #0]
 800f8d8:	1c95      	addeq	r5, r2, #2
 800f8da:	e7ec      	b.n	800f8b6 <_strtol_l.isra.0+0x3a>
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d1f6      	bne.n	800f8ce <_strtol_l.isra.0+0x52>
 800f8e0:	2c30      	cmp	r4, #48	@ 0x30
 800f8e2:	bf14      	ite	ne
 800f8e4:	230a      	movne	r3, #10
 800f8e6:	2308      	moveq	r3, #8
 800f8e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800f8ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	fbbc f9f3 	udiv	r9, ip, r3
 800f8f6:	4610      	mov	r0, r2
 800f8f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800f8fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800f900:	2f09      	cmp	r7, #9
 800f902:	d80f      	bhi.n	800f924 <_strtol_l.isra.0+0xa8>
 800f904:	463c      	mov	r4, r7
 800f906:	42a3      	cmp	r3, r4
 800f908:	dd1b      	ble.n	800f942 <_strtol_l.isra.0+0xc6>
 800f90a:	1c57      	adds	r7, r2, #1
 800f90c:	d007      	beq.n	800f91e <_strtol_l.isra.0+0xa2>
 800f90e:	4581      	cmp	r9, r0
 800f910:	d314      	bcc.n	800f93c <_strtol_l.isra.0+0xc0>
 800f912:	d101      	bne.n	800f918 <_strtol_l.isra.0+0x9c>
 800f914:	45a2      	cmp	sl, r4
 800f916:	db11      	blt.n	800f93c <_strtol_l.isra.0+0xc0>
 800f918:	fb00 4003 	mla	r0, r0, r3, r4
 800f91c:	2201      	movs	r2, #1
 800f91e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f922:	e7eb      	b.n	800f8fc <_strtol_l.isra.0+0x80>
 800f924:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800f928:	2f19      	cmp	r7, #25
 800f92a:	d801      	bhi.n	800f930 <_strtol_l.isra.0+0xb4>
 800f92c:	3c37      	subs	r4, #55	@ 0x37
 800f92e:	e7ea      	b.n	800f906 <_strtol_l.isra.0+0x8a>
 800f930:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800f934:	2f19      	cmp	r7, #25
 800f936:	d804      	bhi.n	800f942 <_strtol_l.isra.0+0xc6>
 800f938:	3c57      	subs	r4, #87	@ 0x57
 800f93a:	e7e4      	b.n	800f906 <_strtol_l.isra.0+0x8a>
 800f93c:	f04f 32ff 	mov.w	r2, #4294967295
 800f940:	e7ed      	b.n	800f91e <_strtol_l.isra.0+0xa2>
 800f942:	1c53      	adds	r3, r2, #1
 800f944:	d108      	bne.n	800f958 <_strtol_l.isra.0+0xdc>
 800f946:	2322      	movs	r3, #34	@ 0x22
 800f948:	f8ce 3000 	str.w	r3, [lr]
 800f94c:	4660      	mov	r0, ip
 800f94e:	f1b8 0f00 	cmp.w	r8, #0
 800f952:	d0a0      	beq.n	800f896 <_strtol_l.isra.0+0x1a>
 800f954:	1e69      	subs	r1, r5, #1
 800f956:	e006      	b.n	800f966 <_strtol_l.isra.0+0xea>
 800f958:	b106      	cbz	r6, 800f95c <_strtol_l.isra.0+0xe0>
 800f95a:	4240      	negs	r0, r0
 800f95c:	f1b8 0f00 	cmp.w	r8, #0
 800f960:	d099      	beq.n	800f896 <_strtol_l.isra.0+0x1a>
 800f962:	2a00      	cmp	r2, #0
 800f964:	d1f6      	bne.n	800f954 <_strtol_l.isra.0+0xd8>
 800f966:	f8c8 1000 	str.w	r1, [r8]
 800f96a:	e794      	b.n	800f896 <_strtol_l.isra.0+0x1a>
 800f96c:	08011951 	.word	0x08011951

0800f970 <_strtol_r>:
 800f970:	f7ff bf84 	b.w	800f87c <_strtol_l.isra.0>

0800f974 <__ssputs_r>:
 800f974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f978:	688e      	ldr	r6, [r1, #8]
 800f97a:	461f      	mov	r7, r3
 800f97c:	42be      	cmp	r6, r7
 800f97e:	680b      	ldr	r3, [r1, #0]
 800f980:	4682      	mov	sl, r0
 800f982:	460c      	mov	r4, r1
 800f984:	4690      	mov	r8, r2
 800f986:	d82d      	bhi.n	800f9e4 <__ssputs_r+0x70>
 800f988:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f98c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800f990:	d026      	beq.n	800f9e0 <__ssputs_r+0x6c>
 800f992:	6965      	ldr	r5, [r4, #20]
 800f994:	6909      	ldr	r1, [r1, #16]
 800f996:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800f99a:	eba3 0901 	sub.w	r9, r3, r1
 800f99e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800f9a2:	1c7b      	adds	r3, r7, #1
 800f9a4:	444b      	add	r3, r9
 800f9a6:	106d      	asrs	r5, r5, #1
 800f9a8:	429d      	cmp	r5, r3
 800f9aa:	bf38      	it	cc
 800f9ac:	461d      	movcc	r5, r3
 800f9ae:	0553      	lsls	r3, r2, #21
 800f9b0:	d527      	bpl.n	800fa02 <__ssputs_r+0x8e>
 800f9b2:	4629      	mov	r1, r5
 800f9b4:	f7fe fc24 	bl	800e200 <_malloc_r>
 800f9b8:	4606      	mov	r6, r0
 800f9ba:	b360      	cbz	r0, 800fa16 <__ssputs_r+0xa2>
 800f9bc:	6921      	ldr	r1, [r4, #16]
 800f9be:	464a      	mov	r2, r9
 800f9c0:	f7fd fd3d 	bl	800d43e <memcpy>
 800f9c4:	89a3      	ldrh	r3, [r4, #12]
 800f9c6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800f9ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f9ce:	81a3      	strh	r3, [r4, #12]
 800f9d0:	6126      	str	r6, [r4, #16]
 800f9d2:	6165      	str	r5, [r4, #20]
 800f9d4:	444e      	add	r6, r9
 800f9d6:	eba5 0509 	sub.w	r5, r5, r9
 800f9da:	6026      	str	r6, [r4, #0]
 800f9dc:	60a5      	str	r5, [r4, #8]
 800f9de:	463e      	mov	r6, r7
 800f9e0:	42be      	cmp	r6, r7
 800f9e2:	d900      	bls.n	800f9e6 <__ssputs_r+0x72>
 800f9e4:	463e      	mov	r6, r7
 800f9e6:	6820      	ldr	r0, [r4, #0]
 800f9e8:	4632      	mov	r2, r6
 800f9ea:	4641      	mov	r1, r8
 800f9ec:	f000 fb6a 	bl	80100c4 <memmove>
 800f9f0:	68a3      	ldr	r3, [r4, #8]
 800f9f2:	1b9b      	subs	r3, r3, r6
 800f9f4:	60a3      	str	r3, [r4, #8]
 800f9f6:	6823      	ldr	r3, [r4, #0]
 800f9f8:	4433      	add	r3, r6
 800f9fa:	6023      	str	r3, [r4, #0]
 800f9fc:	2000      	movs	r0, #0
 800f9fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa02:	462a      	mov	r2, r5
 800fa04:	f000 ff41 	bl	801088a <_realloc_r>
 800fa08:	4606      	mov	r6, r0
 800fa0a:	2800      	cmp	r0, #0
 800fa0c:	d1e0      	bne.n	800f9d0 <__ssputs_r+0x5c>
 800fa0e:	6921      	ldr	r1, [r4, #16]
 800fa10:	4650      	mov	r0, sl
 800fa12:	f7fe fb81 	bl	800e118 <_free_r>
 800fa16:	230c      	movs	r3, #12
 800fa18:	f8ca 3000 	str.w	r3, [sl]
 800fa1c:	89a3      	ldrh	r3, [r4, #12]
 800fa1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fa22:	81a3      	strh	r3, [r4, #12]
 800fa24:	f04f 30ff 	mov.w	r0, #4294967295
 800fa28:	e7e9      	b.n	800f9fe <__ssputs_r+0x8a>
	...

0800fa2c <_svfiprintf_r>:
 800fa2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa30:	4698      	mov	r8, r3
 800fa32:	898b      	ldrh	r3, [r1, #12]
 800fa34:	061b      	lsls	r3, r3, #24
 800fa36:	b09d      	sub	sp, #116	@ 0x74
 800fa38:	4607      	mov	r7, r0
 800fa3a:	460d      	mov	r5, r1
 800fa3c:	4614      	mov	r4, r2
 800fa3e:	d510      	bpl.n	800fa62 <_svfiprintf_r+0x36>
 800fa40:	690b      	ldr	r3, [r1, #16]
 800fa42:	b973      	cbnz	r3, 800fa62 <_svfiprintf_r+0x36>
 800fa44:	2140      	movs	r1, #64	@ 0x40
 800fa46:	f7fe fbdb 	bl	800e200 <_malloc_r>
 800fa4a:	6028      	str	r0, [r5, #0]
 800fa4c:	6128      	str	r0, [r5, #16]
 800fa4e:	b930      	cbnz	r0, 800fa5e <_svfiprintf_r+0x32>
 800fa50:	230c      	movs	r3, #12
 800fa52:	603b      	str	r3, [r7, #0]
 800fa54:	f04f 30ff 	mov.w	r0, #4294967295
 800fa58:	b01d      	add	sp, #116	@ 0x74
 800fa5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa5e:	2340      	movs	r3, #64	@ 0x40
 800fa60:	616b      	str	r3, [r5, #20]
 800fa62:	2300      	movs	r3, #0
 800fa64:	9309      	str	r3, [sp, #36]	@ 0x24
 800fa66:	2320      	movs	r3, #32
 800fa68:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fa6c:	f8cd 800c 	str.w	r8, [sp, #12]
 800fa70:	2330      	movs	r3, #48	@ 0x30
 800fa72:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800fc10 <_svfiprintf_r+0x1e4>
 800fa76:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fa7a:	f04f 0901 	mov.w	r9, #1
 800fa7e:	4623      	mov	r3, r4
 800fa80:	469a      	mov	sl, r3
 800fa82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa86:	b10a      	cbz	r2, 800fa8c <_svfiprintf_r+0x60>
 800fa88:	2a25      	cmp	r2, #37	@ 0x25
 800fa8a:	d1f9      	bne.n	800fa80 <_svfiprintf_r+0x54>
 800fa8c:	ebba 0b04 	subs.w	fp, sl, r4
 800fa90:	d00b      	beq.n	800faaa <_svfiprintf_r+0x7e>
 800fa92:	465b      	mov	r3, fp
 800fa94:	4622      	mov	r2, r4
 800fa96:	4629      	mov	r1, r5
 800fa98:	4638      	mov	r0, r7
 800fa9a:	f7ff ff6b 	bl	800f974 <__ssputs_r>
 800fa9e:	3001      	adds	r0, #1
 800faa0:	f000 80a7 	beq.w	800fbf2 <_svfiprintf_r+0x1c6>
 800faa4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800faa6:	445a      	add	r2, fp
 800faa8:	9209      	str	r2, [sp, #36]	@ 0x24
 800faaa:	f89a 3000 	ldrb.w	r3, [sl]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	f000 809f 	beq.w	800fbf2 <_svfiprintf_r+0x1c6>
 800fab4:	2300      	movs	r3, #0
 800fab6:	f04f 32ff 	mov.w	r2, #4294967295
 800faba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fabe:	f10a 0a01 	add.w	sl, sl, #1
 800fac2:	9304      	str	r3, [sp, #16]
 800fac4:	9307      	str	r3, [sp, #28]
 800fac6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800faca:	931a      	str	r3, [sp, #104]	@ 0x68
 800facc:	4654      	mov	r4, sl
 800face:	2205      	movs	r2, #5
 800fad0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fad4:	484e      	ldr	r0, [pc, #312]	@ (800fc10 <_svfiprintf_r+0x1e4>)
 800fad6:	f7f0 fb9b 	bl	8000210 <memchr>
 800fada:	9a04      	ldr	r2, [sp, #16]
 800fadc:	b9d8      	cbnz	r0, 800fb16 <_svfiprintf_r+0xea>
 800fade:	06d0      	lsls	r0, r2, #27
 800fae0:	bf44      	itt	mi
 800fae2:	2320      	movmi	r3, #32
 800fae4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fae8:	0711      	lsls	r1, r2, #28
 800faea:	bf44      	itt	mi
 800faec:	232b      	movmi	r3, #43	@ 0x2b
 800faee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800faf2:	f89a 3000 	ldrb.w	r3, [sl]
 800faf6:	2b2a      	cmp	r3, #42	@ 0x2a
 800faf8:	d015      	beq.n	800fb26 <_svfiprintf_r+0xfa>
 800fafa:	9a07      	ldr	r2, [sp, #28]
 800fafc:	4654      	mov	r4, sl
 800fafe:	2000      	movs	r0, #0
 800fb00:	f04f 0c0a 	mov.w	ip, #10
 800fb04:	4621      	mov	r1, r4
 800fb06:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fb0a:	3b30      	subs	r3, #48	@ 0x30
 800fb0c:	2b09      	cmp	r3, #9
 800fb0e:	d94b      	bls.n	800fba8 <_svfiprintf_r+0x17c>
 800fb10:	b1b0      	cbz	r0, 800fb40 <_svfiprintf_r+0x114>
 800fb12:	9207      	str	r2, [sp, #28]
 800fb14:	e014      	b.n	800fb40 <_svfiprintf_r+0x114>
 800fb16:	eba0 0308 	sub.w	r3, r0, r8
 800fb1a:	fa09 f303 	lsl.w	r3, r9, r3
 800fb1e:	4313      	orrs	r3, r2
 800fb20:	9304      	str	r3, [sp, #16]
 800fb22:	46a2      	mov	sl, r4
 800fb24:	e7d2      	b.n	800facc <_svfiprintf_r+0xa0>
 800fb26:	9b03      	ldr	r3, [sp, #12]
 800fb28:	1d19      	adds	r1, r3, #4
 800fb2a:	681b      	ldr	r3, [r3, #0]
 800fb2c:	9103      	str	r1, [sp, #12]
 800fb2e:	2b00      	cmp	r3, #0
 800fb30:	bfbb      	ittet	lt
 800fb32:	425b      	neglt	r3, r3
 800fb34:	f042 0202 	orrlt.w	r2, r2, #2
 800fb38:	9307      	strge	r3, [sp, #28]
 800fb3a:	9307      	strlt	r3, [sp, #28]
 800fb3c:	bfb8      	it	lt
 800fb3e:	9204      	strlt	r2, [sp, #16]
 800fb40:	7823      	ldrb	r3, [r4, #0]
 800fb42:	2b2e      	cmp	r3, #46	@ 0x2e
 800fb44:	d10a      	bne.n	800fb5c <_svfiprintf_r+0x130>
 800fb46:	7863      	ldrb	r3, [r4, #1]
 800fb48:	2b2a      	cmp	r3, #42	@ 0x2a
 800fb4a:	d132      	bne.n	800fbb2 <_svfiprintf_r+0x186>
 800fb4c:	9b03      	ldr	r3, [sp, #12]
 800fb4e:	1d1a      	adds	r2, r3, #4
 800fb50:	681b      	ldr	r3, [r3, #0]
 800fb52:	9203      	str	r2, [sp, #12]
 800fb54:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fb58:	3402      	adds	r4, #2
 800fb5a:	9305      	str	r3, [sp, #20]
 800fb5c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800fc20 <_svfiprintf_r+0x1f4>
 800fb60:	7821      	ldrb	r1, [r4, #0]
 800fb62:	2203      	movs	r2, #3
 800fb64:	4650      	mov	r0, sl
 800fb66:	f7f0 fb53 	bl	8000210 <memchr>
 800fb6a:	b138      	cbz	r0, 800fb7c <_svfiprintf_r+0x150>
 800fb6c:	9b04      	ldr	r3, [sp, #16]
 800fb6e:	eba0 000a 	sub.w	r0, r0, sl
 800fb72:	2240      	movs	r2, #64	@ 0x40
 800fb74:	4082      	lsls	r2, r0
 800fb76:	4313      	orrs	r3, r2
 800fb78:	3401      	adds	r4, #1
 800fb7a:	9304      	str	r3, [sp, #16]
 800fb7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fb80:	4824      	ldr	r0, [pc, #144]	@ (800fc14 <_svfiprintf_r+0x1e8>)
 800fb82:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fb86:	2206      	movs	r2, #6
 800fb88:	f7f0 fb42 	bl	8000210 <memchr>
 800fb8c:	2800      	cmp	r0, #0
 800fb8e:	d036      	beq.n	800fbfe <_svfiprintf_r+0x1d2>
 800fb90:	4b21      	ldr	r3, [pc, #132]	@ (800fc18 <_svfiprintf_r+0x1ec>)
 800fb92:	bb1b      	cbnz	r3, 800fbdc <_svfiprintf_r+0x1b0>
 800fb94:	9b03      	ldr	r3, [sp, #12]
 800fb96:	3307      	adds	r3, #7
 800fb98:	f023 0307 	bic.w	r3, r3, #7
 800fb9c:	3308      	adds	r3, #8
 800fb9e:	9303      	str	r3, [sp, #12]
 800fba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fba2:	4433      	add	r3, r6
 800fba4:	9309      	str	r3, [sp, #36]	@ 0x24
 800fba6:	e76a      	b.n	800fa7e <_svfiprintf_r+0x52>
 800fba8:	fb0c 3202 	mla	r2, ip, r2, r3
 800fbac:	460c      	mov	r4, r1
 800fbae:	2001      	movs	r0, #1
 800fbb0:	e7a8      	b.n	800fb04 <_svfiprintf_r+0xd8>
 800fbb2:	2300      	movs	r3, #0
 800fbb4:	3401      	adds	r4, #1
 800fbb6:	9305      	str	r3, [sp, #20]
 800fbb8:	4619      	mov	r1, r3
 800fbba:	f04f 0c0a 	mov.w	ip, #10
 800fbbe:	4620      	mov	r0, r4
 800fbc0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fbc4:	3a30      	subs	r2, #48	@ 0x30
 800fbc6:	2a09      	cmp	r2, #9
 800fbc8:	d903      	bls.n	800fbd2 <_svfiprintf_r+0x1a6>
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d0c6      	beq.n	800fb5c <_svfiprintf_r+0x130>
 800fbce:	9105      	str	r1, [sp, #20]
 800fbd0:	e7c4      	b.n	800fb5c <_svfiprintf_r+0x130>
 800fbd2:	fb0c 2101 	mla	r1, ip, r1, r2
 800fbd6:	4604      	mov	r4, r0
 800fbd8:	2301      	movs	r3, #1
 800fbda:	e7f0      	b.n	800fbbe <_svfiprintf_r+0x192>
 800fbdc:	ab03      	add	r3, sp, #12
 800fbde:	9300      	str	r3, [sp, #0]
 800fbe0:	462a      	mov	r2, r5
 800fbe2:	4b0e      	ldr	r3, [pc, #56]	@ (800fc1c <_svfiprintf_r+0x1f0>)
 800fbe4:	a904      	add	r1, sp, #16
 800fbe6:	4638      	mov	r0, r7
 800fbe8:	f7fc fb5c 	bl	800c2a4 <_printf_float>
 800fbec:	1c42      	adds	r2, r0, #1
 800fbee:	4606      	mov	r6, r0
 800fbf0:	d1d6      	bne.n	800fba0 <_svfiprintf_r+0x174>
 800fbf2:	89ab      	ldrh	r3, [r5, #12]
 800fbf4:	065b      	lsls	r3, r3, #25
 800fbf6:	f53f af2d 	bmi.w	800fa54 <_svfiprintf_r+0x28>
 800fbfa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fbfc:	e72c      	b.n	800fa58 <_svfiprintf_r+0x2c>
 800fbfe:	ab03      	add	r3, sp, #12
 800fc00:	9300      	str	r3, [sp, #0]
 800fc02:	462a      	mov	r2, r5
 800fc04:	4b05      	ldr	r3, [pc, #20]	@ (800fc1c <_svfiprintf_r+0x1f0>)
 800fc06:	a904      	add	r1, sp, #16
 800fc08:	4638      	mov	r0, r7
 800fc0a:	f7fc fde3 	bl	800c7d4 <_printf_i>
 800fc0e:	e7ed      	b.n	800fbec <_svfiprintf_r+0x1c0>
 800fc10:	0801174d 	.word	0x0801174d
 800fc14:	08011757 	.word	0x08011757
 800fc18:	0800c2a5 	.word	0x0800c2a5
 800fc1c:	0800f975 	.word	0x0800f975
 800fc20:	08011753 	.word	0x08011753

0800fc24 <__sfputc_r>:
 800fc24:	6893      	ldr	r3, [r2, #8]
 800fc26:	3b01      	subs	r3, #1
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	b410      	push	{r4}
 800fc2c:	6093      	str	r3, [r2, #8]
 800fc2e:	da08      	bge.n	800fc42 <__sfputc_r+0x1e>
 800fc30:	6994      	ldr	r4, [r2, #24]
 800fc32:	42a3      	cmp	r3, r4
 800fc34:	db01      	blt.n	800fc3a <__sfputc_r+0x16>
 800fc36:	290a      	cmp	r1, #10
 800fc38:	d103      	bne.n	800fc42 <__sfputc_r+0x1e>
 800fc3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc3e:	f7fd ba8c 	b.w	800d15a <__swbuf_r>
 800fc42:	6813      	ldr	r3, [r2, #0]
 800fc44:	1c58      	adds	r0, r3, #1
 800fc46:	6010      	str	r0, [r2, #0]
 800fc48:	7019      	strb	r1, [r3, #0]
 800fc4a:	4608      	mov	r0, r1
 800fc4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fc50:	4770      	bx	lr

0800fc52 <__sfputs_r>:
 800fc52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc54:	4606      	mov	r6, r0
 800fc56:	460f      	mov	r7, r1
 800fc58:	4614      	mov	r4, r2
 800fc5a:	18d5      	adds	r5, r2, r3
 800fc5c:	42ac      	cmp	r4, r5
 800fc5e:	d101      	bne.n	800fc64 <__sfputs_r+0x12>
 800fc60:	2000      	movs	r0, #0
 800fc62:	e007      	b.n	800fc74 <__sfputs_r+0x22>
 800fc64:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fc68:	463a      	mov	r2, r7
 800fc6a:	4630      	mov	r0, r6
 800fc6c:	f7ff ffda 	bl	800fc24 <__sfputc_r>
 800fc70:	1c43      	adds	r3, r0, #1
 800fc72:	d1f3      	bne.n	800fc5c <__sfputs_r+0xa>
 800fc74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fc78 <_vfiprintf_r>:
 800fc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc7c:	460d      	mov	r5, r1
 800fc7e:	b09d      	sub	sp, #116	@ 0x74
 800fc80:	4614      	mov	r4, r2
 800fc82:	4698      	mov	r8, r3
 800fc84:	4606      	mov	r6, r0
 800fc86:	b118      	cbz	r0, 800fc90 <_vfiprintf_r+0x18>
 800fc88:	6a03      	ldr	r3, [r0, #32]
 800fc8a:	b90b      	cbnz	r3, 800fc90 <_vfiprintf_r+0x18>
 800fc8c:	f7fd f95a 	bl	800cf44 <__sinit>
 800fc90:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fc92:	07d9      	lsls	r1, r3, #31
 800fc94:	d405      	bmi.n	800fca2 <_vfiprintf_r+0x2a>
 800fc96:	89ab      	ldrh	r3, [r5, #12]
 800fc98:	059a      	lsls	r2, r3, #22
 800fc9a:	d402      	bmi.n	800fca2 <_vfiprintf_r+0x2a>
 800fc9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fc9e:	f7fd fbcc 	bl	800d43a <__retarget_lock_acquire_recursive>
 800fca2:	89ab      	ldrh	r3, [r5, #12]
 800fca4:	071b      	lsls	r3, r3, #28
 800fca6:	d501      	bpl.n	800fcac <_vfiprintf_r+0x34>
 800fca8:	692b      	ldr	r3, [r5, #16]
 800fcaa:	b99b      	cbnz	r3, 800fcd4 <_vfiprintf_r+0x5c>
 800fcac:	4629      	mov	r1, r5
 800fcae:	4630      	mov	r0, r6
 800fcb0:	f7fd fa92 	bl	800d1d8 <__swsetup_r>
 800fcb4:	b170      	cbz	r0, 800fcd4 <_vfiprintf_r+0x5c>
 800fcb6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fcb8:	07dc      	lsls	r4, r3, #31
 800fcba:	d504      	bpl.n	800fcc6 <_vfiprintf_r+0x4e>
 800fcbc:	f04f 30ff 	mov.w	r0, #4294967295
 800fcc0:	b01d      	add	sp, #116	@ 0x74
 800fcc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcc6:	89ab      	ldrh	r3, [r5, #12]
 800fcc8:	0598      	lsls	r0, r3, #22
 800fcca:	d4f7      	bmi.n	800fcbc <_vfiprintf_r+0x44>
 800fccc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fcce:	f7fd fbb5 	bl	800d43c <__retarget_lock_release_recursive>
 800fcd2:	e7f3      	b.n	800fcbc <_vfiprintf_r+0x44>
 800fcd4:	2300      	movs	r3, #0
 800fcd6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fcd8:	2320      	movs	r3, #32
 800fcda:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fcde:	f8cd 800c 	str.w	r8, [sp, #12]
 800fce2:	2330      	movs	r3, #48	@ 0x30
 800fce4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800fe94 <_vfiprintf_r+0x21c>
 800fce8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fcec:	f04f 0901 	mov.w	r9, #1
 800fcf0:	4623      	mov	r3, r4
 800fcf2:	469a      	mov	sl, r3
 800fcf4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fcf8:	b10a      	cbz	r2, 800fcfe <_vfiprintf_r+0x86>
 800fcfa:	2a25      	cmp	r2, #37	@ 0x25
 800fcfc:	d1f9      	bne.n	800fcf2 <_vfiprintf_r+0x7a>
 800fcfe:	ebba 0b04 	subs.w	fp, sl, r4
 800fd02:	d00b      	beq.n	800fd1c <_vfiprintf_r+0xa4>
 800fd04:	465b      	mov	r3, fp
 800fd06:	4622      	mov	r2, r4
 800fd08:	4629      	mov	r1, r5
 800fd0a:	4630      	mov	r0, r6
 800fd0c:	f7ff ffa1 	bl	800fc52 <__sfputs_r>
 800fd10:	3001      	adds	r0, #1
 800fd12:	f000 80a7 	beq.w	800fe64 <_vfiprintf_r+0x1ec>
 800fd16:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fd18:	445a      	add	r2, fp
 800fd1a:	9209      	str	r2, [sp, #36]	@ 0x24
 800fd1c:	f89a 3000 	ldrb.w	r3, [sl]
 800fd20:	2b00      	cmp	r3, #0
 800fd22:	f000 809f 	beq.w	800fe64 <_vfiprintf_r+0x1ec>
 800fd26:	2300      	movs	r3, #0
 800fd28:	f04f 32ff 	mov.w	r2, #4294967295
 800fd2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fd30:	f10a 0a01 	add.w	sl, sl, #1
 800fd34:	9304      	str	r3, [sp, #16]
 800fd36:	9307      	str	r3, [sp, #28]
 800fd38:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fd3c:	931a      	str	r3, [sp, #104]	@ 0x68
 800fd3e:	4654      	mov	r4, sl
 800fd40:	2205      	movs	r2, #5
 800fd42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd46:	4853      	ldr	r0, [pc, #332]	@ (800fe94 <_vfiprintf_r+0x21c>)
 800fd48:	f7f0 fa62 	bl	8000210 <memchr>
 800fd4c:	9a04      	ldr	r2, [sp, #16]
 800fd4e:	b9d8      	cbnz	r0, 800fd88 <_vfiprintf_r+0x110>
 800fd50:	06d1      	lsls	r1, r2, #27
 800fd52:	bf44      	itt	mi
 800fd54:	2320      	movmi	r3, #32
 800fd56:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd5a:	0713      	lsls	r3, r2, #28
 800fd5c:	bf44      	itt	mi
 800fd5e:	232b      	movmi	r3, #43	@ 0x2b
 800fd60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fd64:	f89a 3000 	ldrb.w	r3, [sl]
 800fd68:	2b2a      	cmp	r3, #42	@ 0x2a
 800fd6a:	d015      	beq.n	800fd98 <_vfiprintf_r+0x120>
 800fd6c:	9a07      	ldr	r2, [sp, #28]
 800fd6e:	4654      	mov	r4, sl
 800fd70:	2000      	movs	r0, #0
 800fd72:	f04f 0c0a 	mov.w	ip, #10
 800fd76:	4621      	mov	r1, r4
 800fd78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fd7c:	3b30      	subs	r3, #48	@ 0x30
 800fd7e:	2b09      	cmp	r3, #9
 800fd80:	d94b      	bls.n	800fe1a <_vfiprintf_r+0x1a2>
 800fd82:	b1b0      	cbz	r0, 800fdb2 <_vfiprintf_r+0x13a>
 800fd84:	9207      	str	r2, [sp, #28]
 800fd86:	e014      	b.n	800fdb2 <_vfiprintf_r+0x13a>
 800fd88:	eba0 0308 	sub.w	r3, r0, r8
 800fd8c:	fa09 f303 	lsl.w	r3, r9, r3
 800fd90:	4313      	orrs	r3, r2
 800fd92:	9304      	str	r3, [sp, #16]
 800fd94:	46a2      	mov	sl, r4
 800fd96:	e7d2      	b.n	800fd3e <_vfiprintf_r+0xc6>
 800fd98:	9b03      	ldr	r3, [sp, #12]
 800fd9a:	1d19      	adds	r1, r3, #4
 800fd9c:	681b      	ldr	r3, [r3, #0]
 800fd9e:	9103      	str	r1, [sp, #12]
 800fda0:	2b00      	cmp	r3, #0
 800fda2:	bfbb      	ittet	lt
 800fda4:	425b      	neglt	r3, r3
 800fda6:	f042 0202 	orrlt.w	r2, r2, #2
 800fdaa:	9307      	strge	r3, [sp, #28]
 800fdac:	9307      	strlt	r3, [sp, #28]
 800fdae:	bfb8      	it	lt
 800fdb0:	9204      	strlt	r2, [sp, #16]
 800fdb2:	7823      	ldrb	r3, [r4, #0]
 800fdb4:	2b2e      	cmp	r3, #46	@ 0x2e
 800fdb6:	d10a      	bne.n	800fdce <_vfiprintf_r+0x156>
 800fdb8:	7863      	ldrb	r3, [r4, #1]
 800fdba:	2b2a      	cmp	r3, #42	@ 0x2a
 800fdbc:	d132      	bne.n	800fe24 <_vfiprintf_r+0x1ac>
 800fdbe:	9b03      	ldr	r3, [sp, #12]
 800fdc0:	1d1a      	adds	r2, r3, #4
 800fdc2:	681b      	ldr	r3, [r3, #0]
 800fdc4:	9203      	str	r2, [sp, #12]
 800fdc6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fdca:	3402      	adds	r4, #2
 800fdcc:	9305      	str	r3, [sp, #20]
 800fdce:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800fea4 <_vfiprintf_r+0x22c>
 800fdd2:	7821      	ldrb	r1, [r4, #0]
 800fdd4:	2203      	movs	r2, #3
 800fdd6:	4650      	mov	r0, sl
 800fdd8:	f7f0 fa1a 	bl	8000210 <memchr>
 800fddc:	b138      	cbz	r0, 800fdee <_vfiprintf_r+0x176>
 800fdde:	9b04      	ldr	r3, [sp, #16]
 800fde0:	eba0 000a 	sub.w	r0, r0, sl
 800fde4:	2240      	movs	r2, #64	@ 0x40
 800fde6:	4082      	lsls	r2, r0
 800fde8:	4313      	orrs	r3, r2
 800fdea:	3401      	adds	r4, #1
 800fdec:	9304      	str	r3, [sp, #16]
 800fdee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fdf2:	4829      	ldr	r0, [pc, #164]	@ (800fe98 <_vfiprintf_r+0x220>)
 800fdf4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800fdf8:	2206      	movs	r2, #6
 800fdfa:	f7f0 fa09 	bl	8000210 <memchr>
 800fdfe:	2800      	cmp	r0, #0
 800fe00:	d03f      	beq.n	800fe82 <_vfiprintf_r+0x20a>
 800fe02:	4b26      	ldr	r3, [pc, #152]	@ (800fe9c <_vfiprintf_r+0x224>)
 800fe04:	bb1b      	cbnz	r3, 800fe4e <_vfiprintf_r+0x1d6>
 800fe06:	9b03      	ldr	r3, [sp, #12]
 800fe08:	3307      	adds	r3, #7
 800fe0a:	f023 0307 	bic.w	r3, r3, #7
 800fe0e:	3308      	adds	r3, #8
 800fe10:	9303      	str	r3, [sp, #12]
 800fe12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fe14:	443b      	add	r3, r7
 800fe16:	9309      	str	r3, [sp, #36]	@ 0x24
 800fe18:	e76a      	b.n	800fcf0 <_vfiprintf_r+0x78>
 800fe1a:	fb0c 3202 	mla	r2, ip, r2, r3
 800fe1e:	460c      	mov	r4, r1
 800fe20:	2001      	movs	r0, #1
 800fe22:	e7a8      	b.n	800fd76 <_vfiprintf_r+0xfe>
 800fe24:	2300      	movs	r3, #0
 800fe26:	3401      	adds	r4, #1
 800fe28:	9305      	str	r3, [sp, #20]
 800fe2a:	4619      	mov	r1, r3
 800fe2c:	f04f 0c0a 	mov.w	ip, #10
 800fe30:	4620      	mov	r0, r4
 800fe32:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fe36:	3a30      	subs	r2, #48	@ 0x30
 800fe38:	2a09      	cmp	r2, #9
 800fe3a:	d903      	bls.n	800fe44 <_vfiprintf_r+0x1cc>
 800fe3c:	2b00      	cmp	r3, #0
 800fe3e:	d0c6      	beq.n	800fdce <_vfiprintf_r+0x156>
 800fe40:	9105      	str	r1, [sp, #20]
 800fe42:	e7c4      	b.n	800fdce <_vfiprintf_r+0x156>
 800fe44:	fb0c 2101 	mla	r1, ip, r1, r2
 800fe48:	4604      	mov	r4, r0
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	e7f0      	b.n	800fe30 <_vfiprintf_r+0x1b8>
 800fe4e:	ab03      	add	r3, sp, #12
 800fe50:	9300      	str	r3, [sp, #0]
 800fe52:	462a      	mov	r2, r5
 800fe54:	4b12      	ldr	r3, [pc, #72]	@ (800fea0 <_vfiprintf_r+0x228>)
 800fe56:	a904      	add	r1, sp, #16
 800fe58:	4630      	mov	r0, r6
 800fe5a:	f7fc fa23 	bl	800c2a4 <_printf_float>
 800fe5e:	4607      	mov	r7, r0
 800fe60:	1c78      	adds	r0, r7, #1
 800fe62:	d1d6      	bne.n	800fe12 <_vfiprintf_r+0x19a>
 800fe64:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fe66:	07d9      	lsls	r1, r3, #31
 800fe68:	d405      	bmi.n	800fe76 <_vfiprintf_r+0x1fe>
 800fe6a:	89ab      	ldrh	r3, [r5, #12]
 800fe6c:	059a      	lsls	r2, r3, #22
 800fe6e:	d402      	bmi.n	800fe76 <_vfiprintf_r+0x1fe>
 800fe70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fe72:	f7fd fae3 	bl	800d43c <__retarget_lock_release_recursive>
 800fe76:	89ab      	ldrh	r3, [r5, #12]
 800fe78:	065b      	lsls	r3, r3, #25
 800fe7a:	f53f af1f 	bmi.w	800fcbc <_vfiprintf_r+0x44>
 800fe7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800fe80:	e71e      	b.n	800fcc0 <_vfiprintf_r+0x48>
 800fe82:	ab03      	add	r3, sp, #12
 800fe84:	9300      	str	r3, [sp, #0]
 800fe86:	462a      	mov	r2, r5
 800fe88:	4b05      	ldr	r3, [pc, #20]	@ (800fea0 <_vfiprintf_r+0x228>)
 800fe8a:	a904      	add	r1, sp, #16
 800fe8c:	4630      	mov	r0, r6
 800fe8e:	f7fc fca1 	bl	800c7d4 <_printf_i>
 800fe92:	e7e4      	b.n	800fe5e <_vfiprintf_r+0x1e6>
 800fe94:	0801174d 	.word	0x0801174d
 800fe98:	08011757 	.word	0x08011757
 800fe9c:	0800c2a5 	.word	0x0800c2a5
 800fea0:	0800fc53 	.word	0x0800fc53
 800fea4:	08011753 	.word	0x08011753

0800fea8 <__sflush_r>:
 800fea8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800feac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800feb0:	0716      	lsls	r6, r2, #28
 800feb2:	4605      	mov	r5, r0
 800feb4:	460c      	mov	r4, r1
 800feb6:	d454      	bmi.n	800ff62 <__sflush_r+0xba>
 800feb8:	684b      	ldr	r3, [r1, #4]
 800feba:	2b00      	cmp	r3, #0
 800febc:	dc02      	bgt.n	800fec4 <__sflush_r+0x1c>
 800febe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800fec0:	2b00      	cmp	r3, #0
 800fec2:	dd48      	ble.n	800ff56 <__sflush_r+0xae>
 800fec4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fec6:	2e00      	cmp	r6, #0
 800fec8:	d045      	beq.n	800ff56 <__sflush_r+0xae>
 800feca:	2300      	movs	r3, #0
 800fecc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800fed0:	682f      	ldr	r7, [r5, #0]
 800fed2:	6a21      	ldr	r1, [r4, #32]
 800fed4:	602b      	str	r3, [r5, #0]
 800fed6:	d030      	beq.n	800ff3a <__sflush_r+0x92>
 800fed8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800feda:	89a3      	ldrh	r3, [r4, #12]
 800fedc:	0759      	lsls	r1, r3, #29
 800fede:	d505      	bpl.n	800feec <__sflush_r+0x44>
 800fee0:	6863      	ldr	r3, [r4, #4]
 800fee2:	1ad2      	subs	r2, r2, r3
 800fee4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800fee6:	b10b      	cbz	r3, 800feec <__sflush_r+0x44>
 800fee8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800feea:	1ad2      	subs	r2, r2, r3
 800feec:	2300      	movs	r3, #0
 800feee:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800fef0:	6a21      	ldr	r1, [r4, #32]
 800fef2:	4628      	mov	r0, r5
 800fef4:	47b0      	blx	r6
 800fef6:	1c43      	adds	r3, r0, #1
 800fef8:	89a3      	ldrh	r3, [r4, #12]
 800fefa:	d106      	bne.n	800ff0a <__sflush_r+0x62>
 800fefc:	6829      	ldr	r1, [r5, #0]
 800fefe:	291d      	cmp	r1, #29
 800ff00:	d82b      	bhi.n	800ff5a <__sflush_r+0xb2>
 800ff02:	4a2a      	ldr	r2, [pc, #168]	@ (800ffac <__sflush_r+0x104>)
 800ff04:	40ca      	lsrs	r2, r1
 800ff06:	07d6      	lsls	r6, r2, #31
 800ff08:	d527      	bpl.n	800ff5a <__sflush_r+0xb2>
 800ff0a:	2200      	movs	r2, #0
 800ff0c:	6062      	str	r2, [r4, #4]
 800ff0e:	04d9      	lsls	r1, r3, #19
 800ff10:	6922      	ldr	r2, [r4, #16]
 800ff12:	6022      	str	r2, [r4, #0]
 800ff14:	d504      	bpl.n	800ff20 <__sflush_r+0x78>
 800ff16:	1c42      	adds	r2, r0, #1
 800ff18:	d101      	bne.n	800ff1e <__sflush_r+0x76>
 800ff1a:	682b      	ldr	r3, [r5, #0]
 800ff1c:	b903      	cbnz	r3, 800ff20 <__sflush_r+0x78>
 800ff1e:	6560      	str	r0, [r4, #84]	@ 0x54
 800ff20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ff22:	602f      	str	r7, [r5, #0]
 800ff24:	b1b9      	cbz	r1, 800ff56 <__sflush_r+0xae>
 800ff26:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ff2a:	4299      	cmp	r1, r3
 800ff2c:	d002      	beq.n	800ff34 <__sflush_r+0x8c>
 800ff2e:	4628      	mov	r0, r5
 800ff30:	f7fe f8f2 	bl	800e118 <_free_r>
 800ff34:	2300      	movs	r3, #0
 800ff36:	6363      	str	r3, [r4, #52]	@ 0x34
 800ff38:	e00d      	b.n	800ff56 <__sflush_r+0xae>
 800ff3a:	2301      	movs	r3, #1
 800ff3c:	4628      	mov	r0, r5
 800ff3e:	47b0      	blx	r6
 800ff40:	4602      	mov	r2, r0
 800ff42:	1c50      	adds	r0, r2, #1
 800ff44:	d1c9      	bne.n	800feda <__sflush_r+0x32>
 800ff46:	682b      	ldr	r3, [r5, #0]
 800ff48:	2b00      	cmp	r3, #0
 800ff4a:	d0c6      	beq.n	800feda <__sflush_r+0x32>
 800ff4c:	2b1d      	cmp	r3, #29
 800ff4e:	d001      	beq.n	800ff54 <__sflush_r+0xac>
 800ff50:	2b16      	cmp	r3, #22
 800ff52:	d11e      	bne.n	800ff92 <__sflush_r+0xea>
 800ff54:	602f      	str	r7, [r5, #0]
 800ff56:	2000      	movs	r0, #0
 800ff58:	e022      	b.n	800ffa0 <__sflush_r+0xf8>
 800ff5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff5e:	b21b      	sxth	r3, r3
 800ff60:	e01b      	b.n	800ff9a <__sflush_r+0xf2>
 800ff62:	690f      	ldr	r7, [r1, #16]
 800ff64:	2f00      	cmp	r7, #0
 800ff66:	d0f6      	beq.n	800ff56 <__sflush_r+0xae>
 800ff68:	0793      	lsls	r3, r2, #30
 800ff6a:	680e      	ldr	r6, [r1, #0]
 800ff6c:	bf08      	it	eq
 800ff6e:	694b      	ldreq	r3, [r1, #20]
 800ff70:	600f      	str	r7, [r1, #0]
 800ff72:	bf18      	it	ne
 800ff74:	2300      	movne	r3, #0
 800ff76:	eba6 0807 	sub.w	r8, r6, r7
 800ff7a:	608b      	str	r3, [r1, #8]
 800ff7c:	f1b8 0f00 	cmp.w	r8, #0
 800ff80:	dde9      	ble.n	800ff56 <__sflush_r+0xae>
 800ff82:	6a21      	ldr	r1, [r4, #32]
 800ff84:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ff86:	4643      	mov	r3, r8
 800ff88:	463a      	mov	r2, r7
 800ff8a:	4628      	mov	r0, r5
 800ff8c:	47b0      	blx	r6
 800ff8e:	2800      	cmp	r0, #0
 800ff90:	dc08      	bgt.n	800ffa4 <__sflush_r+0xfc>
 800ff92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ff96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff9a:	81a3      	strh	r3, [r4, #12]
 800ff9c:	f04f 30ff 	mov.w	r0, #4294967295
 800ffa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ffa4:	4407      	add	r7, r0
 800ffa6:	eba8 0800 	sub.w	r8, r8, r0
 800ffaa:	e7e7      	b.n	800ff7c <__sflush_r+0xd4>
 800ffac:	20400001 	.word	0x20400001

0800ffb0 <_fflush_r>:
 800ffb0:	b538      	push	{r3, r4, r5, lr}
 800ffb2:	690b      	ldr	r3, [r1, #16]
 800ffb4:	4605      	mov	r5, r0
 800ffb6:	460c      	mov	r4, r1
 800ffb8:	b913      	cbnz	r3, 800ffc0 <_fflush_r+0x10>
 800ffba:	2500      	movs	r5, #0
 800ffbc:	4628      	mov	r0, r5
 800ffbe:	bd38      	pop	{r3, r4, r5, pc}
 800ffc0:	b118      	cbz	r0, 800ffca <_fflush_r+0x1a>
 800ffc2:	6a03      	ldr	r3, [r0, #32]
 800ffc4:	b90b      	cbnz	r3, 800ffca <_fflush_r+0x1a>
 800ffc6:	f7fc ffbd 	bl	800cf44 <__sinit>
 800ffca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ffce:	2b00      	cmp	r3, #0
 800ffd0:	d0f3      	beq.n	800ffba <_fflush_r+0xa>
 800ffd2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ffd4:	07d0      	lsls	r0, r2, #31
 800ffd6:	d404      	bmi.n	800ffe2 <_fflush_r+0x32>
 800ffd8:	0599      	lsls	r1, r3, #22
 800ffda:	d402      	bmi.n	800ffe2 <_fflush_r+0x32>
 800ffdc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ffde:	f7fd fa2c 	bl	800d43a <__retarget_lock_acquire_recursive>
 800ffe2:	4628      	mov	r0, r5
 800ffe4:	4621      	mov	r1, r4
 800ffe6:	f7ff ff5f 	bl	800fea8 <__sflush_r>
 800ffea:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ffec:	07da      	lsls	r2, r3, #31
 800ffee:	4605      	mov	r5, r0
 800fff0:	d4e4      	bmi.n	800ffbc <_fflush_r+0xc>
 800fff2:	89a3      	ldrh	r3, [r4, #12]
 800fff4:	059b      	lsls	r3, r3, #22
 800fff6:	d4e1      	bmi.n	800ffbc <_fflush_r+0xc>
 800fff8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800fffa:	f7fd fa1f 	bl	800d43c <__retarget_lock_release_recursive>
 800fffe:	e7dd      	b.n	800ffbc <_fflush_r+0xc>

08010000 <__swhatbuf_r>:
 8010000:	b570      	push	{r4, r5, r6, lr}
 8010002:	460c      	mov	r4, r1
 8010004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010008:	2900      	cmp	r1, #0
 801000a:	b096      	sub	sp, #88	@ 0x58
 801000c:	4615      	mov	r5, r2
 801000e:	461e      	mov	r6, r3
 8010010:	da0d      	bge.n	801002e <__swhatbuf_r+0x2e>
 8010012:	89a3      	ldrh	r3, [r4, #12]
 8010014:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8010018:	f04f 0100 	mov.w	r1, #0
 801001c:	bf14      	ite	ne
 801001e:	2340      	movne	r3, #64	@ 0x40
 8010020:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8010024:	2000      	movs	r0, #0
 8010026:	6031      	str	r1, [r6, #0]
 8010028:	602b      	str	r3, [r5, #0]
 801002a:	b016      	add	sp, #88	@ 0x58
 801002c:	bd70      	pop	{r4, r5, r6, pc}
 801002e:	466a      	mov	r2, sp
 8010030:	f000 f874 	bl	801011c <_fstat_r>
 8010034:	2800      	cmp	r0, #0
 8010036:	dbec      	blt.n	8010012 <__swhatbuf_r+0x12>
 8010038:	9901      	ldr	r1, [sp, #4]
 801003a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801003e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010042:	4259      	negs	r1, r3
 8010044:	4159      	adcs	r1, r3
 8010046:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801004a:	e7eb      	b.n	8010024 <__swhatbuf_r+0x24>

0801004c <__smakebuf_r>:
 801004c:	898b      	ldrh	r3, [r1, #12]
 801004e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010050:	079d      	lsls	r5, r3, #30
 8010052:	4606      	mov	r6, r0
 8010054:	460c      	mov	r4, r1
 8010056:	d507      	bpl.n	8010068 <__smakebuf_r+0x1c>
 8010058:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801005c:	6023      	str	r3, [r4, #0]
 801005e:	6123      	str	r3, [r4, #16]
 8010060:	2301      	movs	r3, #1
 8010062:	6163      	str	r3, [r4, #20]
 8010064:	b003      	add	sp, #12
 8010066:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010068:	ab01      	add	r3, sp, #4
 801006a:	466a      	mov	r2, sp
 801006c:	f7ff ffc8 	bl	8010000 <__swhatbuf_r>
 8010070:	9f00      	ldr	r7, [sp, #0]
 8010072:	4605      	mov	r5, r0
 8010074:	4639      	mov	r1, r7
 8010076:	4630      	mov	r0, r6
 8010078:	f7fe f8c2 	bl	800e200 <_malloc_r>
 801007c:	b948      	cbnz	r0, 8010092 <__smakebuf_r+0x46>
 801007e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010082:	059a      	lsls	r2, r3, #22
 8010084:	d4ee      	bmi.n	8010064 <__smakebuf_r+0x18>
 8010086:	f023 0303 	bic.w	r3, r3, #3
 801008a:	f043 0302 	orr.w	r3, r3, #2
 801008e:	81a3      	strh	r3, [r4, #12]
 8010090:	e7e2      	b.n	8010058 <__smakebuf_r+0xc>
 8010092:	89a3      	ldrh	r3, [r4, #12]
 8010094:	6020      	str	r0, [r4, #0]
 8010096:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801009a:	81a3      	strh	r3, [r4, #12]
 801009c:	9b01      	ldr	r3, [sp, #4]
 801009e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80100a2:	b15b      	cbz	r3, 80100bc <__smakebuf_r+0x70>
 80100a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80100a8:	4630      	mov	r0, r6
 80100aa:	f000 f849 	bl	8010140 <_isatty_r>
 80100ae:	b128      	cbz	r0, 80100bc <__smakebuf_r+0x70>
 80100b0:	89a3      	ldrh	r3, [r4, #12]
 80100b2:	f023 0303 	bic.w	r3, r3, #3
 80100b6:	f043 0301 	orr.w	r3, r3, #1
 80100ba:	81a3      	strh	r3, [r4, #12]
 80100bc:	89a3      	ldrh	r3, [r4, #12]
 80100be:	431d      	orrs	r5, r3
 80100c0:	81a5      	strh	r5, [r4, #12]
 80100c2:	e7cf      	b.n	8010064 <__smakebuf_r+0x18>

080100c4 <memmove>:
 80100c4:	4288      	cmp	r0, r1
 80100c6:	b510      	push	{r4, lr}
 80100c8:	eb01 0402 	add.w	r4, r1, r2
 80100cc:	d902      	bls.n	80100d4 <memmove+0x10>
 80100ce:	4284      	cmp	r4, r0
 80100d0:	4623      	mov	r3, r4
 80100d2:	d807      	bhi.n	80100e4 <memmove+0x20>
 80100d4:	1e43      	subs	r3, r0, #1
 80100d6:	42a1      	cmp	r1, r4
 80100d8:	d008      	beq.n	80100ec <memmove+0x28>
 80100da:	f811 2b01 	ldrb.w	r2, [r1], #1
 80100de:	f803 2f01 	strb.w	r2, [r3, #1]!
 80100e2:	e7f8      	b.n	80100d6 <memmove+0x12>
 80100e4:	4402      	add	r2, r0
 80100e6:	4601      	mov	r1, r0
 80100e8:	428a      	cmp	r2, r1
 80100ea:	d100      	bne.n	80100ee <memmove+0x2a>
 80100ec:	bd10      	pop	{r4, pc}
 80100ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80100f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80100f6:	e7f7      	b.n	80100e8 <memmove+0x24>

080100f8 <strncmp>:
 80100f8:	b510      	push	{r4, lr}
 80100fa:	b16a      	cbz	r2, 8010118 <strncmp+0x20>
 80100fc:	3901      	subs	r1, #1
 80100fe:	1884      	adds	r4, r0, r2
 8010100:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010104:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8010108:	429a      	cmp	r2, r3
 801010a:	d103      	bne.n	8010114 <strncmp+0x1c>
 801010c:	42a0      	cmp	r0, r4
 801010e:	d001      	beq.n	8010114 <strncmp+0x1c>
 8010110:	2a00      	cmp	r2, #0
 8010112:	d1f5      	bne.n	8010100 <strncmp+0x8>
 8010114:	1ad0      	subs	r0, r2, r3
 8010116:	bd10      	pop	{r4, pc}
 8010118:	4610      	mov	r0, r2
 801011a:	e7fc      	b.n	8010116 <strncmp+0x1e>

0801011c <_fstat_r>:
 801011c:	b538      	push	{r3, r4, r5, lr}
 801011e:	4d07      	ldr	r5, [pc, #28]	@ (801013c <_fstat_r+0x20>)
 8010120:	2300      	movs	r3, #0
 8010122:	4604      	mov	r4, r0
 8010124:	4608      	mov	r0, r1
 8010126:	4611      	mov	r1, r2
 8010128:	602b      	str	r3, [r5, #0]
 801012a:	f7f5 f96f 	bl	800540c <_fstat>
 801012e:	1c43      	adds	r3, r0, #1
 8010130:	d102      	bne.n	8010138 <_fstat_r+0x1c>
 8010132:	682b      	ldr	r3, [r5, #0]
 8010134:	b103      	cbz	r3, 8010138 <_fstat_r+0x1c>
 8010136:	6023      	str	r3, [r4, #0]
 8010138:	bd38      	pop	{r3, r4, r5, pc}
 801013a:	bf00      	nop
 801013c:	20009dbc 	.word	0x20009dbc

08010140 <_isatty_r>:
 8010140:	b538      	push	{r3, r4, r5, lr}
 8010142:	4d06      	ldr	r5, [pc, #24]	@ (801015c <_isatty_r+0x1c>)
 8010144:	2300      	movs	r3, #0
 8010146:	4604      	mov	r4, r0
 8010148:	4608      	mov	r0, r1
 801014a:	602b      	str	r3, [r5, #0]
 801014c:	f7f5 f96e 	bl	800542c <_isatty>
 8010150:	1c43      	adds	r3, r0, #1
 8010152:	d102      	bne.n	801015a <_isatty_r+0x1a>
 8010154:	682b      	ldr	r3, [r5, #0]
 8010156:	b103      	cbz	r3, 801015a <_isatty_r+0x1a>
 8010158:	6023      	str	r3, [r4, #0]
 801015a:	bd38      	pop	{r3, r4, r5, pc}
 801015c:	20009dbc 	.word	0x20009dbc

08010160 <_sbrk_r>:
 8010160:	b538      	push	{r3, r4, r5, lr}
 8010162:	4d06      	ldr	r5, [pc, #24]	@ (801017c <_sbrk_r+0x1c>)
 8010164:	2300      	movs	r3, #0
 8010166:	4604      	mov	r4, r0
 8010168:	4608      	mov	r0, r1
 801016a:	602b      	str	r3, [r5, #0]
 801016c:	f7f5 f976 	bl	800545c <_sbrk>
 8010170:	1c43      	adds	r3, r0, #1
 8010172:	d102      	bne.n	801017a <_sbrk_r+0x1a>
 8010174:	682b      	ldr	r3, [r5, #0]
 8010176:	b103      	cbz	r3, 801017a <_sbrk_r+0x1a>
 8010178:	6023      	str	r3, [r4, #0]
 801017a:	bd38      	pop	{r3, r4, r5, pc}
 801017c:	20009dbc 	.word	0x20009dbc

08010180 <nan>:
 8010180:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8010188 <nan+0x8>
 8010184:	4770      	bx	lr
 8010186:	bf00      	nop
 8010188:	00000000 	.word	0x00000000
 801018c:	7ff80000 	.word	0x7ff80000

08010190 <__assert_func>:
 8010190:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010192:	4614      	mov	r4, r2
 8010194:	461a      	mov	r2, r3
 8010196:	4b09      	ldr	r3, [pc, #36]	@ (80101bc <__assert_func+0x2c>)
 8010198:	681b      	ldr	r3, [r3, #0]
 801019a:	4605      	mov	r5, r0
 801019c:	68d8      	ldr	r0, [r3, #12]
 801019e:	b14c      	cbz	r4, 80101b4 <__assert_func+0x24>
 80101a0:	4b07      	ldr	r3, [pc, #28]	@ (80101c0 <__assert_func+0x30>)
 80101a2:	9100      	str	r1, [sp, #0]
 80101a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80101a8:	4906      	ldr	r1, [pc, #24]	@ (80101c4 <__assert_func+0x34>)
 80101aa:	462b      	mov	r3, r5
 80101ac:	f000 fba8 	bl	8010900 <fiprintf>
 80101b0:	f000 fbb8 	bl	8010924 <abort>
 80101b4:	4b04      	ldr	r3, [pc, #16]	@ (80101c8 <__assert_func+0x38>)
 80101b6:	461c      	mov	r4, r3
 80101b8:	e7f3      	b.n	80101a2 <__assert_func+0x12>
 80101ba:	bf00      	nop
 80101bc:	20000030 	.word	0x20000030
 80101c0:	08011766 	.word	0x08011766
 80101c4:	08011773 	.word	0x08011773
 80101c8:	080117a1 	.word	0x080117a1

080101cc <_calloc_r>:
 80101cc:	b570      	push	{r4, r5, r6, lr}
 80101ce:	fba1 5402 	umull	r5, r4, r1, r2
 80101d2:	b934      	cbnz	r4, 80101e2 <_calloc_r+0x16>
 80101d4:	4629      	mov	r1, r5
 80101d6:	f7fe f813 	bl	800e200 <_malloc_r>
 80101da:	4606      	mov	r6, r0
 80101dc:	b928      	cbnz	r0, 80101ea <_calloc_r+0x1e>
 80101de:	4630      	mov	r0, r6
 80101e0:	bd70      	pop	{r4, r5, r6, pc}
 80101e2:	220c      	movs	r2, #12
 80101e4:	6002      	str	r2, [r0, #0]
 80101e6:	2600      	movs	r6, #0
 80101e8:	e7f9      	b.n	80101de <_calloc_r+0x12>
 80101ea:	462a      	mov	r2, r5
 80101ec:	4621      	mov	r1, r4
 80101ee:	f7fd f849 	bl	800d284 <memset>
 80101f2:	e7f4      	b.n	80101de <_calloc_r+0x12>

080101f4 <rshift>:
 80101f4:	6903      	ldr	r3, [r0, #16]
 80101f6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80101fa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80101fe:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010202:	f100 0414 	add.w	r4, r0, #20
 8010206:	dd45      	ble.n	8010294 <rshift+0xa0>
 8010208:	f011 011f 	ands.w	r1, r1, #31
 801020c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010210:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010214:	d10c      	bne.n	8010230 <rshift+0x3c>
 8010216:	f100 0710 	add.w	r7, r0, #16
 801021a:	4629      	mov	r1, r5
 801021c:	42b1      	cmp	r1, r6
 801021e:	d334      	bcc.n	801028a <rshift+0x96>
 8010220:	1a9b      	subs	r3, r3, r2
 8010222:	009b      	lsls	r3, r3, #2
 8010224:	1eea      	subs	r2, r5, #3
 8010226:	4296      	cmp	r6, r2
 8010228:	bf38      	it	cc
 801022a:	2300      	movcc	r3, #0
 801022c:	4423      	add	r3, r4
 801022e:	e015      	b.n	801025c <rshift+0x68>
 8010230:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010234:	f1c1 0820 	rsb	r8, r1, #32
 8010238:	40cf      	lsrs	r7, r1
 801023a:	f105 0e04 	add.w	lr, r5, #4
 801023e:	46a1      	mov	r9, r4
 8010240:	4576      	cmp	r6, lr
 8010242:	46f4      	mov	ip, lr
 8010244:	d815      	bhi.n	8010272 <rshift+0x7e>
 8010246:	1a9a      	subs	r2, r3, r2
 8010248:	0092      	lsls	r2, r2, #2
 801024a:	3a04      	subs	r2, #4
 801024c:	3501      	adds	r5, #1
 801024e:	42ae      	cmp	r6, r5
 8010250:	bf38      	it	cc
 8010252:	2200      	movcc	r2, #0
 8010254:	18a3      	adds	r3, r4, r2
 8010256:	50a7      	str	r7, [r4, r2]
 8010258:	b107      	cbz	r7, 801025c <rshift+0x68>
 801025a:	3304      	adds	r3, #4
 801025c:	1b1a      	subs	r2, r3, r4
 801025e:	42a3      	cmp	r3, r4
 8010260:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010264:	bf08      	it	eq
 8010266:	2300      	moveq	r3, #0
 8010268:	6102      	str	r2, [r0, #16]
 801026a:	bf08      	it	eq
 801026c:	6143      	streq	r3, [r0, #20]
 801026e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010272:	f8dc c000 	ldr.w	ip, [ip]
 8010276:	fa0c fc08 	lsl.w	ip, ip, r8
 801027a:	ea4c 0707 	orr.w	r7, ip, r7
 801027e:	f849 7b04 	str.w	r7, [r9], #4
 8010282:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010286:	40cf      	lsrs	r7, r1
 8010288:	e7da      	b.n	8010240 <rshift+0x4c>
 801028a:	f851 cb04 	ldr.w	ip, [r1], #4
 801028e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010292:	e7c3      	b.n	801021c <rshift+0x28>
 8010294:	4623      	mov	r3, r4
 8010296:	e7e1      	b.n	801025c <rshift+0x68>

08010298 <__hexdig_fun>:
 8010298:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801029c:	2b09      	cmp	r3, #9
 801029e:	d802      	bhi.n	80102a6 <__hexdig_fun+0xe>
 80102a0:	3820      	subs	r0, #32
 80102a2:	b2c0      	uxtb	r0, r0
 80102a4:	4770      	bx	lr
 80102a6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80102aa:	2b05      	cmp	r3, #5
 80102ac:	d801      	bhi.n	80102b2 <__hexdig_fun+0x1a>
 80102ae:	3847      	subs	r0, #71	@ 0x47
 80102b0:	e7f7      	b.n	80102a2 <__hexdig_fun+0xa>
 80102b2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 80102b6:	2b05      	cmp	r3, #5
 80102b8:	d801      	bhi.n	80102be <__hexdig_fun+0x26>
 80102ba:	3827      	subs	r0, #39	@ 0x27
 80102bc:	e7f1      	b.n	80102a2 <__hexdig_fun+0xa>
 80102be:	2000      	movs	r0, #0
 80102c0:	4770      	bx	lr
	...

080102c4 <__gethex>:
 80102c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102c8:	b085      	sub	sp, #20
 80102ca:	468a      	mov	sl, r1
 80102cc:	9302      	str	r3, [sp, #8]
 80102ce:	680b      	ldr	r3, [r1, #0]
 80102d0:	9001      	str	r0, [sp, #4]
 80102d2:	4690      	mov	r8, r2
 80102d4:	1c9c      	adds	r4, r3, #2
 80102d6:	46a1      	mov	r9, r4
 80102d8:	f814 0b01 	ldrb.w	r0, [r4], #1
 80102dc:	2830      	cmp	r0, #48	@ 0x30
 80102de:	d0fa      	beq.n	80102d6 <__gethex+0x12>
 80102e0:	eba9 0303 	sub.w	r3, r9, r3
 80102e4:	f1a3 0b02 	sub.w	fp, r3, #2
 80102e8:	f7ff ffd6 	bl	8010298 <__hexdig_fun>
 80102ec:	4605      	mov	r5, r0
 80102ee:	2800      	cmp	r0, #0
 80102f0:	d168      	bne.n	80103c4 <__gethex+0x100>
 80102f2:	49a0      	ldr	r1, [pc, #640]	@ (8010574 <__gethex+0x2b0>)
 80102f4:	2201      	movs	r2, #1
 80102f6:	4648      	mov	r0, r9
 80102f8:	f7ff fefe 	bl	80100f8 <strncmp>
 80102fc:	4607      	mov	r7, r0
 80102fe:	2800      	cmp	r0, #0
 8010300:	d167      	bne.n	80103d2 <__gethex+0x10e>
 8010302:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010306:	4626      	mov	r6, r4
 8010308:	f7ff ffc6 	bl	8010298 <__hexdig_fun>
 801030c:	2800      	cmp	r0, #0
 801030e:	d062      	beq.n	80103d6 <__gethex+0x112>
 8010310:	4623      	mov	r3, r4
 8010312:	7818      	ldrb	r0, [r3, #0]
 8010314:	2830      	cmp	r0, #48	@ 0x30
 8010316:	4699      	mov	r9, r3
 8010318:	f103 0301 	add.w	r3, r3, #1
 801031c:	d0f9      	beq.n	8010312 <__gethex+0x4e>
 801031e:	f7ff ffbb 	bl	8010298 <__hexdig_fun>
 8010322:	fab0 f580 	clz	r5, r0
 8010326:	096d      	lsrs	r5, r5, #5
 8010328:	f04f 0b01 	mov.w	fp, #1
 801032c:	464a      	mov	r2, r9
 801032e:	4616      	mov	r6, r2
 8010330:	3201      	adds	r2, #1
 8010332:	7830      	ldrb	r0, [r6, #0]
 8010334:	f7ff ffb0 	bl	8010298 <__hexdig_fun>
 8010338:	2800      	cmp	r0, #0
 801033a:	d1f8      	bne.n	801032e <__gethex+0x6a>
 801033c:	498d      	ldr	r1, [pc, #564]	@ (8010574 <__gethex+0x2b0>)
 801033e:	2201      	movs	r2, #1
 8010340:	4630      	mov	r0, r6
 8010342:	f7ff fed9 	bl	80100f8 <strncmp>
 8010346:	2800      	cmp	r0, #0
 8010348:	d13f      	bne.n	80103ca <__gethex+0x106>
 801034a:	b944      	cbnz	r4, 801035e <__gethex+0x9a>
 801034c:	1c74      	adds	r4, r6, #1
 801034e:	4622      	mov	r2, r4
 8010350:	4616      	mov	r6, r2
 8010352:	3201      	adds	r2, #1
 8010354:	7830      	ldrb	r0, [r6, #0]
 8010356:	f7ff ff9f 	bl	8010298 <__hexdig_fun>
 801035a:	2800      	cmp	r0, #0
 801035c:	d1f8      	bne.n	8010350 <__gethex+0x8c>
 801035e:	1ba4      	subs	r4, r4, r6
 8010360:	00a7      	lsls	r7, r4, #2
 8010362:	7833      	ldrb	r3, [r6, #0]
 8010364:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010368:	2b50      	cmp	r3, #80	@ 0x50
 801036a:	d13e      	bne.n	80103ea <__gethex+0x126>
 801036c:	7873      	ldrb	r3, [r6, #1]
 801036e:	2b2b      	cmp	r3, #43	@ 0x2b
 8010370:	d033      	beq.n	80103da <__gethex+0x116>
 8010372:	2b2d      	cmp	r3, #45	@ 0x2d
 8010374:	d034      	beq.n	80103e0 <__gethex+0x11c>
 8010376:	1c71      	adds	r1, r6, #1
 8010378:	2400      	movs	r4, #0
 801037a:	7808      	ldrb	r0, [r1, #0]
 801037c:	f7ff ff8c 	bl	8010298 <__hexdig_fun>
 8010380:	1e43      	subs	r3, r0, #1
 8010382:	b2db      	uxtb	r3, r3
 8010384:	2b18      	cmp	r3, #24
 8010386:	d830      	bhi.n	80103ea <__gethex+0x126>
 8010388:	f1a0 0210 	sub.w	r2, r0, #16
 801038c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010390:	f7ff ff82 	bl	8010298 <__hexdig_fun>
 8010394:	f100 3cff 	add.w	ip, r0, #4294967295
 8010398:	fa5f fc8c 	uxtb.w	ip, ip
 801039c:	f1bc 0f18 	cmp.w	ip, #24
 80103a0:	f04f 030a 	mov.w	r3, #10
 80103a4:	d91e      	bls.n	80103e4 <__gethex+0x120>
 80103a6:	b104      	cbz	r4, 80103aa <__gethex+0xe6>
 80103a8:	4252      	negs	r2, r2
 80103aa:	4417      	add	r7, r2
 80103ac:	f8ca 1000 	str.w	r1, [sl]
 80103b0:	b1ed      	cbz	r5, 80103ee <__gethex+0x12a>
 80103b2:	f1bb 0f00 	cmp.w	fp, #0
 80103b6:	bf0c      	ite	eq
 80103b8:	2506      	moveq	r5, #6
 80103ba:	2500      	movne	r5, #0
 80103bc:	4628      	mov	r0, r5
 80103be:	b005      	add	sp, #20
 80103c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103c4:	2500      	movs	r5, #0
 80103c6:	462c      	mov	r4, r5
 80103c8:	e7b0      	b.n	801032c <__gethex+0x68>
 80103ca:	2c00      	cmp	r4, #0
 80103cc:	d1c7      	bne.n	801035e <__gethex+0x9a>
 80103ce:	4627      	mov	r7, r4
 80103d0:	e7c7      	b.n	8010362 <__gethex+0x9e>
 80103d2:	464e      	mov	r6, r9
 80103d4:	462f      	mov	r7, r5
 80103d6:	2501      	movs	r5, #1
 80103d8:	e7c3      	b.n	8010362 <__gethex+0x9e>
 80103da:	2400      	movs	r4, #0
 80103dc:	1cb1      	adds	r1, r6, #2
 80103de:	e7cc      	b.n	801037a <__gethex+0xb6>
 80103e0:	2401      	movs	r4, #1
 80103e2:	e7fb      	b.n	80103dc <__gethex+0x118>
 80103e4:	fb03 0002 	mla	r0, r3, r2, r0
 80103e8:	e7ce      	b.n	8010388 <__gethex+0xc4>
 80103ea:	4631      	mov	r1, r6
 80103ec:	e7de      	b.n	80103ac <__gethex+0xe8>
 80103ee:	eba6 0309 	sub.w	r3, r6, r9
 80103f2:	3b01      	subs	r3, #1
 80103f4:	4629      	mov	r1, r5
 80103f6:	2b07      	cmp	r3, #7
 80103f8:	dc0a      	bgt.n	8010410 <__gethex+0x14c>
 80103fa:	9801      	ldr	r0, [sp, #4]
 80103fc:	f7fd ff8c 	bl	800e318 <_Balloc>
 8010400:	4604      	mov	r4, r0
 8010402:	b940      	cbnz	r0, 8010416 <__gethex+0x152>
 8010404:	4b5c      	ldr	r3, [pc, #368]	@ (8010578 <__gethex+0x2b4>)
 8010406:	4602      	mov	r2, r0
 8010408:	21e4      	movs	r1, #228	@ 0xe4
 801040a:	485c      	ldr	r0, [pc, #368]	@ (801057c <__gethex+0x2b8>)
 801040c:	f7ff fec0 	bl	8010190 <__assert_func>
 8010410:	3101      	adds	r1, #1
 8010412:	105b      	asrs	r3, r3, #1
 8010414:	e7ef      	b.n	80103f6 <__gethex+0x132>
 8010416:	f100 0a14 	add.w	sl, r0, #20
 801041a:	2300      	movs	r3, #0
 801041c:	4655      	mov	r5, sl
 801041e:	469b      	mov	fp, r3
 8010420:	45b1      	cmp	r9, r6
 8010422:	d337      	bcc.n	8010494 <__gethex+0x1d0>
 8010424:	f845 bb04 	str.w	fp, [r5], #4
 8010428:	eba5 050a 	sub.w	r5, r5, sl
 801042c:	10ad      	asrs	r5, r5, #2
 801042e:	6125      	str	r5, [r4, #16]
 8010430:	4658      	mov	r0, fp
 8010432:	f7fe f863 	bl	800e4fc <__hi0bits>
 8010436:	016d      	lsls	r5, r5, #5
 8010438:	f8d8 6000 	ldr.w	r6, [r8]
 801043c:	1a2d      	subs	r5, r5, r0
 801043e:	42b5      	cmp	r5, r6
 8010440:	dd54      	ble.n	80104ec <__gethex+0x228>
 8010442:	1bad      	subs	r5, r5, r6
 8010444:	4629      	mov	r1, r5
 8010446:	4620      	mov	r0, r4
 8010448:	f7fe fbef 	bl	800ec2a <__any_on>
 801044c:	4681      	mov	r9, r0
 801044e:	b178      	cbz	r0, 8010470 <__gethex+0x1ac>
 8010450:	1e6b      	subs	r3, r5, #1
 8010452:	1159      	asrs	r1, r3, #5
 8010454:	f003 021f 	and.w	r2, r3, #31
 8010458:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801045c:	f04f 0901 	mov.w	r9, #1
 8010460:	fa09 f202 	lsl.w	r2, r9, r2
 8010464:	420a      	tst	r2, r1
 8010466:	d003      	beq.n	8010470 <__gethex+0x1ac>
 8010468:	454b      	cmp	r3, r9
 801046a:	dc36      	bgt.n	80104da <__gethex+0x216>
 801046c:	f04f 0902 	mov.w	r9, #2
 8010470:	4629      	mov	r1, r5
 8010472:	4620      	mov	r0, r4
 8010474:	f7ff febe 	bl	80101f4 <rshift>
 8010478:	442f      	add	r7, r5
 801047a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801047e:	42bb      	cmp	r3, r7
 8010480:	da42      	bge.n	8010508 <__gethex+0x244>
 8010482:	9801      	ldr	r0, [sp, #4]
 8010484:	4621      	mov	r1, r4
 8010486:	f7fd ff87 	bl	800e398 <_Bfree>
 801048a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801048c:	2300      	movs	r3, #0
 801048e:	6013      	str	r3, [r2, #0]
 8010490:	25a3      	movs	r5, #163	@ 0xa3
 8010492:	e793      	b.n	80103bc <__gethex+0xf8>
 8010494:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010498:	2a2e      	cmp	r2, #46	@ 0x2e
 801049a:	d012      	beq.n	80104c2 <__gethex+0x1fe>
 801049c:	2b20      	cmp	r3, #32
 801049e:	d104      	bne.n	80104aa <__gethex+0x1e6>
 80104a0:	f845 bb04 	str.w	fp, [r5], #4
 80104a4:	f04f 0b00 	mov.w	fp, #0
 80104a8:	465b      	mov	r3, fp
 80104aa:	7830      	ldrb	r0, [r6, #0]
 80104ac:	9303      	str	r3, [sp, #12]
 80104ae:	f7ff fef3 	bl	8010298 <__hexdig_fun>
 80104b2:	9b03      	ldr	r3, [sp, #12]
 80104b4:	f000 000f 	and.w	r0, r0, #15
 80104b8:	4098      	lsls	r0, r3
 80104ba:	ea4b 0b00 	orr.w	fp, fp, r0
 80104be:	3304      	adds	r3, #4
 80104c0:	e7ae      	b.n	8010420 <__gethex+0x15c>
 80104c2:	45b1      	cmp	r9, r6
 80104c4:	d8ea      	bhi.n	801049c <__gethex+0x1d8>
 80104c6:	492b      	ldr	r1, [pc, #172]	@ (8010574 <__gethex+0x2b0>)
 80104c8:	9303      	str	r3, [sp, #12]
 80104ca:	2201      	movs	r2, #1
 80104cc:	4630      	mov	r0, r6
 80104ce:	f7ff fe13 	bl	80100f8 <strncmp>
 80104d2:	9b03      	ldr	r3, [sp, #12]
 80104d4:	2800      	cmp	r0, #0
 80104d6:	d1e1      	bne.n	801049c <__gethex+0x1d8>
 80104d8:	e7a2      	b.n	8010420 <__gethex+0x15c>
 80104da:	1ea9      	subs	r1, r5, #2
 80104dc:	4620      	mov	r0, r4
 80104de:	f7fe fba4 	bl	800ec2a <__any_on>
 80104e2:	2800      	cmp	r0, #0
 80104e4:	d0c2      	beq.n	801046c <__gethex+0x1a8>
 80104e6:	f04f 0903 	mov.w	r9, #3
 80104ea:	e7c1      	b.n	8010470 <__gethex+0x1ac>
 80104ec:	da09      	bge.n	8010502 <__gethex+0x23e>
 80104ee:	1b75      	subs	r5, r6, r5
 80104f0:	4621      	mov	r1, r4
 80104f2:	9801      	ldr	r0, [sp, #4]
 80104f4:	462a      	mov	r2, r5
 80104f6:	f7fe f95f 	bl	800e7b8 <__lshift>
 80104fa:	1b7f      	subs	r7, r7, r5
 80104fc:	4604      	mov	r4, r0
 80104fe:	f100 0a14 	add.w	sl, r0, #20
 8010502:	f04f 0900 	mov.w	r9, #0
 8010506:	e7b8      	b.n	801047a <__gethex+0x1b6>
 8010508:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801050c:	42bd      	cmp	r5, r7
 801050e:	dd6f      	ble.n	80105f0 <__gethex+0x32c>
 8010510:	1bed      	subs	r5, r5, r7
 8010512:	42ae      	cmp	r6, r5
 8010514:	dc34      	bgt.n	8010580 <__gethex+0x2bc>
 8010516:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801051a:	2b02      	cmp	r3, #2
 801051c:	d022      	beq.n	8010564 <__gethex+0x2a0>
 801051e:	2b03      	cmp	r3, #3
 8010520:	d024      	beq.n	801056c <__gethex+0x2a8>
 8010522:	2b01      	cmp	r3, #1
 8010524:	d115      	bne.n	8010552 <__gethex+0x28e>
 8010526:	42ae      	cmp	r6, r5
 8010528:	d113      	bne.n	8010552 <__gethex+0x28e>
 801052a:	2e01      	cmp	r6, #1
 801052c:	d10b      	bne.n	8010546 <__gethex+0x282>
 801052e:	9a02      	ldr	r2, [sp, #8]
 8010530:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010534:	6013      	str	r3, [r2, #0]
 8010536:	2301      	movs	r3, #1
 8010538:	6123      	str	r3, [r4, #16]
 801053a:	f8ca 3000 	str.w	r3, [sl]
 801053e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010540:	2562      	movs	r5, #98	@ 0x62
 8010542:	601c      	str	r4, [r3, #0]
 8010544:	e73a      	b.n	80103bc <__gethex+0xf8>
 8010546:	1e71      	subs	r1, r6, #1
 8010548:	4620      	mov	r0, r4
 801054a:	f7fe fb6e 	bl	800ec2a <__any_on>
 801054e:	2800      	cmp	r0, #0
 8010550:	d1ed      	bne.n	801052e <__gethex+0x26a>
 8010552:	9801      	ldr	r0, [sp, #4]
 8010554:	4621      	mov	r1, r4
 8010556:	f7fd ff1f 	bl	800e398 <_Bfree>
 801055a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801055c:	2300      	movs	r3, #0
 801055e:	6013      	str	r3, [r2, #0]
 8010560:	2550      	movs	r5, #80	@ 0x50
 8010562:	e72b      	b.n	80103bc <__gethex+0xf8>
 8010564:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010566:	2b00      	cmp	r3, #0
 8010568:	d1f3      	bne.n	8010552 <__gethex+0x28e>
 801056a:	e7e0      	b.n	801052e <__gethex+0x26a>
 801056c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801056e:	2b00      	cmp	r3, #0
 8010570:	d1dd      	bne.n	801052e <__gethex+0x26a>
 8010572:	e7ee      	b.n	8010552 <__gethex+0x28e>
 8010574:	0801174b 	.word	0x0801174b
 8010578:	080116e1 	.word	0x080116e1
 801057c:	080117a2 	.word	0x080117a2
 8010580:	1e6f      	subs	r7, r5, #1
 8010582:	f1b9 0f00 	cmp.w	r9, #0
 8010586:	d130      	bne.n	80105ea <__gethex+0x326>
 8010588:	b127      	cbz	r7, 8010594 <__gethex+0x2d0>
 801058a:	4639      	mov	r1, r7
 801058c:	4620      	mov	r0, r4
 801058e:	f7fe fb4c 	bl	800ec2a <__any_on>
 8010592:	4681      	mov	r9, r0
 8010594:	117a      	asrs	r2, r7, #5
 8010596:	2301      	movs	r3, #1
 8010598:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801059c:	f007 071f 	and.w	r7, r7, #31
 80105a0:	40bb      	lsls	r3, r7
 80105a2:	4213      	tst	r3, r2
 80105a4:	4629      	mov	r1, r5
 80105a6:	4620      	mov	r0, r4
 80105a8:	bf18      	it	ne
 80105aa:	f049 0902 	orrne.w	r9, r9, #2
 80105ae:	f7ff fe21 	bl	80101f4 <rshift>
 80105b2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80105b6:	1b76      	subs	r6, r6, r5
 80105b8:	2502      	movs	r5, #2
 80105ba:	f1b9 0f00 	cmp.w	r9, #0
 80105be:	d047      	beq.n	8010650 <__gethex+0x38c>
 80105c0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80105c4:	2b02      	cmp	r3, #2
 80105c6:	d015      	beq.n	80105f4 <__gethex+0x330>
 80105c8:	2b03      	cmp	r3, #3
 80105ca:	d017      	beq.n	80105fc <__gethex+0x338>
 80105cc:	2b01      	cmp	r3, #1
 80105ce:	d109      	bne.n	80105e4 <__gethex+0x320>
 80105d0:	f019 0f02 	tst.w	r9, #2
 80105d4:	d006      	beq.n	80105e4 <__gethex+0x320>
 80105d6:	f8da 3000 	ldr.w	r3, [sl]
 80105da:	ea49 0903 	orr.w	r9, r9, r3
 80105de:	f019 0f01 	tst.w	r9, #1
 80105e2:	d10e      	bne.n	8010602 <__gethex+0x33e>
 80105e4:	f045 0510 	orr.w	r5, r5, #16
 80105e8:	e032      	b.n	8010650 <__gethex+0x38c>
 80105ea:	f04f 0901 	mov.w	r9, #1
 80105ee:	e7d1      	b.n	8010594 <__gethex+0x2d0>
 80105f0:	2501      	movs	r5, #1
 80105f2:	e7e2      	b.n	80105ba <__gethex+0x2f6>
 80105f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105f6:	f1c3 0301 	rsb	r3, r3, #1
 80105fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80105fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d0f0      	beq.n	80105e4 <__gethex+0x320>
 8010602:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010606:	f104 0314 	add.w	r3, r4, #20
 801060a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801060e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010612:	f04f 0c00 	mov.w	ip, #0
 8010616:	4618      	mov	r0, r3
 8010618:	f853 2b04 	ldr.w	r2, [r3], #4
 801061c:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010620:	d01b      	beq.n	801065a <__gethex+0x396>
 8010622:	3201      	adds	r2, #1
 8010624:	6002      	str	r2, [r0, #0]
 8010626:	2d02      	cmp	r5, #2
 8010628:	f104 0314 	add.w	r3, r4, #20
 801062c:	d13c      	bne.n	80106a8 <__gethex+0x3e4>
 801062e:	f8d8 2000 	ldr.w	r2, [r8]
 8010632:	3a01      	subs	r2, #1
 8010634:	42b2      	cmp	r2, r6
 8010636:	d109      	bne.n	801064c <__gethex+0x388>
 8010638:	1171      	asrs	r1, r6, #5
 801063a:	2201      	movs	r2, #1
 801063c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010640:	f006 061f 	and.w	r6, r6, #31
 8010644:	fa02 f606 	lsl.w	r6, r2, r6
 8010648:	421e      	tst	r6, r3
 801064a:	d13a      	bne.n	80106c2 <__gethex+0x3fe>
 801064c:	f045 0520 	orr.w	r5, r5, #32
 8010650:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010652:	601c      	str	r4, [r3, #0]
 8010654:	9b02      	ldr	r3, [sp, #8]
 8010656:	601f      	str	r7, [r3, #0]
 8010658:	e6b0      	b.n	80103bc <__gethex+0xf8>
 801065a:	4299      	cmp	r1, r3
 801065c:	f843 cc04 	str.w	ip, [r3, #-4]
 8010660:	d8d9      	bhi.n	8010616 <__gethex+0x352>
 8010662:	68a3      	ldr	r3, [r4, #8]
 8010664:	459b      	cmp	fp, r3
 8010666:	db17      	blt.n	8010698 <__gethex+0x3d4>
 8010668:	6861      	ldr	r1, [r4, #4]
 801066a:	9801      	ldr	r0, [sp, #4]
 801066c:	3101      	adds	r1, #1
 801066e:	f7fd fe53 	bl	800e318 <_Balloc>
 8010672:	4681      	mov	r9, r0
 8010674:	b918      	cbnz	r0, 801067e <__gethex+0x3ba>
 8010676:	4b1a      	ldr	r3, [pc, #104]	@ (80106e0 <__gethex+0x41c>)
 8010678:	4602      	mov	r2, r0
 801067a:	2184      	movs	r1, #132	@ 0x84
 801067c:	e6c5      	b.n	801040a <__gethex+0x146>
 801067e:	6922      	ldr	r2, [r4, #16]
 8010680:	3202      	adds	r2, #2
 8010682:	f104 010c 	add.w	r1, r4, #12
 8010686:	0092      	lsls	r2, r2, #2
 8010688:	300c      	adds	r0, #12
 801068a:	f7fc fed8 	bl	800d43e <memcpy>
 801068e:	4621      	mov	r1, r4
 8010690:	9801      	ldr	r0, [sp, #4]
 8010692:	f7fd fe81 	bl	800e398 <_Bfree>
 8010696:	464c      	mov	r4, r9
 8010698:	6923      	ldr	r3, [r4, #16]
 801069a:	1c5a      	adds	r2, r3, #1
 801069c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80106a0:	6122      	str	r2, [r4, #16]
 80106a2:	2201      	movs	r2, #1
 80106a4:	615a      	str	r2, [r3, #20]
 80106a6:	e7be      	b.n	8010626 <__gethex+0x362>
 80106a8:	6922      	ldr	r2, [r4, #16]
 80106aa:	455a      	cmp	r2, fp
 80106ac:	dd0b      	ble.n	80106c6 <__gethex+0x402>
 80106ae:	2101      	movs	r1, #1
 80106b0:	4620      	mov	r0, r4
 80106b2:	f7ff fd9f 	bl	80101f4 <rshift>
 80106b6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80106ba:	3701      	adds	r7, #1
 80106bc:	42bb      	cmp	r3, r7
 80106be:	f6ff aee0 	blt.w	8010482 <__gethex+0x1be>
 80106c2:	2501      	movs	r5, #1
 80106c4:	e7c2      	b.n	801064c <__gethex+0x388>
 80106c6:	f016 061f 	ands.w	r6, r6, #31
 80106ca:	d0fa      	beq.n	80106c2 <__gethex+0x3fe>
 80106cc:	4453      	add	r3, sl
 80106ce:	f1c6 0620 	rsb	r6, r6, #32
 80106d2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80106d6:	f7fd ff11 	bl	800e4fc <__hi0bits>
 80106da:	42b0      	cmp	r0, r6
 80106dc:	dbe7      	blt.n	80106ae <__gethex+0x3ea>
 80106de:	e7f0      	b.n	80106c2 <__gethex+0x3fe>
 80106e0:	080116e1 	.word	0x080116e1

080106e4 <L_shift>:
 80106e4:	f1c2 0208 	rsb	r2, r2, #8
 80106e8:	0092      	lsls	r2, r2, #2
 80106ea:	b570      	push	{r4, r5, r6, lr}
 80106ec:	f1c2 0620 	rsb	r6, r2, #32
 80106f0:	6843      	ldr	r3, [r0, #4]
 80106f2:	6804      	ldr	r4, [r0, #0]
 80106f4:	fa03 f506 	lsl.w	r5, r3, r6
 80106f8:	432c      	orrs	r4, r5
 80106fa:	40d3      	lsrs	r3, r2
 80106fc:	6004      	str	r4, [r0, #0]
 80106fe:	f840 3f04 	str.w	r3, [r0, #4]!
 8010702:	4288      	cmp	r0, r1
 8010704:	d3f4      	bcc.n	80106f0 <L_shift+0xc>
 8010706:	bd70      	pop	{r4, r5, r6, pc}

08010708 <__match>:
 8010708:	b530      	push	{r4, r5, lr}
 801070a:	6803      	ldr	r3, [r0, #0]
 801070c:	3301      	adds	r3, #1
 801070e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010712:	b914      	cbnz	r4, 801071a <__match+0x12>
 8010714:	6003      	str	r3, [r0, #0]
 8010716:	2001      	movs	r0, #1
 8010718:	bd30      	pop	{r4, r5, pc}
 801071a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801071e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010722:	2d19      	cmp	r5, #25
 8010724:	bf98      	it	ls
 8010726:	3220      	addls	r2, #32
 8010728:	42a2      	cmp	r2, r4
 801072a:	d0f0      	beq.n	801070e <__match+0x6>
 801072c:	2000      	movs	r0, #0
 801072e:	e7f3      	b.n	8010718 <__match+0x10>

08010730 <__hexnan>:
 8010730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010734:	680b      	ldr	r3, [r1, #0]
 8010736:	6801      	ldr	r1, [r0, #0]
 8010738:	115e      	asrs	r6, r3, #5
 801073a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801073e:	f013 031f 	ands.w	r3, r3, #31
 8010742:	b087      	sub	sp, #28
 8010744:	bf18      	it	ne
 8010746:	3604      	addne	r6, #4
 8010748:	2500      	movs	r5, #0
 801074a:	1f37      	subs	r7, r6, #4
 801074c:	4682      	mov	sl, r0
 801074e:	4690      	mov	r8, r2
 8010750:	9301      	str	r3, [sp, #4]
 8010752:	f846 5c04 	str.w	r5, [r6, #-4]
 8010756:	46b9      	mov	r9, r7
 8010758:	463c      	mov	r4, r7
 801075a:	9502      	str	r5, [sp, #8]
 801075c:	46ab      	mov	fp, r5
 801075e:	784a      	ldrb	r2, [r1, #1]
 8010760:	1c4b      	adds	r3, r1, #1
 8010762:	9303      	str	r3, [sp, #12]
 8010764:	b342      	cbz	r2, 80107b8 <__hexnan+0x88>
 8010766:	4610      	mov	r0, r2
 8010768:	9105      	str	r1, [sp, #20]
 801076a:	9204      	str	r2, [sp, #16]
 801076c:	f7ff fd94 	bl	8010298 <__hexdig_fun>
 8010770:	2800      	cmp	r0, #0
 8010772:	d151      	bne.n	8010818 <__hexnan+0xe8>
 8010774:	9a04      	ldr	r2, [sp, #16]
 8010776:	9905      	ldr	r1, [sp, #20]
 8010778:	2a20      	cmp	r2, #32
 801077a:	d818      	bhi.n	80107ae <__hexnan+0x7e>
 801077c:	9b02      	ldr	r3, [sp, #8]
 801077e:	459b      	cmp	fp, r3
 8010780:	dd13      	ble.n	80107aa <__hexnan+0x7a>
 8010782:	454c      	cmp	r4, r9
 8010784:	d206      	bcs.n	8010794 <__hexnan+0x64>
 8010786:	2d07      	cmp	r5, #7
 8010788:	dc04      	bgt.n	8010794 <__hexnan+0x64>
 801078a:	462a      	mov	r2, r5
 801078c:	4649      	mov	r1, r9
 801078e:	4620      	mov	r0, r4
 8010790:	f7ff ffa8 	bl	80106e4 <L_shift>
 8010794:	4544      	cmp	r4, r8
 8010796:	d952      	bls.n	801083e <__hexnan+0x10e>
 8010798:	2300      	movs	r3, #0
 801079a:	f1a4 0904 	sub.w	r9, r4, #4
 801079e:	f844 3c04 	str.w	r3, [r4, #-4]
 80107a2:	f8cd b008 	str.w	fp, [sp, #8]
 80107a6:	464c      	mov	r4, r9
 80107a8:	461d      	mov	r5, r3
 80107aa:	9903      	ldr	r1, [sp, #12]
 80107ac:	e7d7      	b.n	801075e <__hexnan+0x2e>
 80107ae:	2a29      	cmp	r2, #41	@ 0x29
 80107b0:	d157      	bne.n	8010862 <__hexnan+0x132>
 80107b2:	3102      	adds	r1, #2
 80107b4:	f8ca 1000 	str.w	r1, [sl]
 80107b8:	f1bb 0f00 	cmp.w	fp, #0
 80107bc:	d051      	beq.n	8010862 <__hexnan+0x132>
 80107be:	454c      	cmp	r4, r9
 80107c0:	d206      	bcs.n	80107d0 <__hexnan+0xa0>
 80107c2:	2d07      	cmp	r5, #7
 80107c4:	dc04      	bgt.n	80107d0 <__hexnan+0xa0>
 80107c6:	462a      	mov	r2, r5
 80107c8:	4649      	mov	r1, r9
 80107ca:	4620      	mov	r0, r4
 80107cc:	f7ff ff8a 	bl	80106e4 <L_shift>
 80107d0:	4544      	cmp	r4, r8
 80107d2:	d936      	bls.n	8010842 <__hexnan+0x112>
 80107d4:	f1a8 0204 	sub.w	r2, r8, #4
 80107d8:	4623      	mov	r3, r4
 80107da:	f853 1b04 	ldr.w	r1, [r3], #4
 80107de:	f842 1f04 	str.w	r1, [r2, #4]!
 80107e2:	429f      	cmp	r7, r3
 80107e4:	d2f9      	bcs.n	80107da <__hexnan+0xaa>
 80107e6:	1b3b      	subs	r3, r7, r4
 80107e8:	f023 0303 	bic.w	r3, r3, #3
 80107ec:	3304      	adds	r3, #4
 80107ee:	3401      	adds	r4, #1
 80107f0:	3e03      	subs	r6, #3
 80107f2:	42b4      	cmp	r4, r6
 80107f4:	bf88      	it	hi
 80107f6:	2304      	movhi	r3, #4
 80107f8:	4443      	add	r3, r8
 80107fa:	2200      	movs	r2, #0
 80107fc:	f843 2b04 	str.w	r2, [r3], #4
 8010800:	429f      	cmp	r7, r3
 8010802:	d2fb      	bcs.n	80107fc <__hexnan+0xcc>
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	b91b      	cbnz	r3, 8010810 <__hexnan+0xe0>
 8010808:	4547      	cmp	r7, r8
 801080a:	d128      	bne.n	801085e <__hexnan+0x12e>
 801080c:	2301      	movs	r3, #1
 801080e:	603b      	str	r3, [r7, #0]
 8010810:	2005      	movs	r0, #5
 8010812:	b007      	add	sp, #28
 8010814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010818:	3501      	adds	r5, #1
 801081a:	2d08      	cmp	r5, #8
 801081c:	f10b 0b01 	add.w	fp, fp, #1
 8010820:	dd06      	ble.n	8010830 <__hexnan+0x100>
 8010822:	4544      	cmp	r4, r8
 8010824:	d9c1      	bls.n	80107aa <__hexnan+0x7a>
 8010826:	2300      	movs	r3, #0
 8010828:	f844 3c04 	str.w	r3, [r4, #-4]
 801082c:	2501      	movs	r5, #1
 801082e:	3c04      	subs	r4, #4
 8010830:	6822      	ldr	r2, [r4, #0]
 8010832:	f000 000f 	and.w	r0, r0, #15
 8010836:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801083a:	6020      	str	r0, [r4, #0]
 801083c:	e7b5      	b.n	80107aa <__hexnan+0x7a>
 801083e:	2508      	movs	r5, #8
 8010840:	e7b3      	b.n	80107aa <__hexnan+0x7a>
 8010842:	9b01      	ldr	r3, [sp, #4]
 8010844:	2b00      	cmp	r3, #0
 8010846:	d0dd      	beq.n	8010804 <__hexnan+0xd4>
 8010848:	f1c3 0320 	rsb	r3, r3, #32
 801084c:	f04f 32ff 	mov.w	r2, #4294967295
 8010850:	40da      	lsrs	r2, r3
 8010852:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010856:	4013      	ands	r3, r2
 8010858:	f846 3c04 	str.w	r3, [r6, #-4]
 801085c:	e7d2      	b.n	8010804 <__hexnan+0xd4>
 801085e:	3f04      	subs	r7, #4
 8010860:	e7d0      	b.n	8010804 <__hexnan+0xd4>
 8010862:	2004      	movs	r0, #4
 8010864:	e7d5      	b.n	8010812 <__hexnan+0xe2>

08010866 <__ascii_mbtowc>:
 8010866:	b082      	sub	sp, #8
 8010868:	b901      	cbnz	r1, 801086c <__ascii_mbtowc+0x6>
 801086a:	a901      	add	r1, sp, #4
 801086c:	b142      	cbz	r2, 8010880 <__ascii_mbtowc+0x1a>
 801086e:	b14b      	cbz	r3, 8010884 <__ascii_mbtowc+0x1e>
 8010870:	7813      	ldrb	r3, [r2, #0]
 8010872:	600b      	str	r3, [r1, #0]
 8010874:	7812      	ldrb	r2, [r2, #0]
 8010876:	1e10      	subs	r0, r2, #0
 8010878:	bf18      	it	ne
 801087a:	2001      	movne	r0, #1
 801087c:	b002      	add	sp, #8
 801087e:	4770      	bx	lr
 8010880:	4610      	mov	r0, r2
 8010882:	e7fb      	b.n	801087c <__ascii_mbtowc+0x16>
 8010884:	f06f 0001 	mvn.w	r0, #1
 8010888:	e7f8      	b.n	801087c <__ascii_mbtowc+0x16>

0801088a <_realloc_r>:
 801088a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801088e:	4607      	mov	r7, r0
 8010890:	4614      	mov	r4, r2
 8010892:	460d      	mov	r5, r1
 8010894:	b921      	cbnz	r1, 80108a0 <_realloc_r+0x16>
 8010896:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801089a:	4611      	mov	r1, r2
 801089c:	f7fd bcb0 	b.w	800e200 <_malloc_r>
 80108a0:	b92a      	cbnz	r2, 80108ae <_realloc_r+0x24>
 80108a2:	f7fd fc39 	bl	800e118 <_free_r>
 80108a6:	4625      	mov	r5, r4
 80108a8:	4628      	mov	r0, r5
 80108aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80108ae:	f000 f840 	bl	8010932 <_malloc_usable_size_r>
 80108b2:	4284      	cmp	r4, r0
 80108b4:	4606      	mov	r6, r0
 80108b6:	d802      	bhi.n	80108be <_realloc_r+0x34>
 80108b8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80108bc:	d8f4      	bhi.n	80108a8 <_realloc_r+0x1e>
 80108be:	4621      	mov	r1, r4
 80108c0:	4638      	mov	r0, r7
 80108c2:	f7fd fc9d 	bl	800e200 <_malloc_r>
 80108c6:	4680      	mov	r8, r0
 80108c8:	b908      	cbnz	r0, 80108ce <_realloc_r+0x44>
 80108ca:	4645      	mov	r5, r8
 80108cc:	e7ec      	b.n	80108a8 <_realloc_r+0x1e>
 80108ce:	42b4      	cmp	r4, r6
 80108d0:	4622      	mov	r2, r4
 80108d2:	4629      	mov	r1, r5
 80108d4:	bf28      	it	cs
 80108d6:	4632      	movcs	r2, r6
 80108d8:	f7fc fdb1 	bl	800d43e <memcpy>
 80108dc:	4629      	mov	r1, r5
 80108de:	4638      	mov	r0, r7
 80108e0:	f7fd fc1a 	bl	800e118 <_free_r>
 80108e4:	e7f1      	b.n	80108ca <_realloc_r+0x40>

080108e6 <__ascii_wctomb>:
 80108e6:	4603      	mov	r3, r0
 80108e8:	4608      	mov	r0, r1
 80108ea:	b141      	cbz	r1, 80108fe <__ascii_wctomb+0x18>
 80108ec:	2aff      	cmp	r2, #255	@ 0xff
 80108ee:	d904      	bls.n	80108fa <__ascii_wctomb+0x14>
 80108f0:	228a      	movs	r2, #138	@ 0x8a
 80108f2:	601a      	str	r2, [r3, #0]
 80108f4:	f04f 30ff 	mov.w	r0, #4294967295
 80108f8:	4770      	bx	lr
 80108fa:	700a      	strb	r2, [r1, #0]
 80108fc:	2001      	movs	r0, #1
 80108fe:	4770      	bx	lr

08010900 <fiprintf>:
 8010900:	b40e      	push	{r1, r2, r3}
 8010902:	b503      	push	{r0, r1, lr}
 8010904:	4601      	mov	r1, r0
 8010906:	ab03      	add	r3, sp, #12
 8010908:	4805      	ldr	r0, [pc, #20]	@ (8010920 <fiprintf+0x20>)
 801090a:	f853 2b04 	ldr.w	r2, [r3], #4
 801090e:	6800      	ldr	r0, [r0, #0]
 8010910:	9301      	str	r3, [sp, #4]
 8010912:	f7ff f9b1 	bl	800fc78 <_vfiprintf_r>
 8010916:	b002      	add	sp, #8
 8010918:	f85d eb04 	ldr.w	lr, [sp], #4
 801091c:	b003      	add	sp, #12
 801091e:	4770      	bx	lr
 8010920:	20000030 	.word	0x20000030

08010924 <abort>:
 8010924:	b508      	push	{r3, lr}
 8010926:	2006      	movs	r0, #6
 8010928:	f000 f834 	bl	8010994 <raise>
 801092c:	2001      	movs	r0, #1
 801092e:	f7f4 fd39 	bl	80053a4 <_exit>

08010932 <_malloc_usable_size_r>:
 8010932:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010936:	1f18      	subs	r0, r3, #4
 8010938:	2b00      	cmp	r3, #0
 801093a:	bfbc      	itt	lt
 801093c:	580b      	ldrlt	r3, [r1, r0]
 801093e:	18c0      	addlt	r0, r0, r3
 8010940:	4770      	bx	lr

08010942 <_raise_r>:
 8010942:	291f      	cmp	r1, #31
 8010944:	b538      	push	{r3, r4, r5, lr}
 8010946:	4605      	mov	r5, r0
 8010948:	460c      	mov	r4, r1
 801094a:	d904      	bls.n	8010956 <_raise_r+0x14>
 801094c:	2316      	movs	r3, #22
 801094e:	6003      	str	r3, [r0, #0]
 8010950:	f04f 30ff 	mov.w	r0, #4294967295
 8010954:	bd38      	pop	{r3, r4, r5, pc}
 8010956:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010958:	b112      	cbz	r2, 8010960 <_raise_r+0x1e>
 801095a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801095e:	b94b      	cbnz	r3, 8010974 <_raise_r+0x32>
 8010960:	4628      	mov	r0, r5
 8010962:	f000 f831 	bl	80109c8 <_getpid_r>
 8010966:	4622      	mov	r2, r4
 8010968:	4601      	mov	r1, r0
 801096a:	4628      	mov	r0, r5
 801096c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010970:	f000 b818 	b.w	80109a4 <_kill_r>
 8010974:	2b01      	cmp	r3, #1
 8010976:	d00a      	beq.n	801098e <_raise_r+0x4c>
 8010978:	1c59      	adds	r1, r3, #1
 801097a:	d103      	bne.n	8010984 <_raise_r+0x42>
 801097c:	2316      	movs	r3, #22
 801097e:	6003      	str	r3, [r0, #0]
 8010980:	2001      	movs	r0, #1
 8010982:	e7e7      	b.n	8010954 <_raise_r+0x12>
 8010984:	2100      	movs	r1, #0
 8010986:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801098a:	4620      	mov	r0, r4
 801098c:	4798      	blx	r3
 801098e:	2000      	movs	r0, #0
 8010990:	e7e0      	b.n	8010954 <_raise_r+0x12>
	...

08010994 <raise>:
 8010994:	4b02      	ldr	r3, [pc, #8]	@ (80109a0 <raise+0xc>)
 8010996:	4601      	mov	r1, r0
 8010998:	6818      	ldr	r0, [r3, #0]
 801099a:	f7ff bfd2 	b.w	8010942 <_raise_r>
 801099e:	bf00      	nop
 80109a0:	20000030 	.word	0x20000030

080109a4 <_kill_r>:
 80109a4:	b538      	push	{r3, r4, r5, lr}
 80109a6:	4d07      	ldr	r5, [pc, #28]	@ (80109c4 <_kill_r+0x20>)
 80109a8:	2300      	movs	r3, #0
 80109aa:	4604      	mov	r4, r0
 80109ac:	4608      	mov	r0, r1
 80109ae:	4611      	mov	r1, r2
 80109b0:	602b      	str	r3, [r5, #0]
 80109b2:	f7f4 fce7 	bl	8005384 <_kill>
 80109b6:	1c43      	adds	r3, r0, #1
 80109b8:	d102      	bne.n	80109c0 <_kill_r+0x1c>
 80109ba:	682b      	ldr	r3, [r5, #0]
 80109bc:	b103      	cbz	r3, 80109c0 <_kill_r+0x1c>
 80109be:	6023      	str	r3, [r4, #0]
 80109c0:	bd38      	pop	{r3, r4, r5, pc}
 80109c2:	bf00      	nop
 80109c4:	20009dbc 	.word	0x20009dbc

080109c8 <_getpid_r>:
 80109c8:	f7f4 bcd4 	b.w	8005374 <_getpid>

080109cc <_init>:
 80109cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109ce:	bf00      	nop
 80109d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109d2:	bc08      	pop	{r3}
 80109d4:	469e      	mov	lr, r3
 80109d6:	4770      	bx	lr

080109d8 <_fini>:
 80109d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80109da:	bf00      	nop
 80109dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80109de:	bc08      	pop	{r3}
 80109e0:	469e      	mov	lr, r3
 80109e2:	4770      	bx	lr
