

================================================================
== Vivado HLS Report for 'Pool_32_24_4_s'
================================================================
* Date:           Thu May  9 12:57:59 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.417|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |  159|  5999234|  159|  5999234|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+
        |                 |     Latency     | Iteration|  Initiation Interval  |     Trip     |          |
        |    Loop Name    |  min  |   max   |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+
        |- Loop 1         |  47238|  5999226|     47238|          -|          -|    1 ~ 127   |    no    |
        | + Loop 1.1      |  18434|    18434|         4|          1|          1|         18432|    yes   |
        | + Loop 1.2      |  28800|    28800|        25|          -|          -|          1152|    no    |
        |  ++ Loop 1.2.1  |     18|       18|         5|          1|          1|            15|    yes   |
        |- Loop 2         |    144|   147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-----------------+-------+---------+----------+-----------+-----------+--------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 4
  * Pipeline-2: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 15 16 }
  Pipeline-1 : II = 1, D = 4, States = { 19 20 21 22 }
  Pipeline-2 : II = 1, D = 5, States = { 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_s)
	18  / (tmp_s)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	17  / (!tmp_7)
	16  / (tmp_7)
16 --> 
	15  / true
17 --> 
18 --> 
	19  / (tmp_6)
	17  / (!tmp_6)
19 --> 
	23  / (exitcond_flatten1)
	20  / (!exitcond_flatten1)
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	19  / true
23 --> 
	24  / true
24 --> 
	25  / (!exitcond_flatten3)
	18  / (exitcond_flatten3)
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	34  / (exitcond)
	30  / (!exitcond)
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	29  / true
34 --> 
	24  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.37>
ST_1 : Operation 35 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:19]   --->   Operation 35 'read' 'tmp_V' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_1 : Operation 36 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V)" [CNN_HLS/pool.h:21]   --->   Operation 36 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 2 <SV = 1> <Delay = 4.37>
ST_2 : Operation 37 [1/1] (2.18ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:23]   --->   Operation 37 'read' 'tmp_V_2' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 38 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_2)" [CNN_HLS/pool.h:25]   --->   Operation 38 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 39 [1/1] (2.42ns)   --->   "%tmp_s = icmp eq i16 %tmp_V, 0" [CNN_HLS/pool.h:47]   --->   Operation 39 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 40 [1/1] (2.18ns)   --->   "%tmp_V_4 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:27]   --->   Operation 40 'read' 'tmp_V_4' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_4)" [CNN_HLS/pool.h:29]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 42 [1/1] (2.18ns)   --->   "%tmp_V_6 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:31]   --->   Operation 42 'read' 'tmp_V_6' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_6)" [CNN_HLS/pool.h:33]   --->   Operation 43 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 44 [1/1] (2.18ns)   --->   "%tmp_V_8 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:35]   --->   Operation 44 'read' 'tmp_V_8' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_5 : Operation 45 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_8)" [CNN_HLS/pool.h:37]   --->   Operation 45 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 46 [1/1] (2.18ns)   --->   "%tmp_V_10 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:39]   --->   Operation 46 'read' 'tmp_V_10' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_6 : Operation 47 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_10)" [CNN_HLS/pool.h:41]   --->   Operation 47 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str116, i32 0, i32 0, [1 x i8]* @p_str117, [1 x i8]* @p_str118, [1 x i8]* @p_str119, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str120, [1 x i8]* @p_str121)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %stream_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str109, i32 0, i32 0, [1 x i8]* @p_str110, [1 x i8]* @p_str111, [1 x i8]* @p_str112, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str113, [1 x i8]* @p_str114)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([768 x i8]* @A_V_4_0, [768 x i8]* @A_V_4_1, [768 x i8]* @A_V_4_2, [768 x i8]* @A_V_4_3, [768 x i8]* @A_V_4_4, [768 x i8]* @A_V_4_5, [768 x i8]* @A_V_4_6, [768 x i8]* @A_V_4_7, [768 x i8]* @A_V_4_8, [768 x i8]* @A_V_4_9, [768 x i8]* @A_V_4_10, [768 x i8]* @A_V_4_11, [768 x i8]* @A_V_4_12, [768 x i8]* @A_V_4_13, [768 x i8]* @A_V_4_14, [768 x i8]* @A_V_4_15, [768 x i8]* @A_V_4_16, [768 x i8]* @A_V_4_17, [768 x i8]* @A_V_4_18, [768 x i8]* @A_V_4_19, [768 x i8]* @A_V_4_20, [768 x i8]* @A_V_4_21, [768 x i8]* @A_V_4_22, [768 x i8]* @A_V_4_23, [1 x i8]* @p_str1, [12 x i8]* @p_str9, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [CNN_HLS/pool.h:13]   --->   Operation 50 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (2.18ns)   --->   "%tmp_V_12 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:43]   --->   Operation 51 'read' 'tmp_V_12' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 52 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_12)" [CNN_HLS/pool.h:45]   --->   Operation 52 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader271.preheader, label %4" [CNN_HLS/pool.h:47]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %tmp_V_10 to i32" [CNN_HLS/pool.h:95]   --->   Operation 54 'sext' 'lhs_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %tmp_V_6 to i32" [CNN_HLS/pool.h:95]   --->   Operation 55 'sext' 'rhs_V' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_4 = sext i16 %tmp_V_4 to i32" [CNN_HLS/pool.h:95]   --->   Operation 56 'sext' 'tmp_4' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_7 : Operation 57 [3/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [CNN_HLS/pool.h:95]   --->   Operation 57 'mul' 'tmp1' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 58 [3/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/pool.h:95]   --->   Operation 58 'mul' 'tmp2' <Predicate = (!tmp_s)> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 59 [1/1] (1.76ns)   --->   "br label %.preheader271" [CNN_HLS/pool.h:49]   --->   Operation 59 'br' <Predicate = (tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 60 [2/3] (3.89ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [CNN_HLS/pool.h:95]   --->   Operation 60 'mul' 'tmp1' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 61 [2/3] (3.89ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/pool.h:95]   --->   Operation 61 'mul' 'tmp2' <Predicate = true> <Delay = 3.89> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 62 [1/3] (0.00ns)   --->   "%tmp1 = mul i32 %tmp_4, %tmp_4" [CNN_HLS/pool.h:95]   --->   Operation 62 'mul' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 63 [1/3] (0.00ns)   --->   "%tmp2 = mul i32 %rhs_V, %lhs_V" [CNN_HLS/pool.h:95]   --->   Operation 63 'mul' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 2> <II = 1> <Delay = 3.89> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 3.95>
ST_10 : Operation 64 [5/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/pool.h:95]   --->   Operation 64 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.95>
ST_11 : Operation 65 [4/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/pool.h:95]   --->   Operation 65 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.95>
ST_12 : Operation 66 [3/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/pool.h:95]   --->   Operation 66 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.95>
ST_13 : Operation 67 [2/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/pool.h:95]   --->   Operation 67 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.95>
ST_14 : Operation 68 [1/5] (3.95ns)   --->   "%KER_bound = mul i32 %tmp2, %tmp1" [CNN_HLS/pool.h:95]   --->   Operation 68 'mul' 'KER_bound' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 69 [1/1] (1.76ns)   --->   "br label %5" [CNN_HLS/pool.h:96]   --->   Operation 69 'br' <Predicate = true> <Delay = 1.76>

State 15 <SV = 14> <Delay = 2.52>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%i4 = phi i31 [ 0, %4 ], [ %i, %6 ]" [CNN_HLS/pool.h:96]   --->   Operation 70 'phi' 'i4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%i4_cast = zext i31 %i4 to i32" [CNN_HLS/pool.h:96]   --->   Operation 71 'zext' 'i4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (2.47ns)   --->   "%tmp_7 = icmp slt i32 %i4_cast, %KER_bound" [CNN_HLS/pool.h:96]   --->   Operation 72 'icmp' 'tmp_7' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 73 [1/1] (2.52ns)   --->   "%i = add i31 %i4, 1" [CNN_HLS/pool.h:96]   --->   Operation 73 'add' 'i' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %6, label %.loopexit.loopexit" [CNN_HLS/pool.h:96]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 15> <Delay = 4.37>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [CNN_HLS/pool.h:97]   --->   Operation 75 'specregionbegin' 'tmp_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 144, i32 147456, i32 38372, [1 x i8]* @p_str1) nounwind" [CNN_HLS/pool.h:98]   --->   Operation 76 'speclooptripcount' <Predicate = (tmp_7)> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/pool.h:99]   --->   Operation 77 'specpipeline' <Predicate = (tmp_7)> <Delay = 0.00>
ST_16 : Operation 78 [1/1] (2.18ns)   --->   "%tmp_V_14 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:100]   --->   Operation 78 'read' 'tmp_V_14' <Predicate = (tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 79 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %tmp_V_14)" [CNN_HLS/pool.h:101]   --->   Operation 79 'write' <Predicate = (tmp_7)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_16 : Operation 80 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_1)" [CNN_HLS/pool.h:102]   --->   Operation 80 'specregionend' 'empty_60' <Predicate = (tmp_7)> <Delay = 0.00>
ST_16 : Operation 81 [1/1] (0.00ns)   --->   "br label %5" [CNN_HLS/pool.h:96]   --->   Operation 81 'br' <Predicate = (tmp_7)> <Delay = 0.00>

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 82 'br' <Predicate = (!tmp_s)> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [CNN_HLS/pool.h:104]   --->   Operation 83 'ret' <Predicate = true> <Delay = 0.00>

State 18 <SV = 7> <Delay = 3.40>
ST_18 : Operation 84 [1/1] (0.00ns)   --->   "%num_img = phi i15 [ %num_img_1, %3 ], [ 0, %.preheader271.preheader ]" [CNN_HLS/pool.h:49]   --->   Operation 84 'phi' 'num_img' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 85 [1/1] (0.00ns)   --->   "%num_img_cast = zext i15 %num_img to i16" [CNN_HLS/pool.h:49]   --->   Operation 85 'zext' 'num_img_cast' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 86 [1/1] (2.42ns)   --->   "%tmp_6 = icmp slt i16 %num_img_cast, %tmp_V_2" [CNN_HLS/pool.h:49]   --->   Operation 86 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 87 [1/1] (1.94ns)   --->   "%num_img_1 = add i15 %num_img, 1" [CNN_HLS/pool.h:49]   --->   Operation 87 'add' 'num_img_1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %0, label %.loopexit.loopexit373" [CNN_HLS/pool.h:49]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 89 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str21)" [CNN_HLS/pool.h:50]   --->   Operation 89 'specregionbegin' 'tmp' <Predicate = (tmp_6)> <Delay = 0.00>
ST_18 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 127, i32 64, [1 x i8]* @p_str1) nounwind" [CNN_HLS/pool.h:51]   --->   Operation 90 'speclooptripcount' <Predicate = (tmp_6)> <Delay = 0.00>
ST_18 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader269" [CNN_HLS/pool.h:52]   --->   Operation 91 'br' <Predicate = (tmp_6)> <Delay = 1.76>
ST_18 : Operation 92 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 92 'br' <Predicate = (!tmp_6)> <Delay = 0.00>

State 19 <SV = 8> <Delay = 3.29>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "%indvar_flatten1 = phi i15 [ 0, %0 ], [ %indvar_flatten_next1, %1 ]"   --->   Operation 93 'phi' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %tmp_8_mid2_v, %1 ]" [CNN_HLS/pool.h:58]   --->   Operation 94 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %0 ], [ %indvar_flatten_next, %1 ]"   --->   Operation 95 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%k = phi i5 [ 0, %0 ], [ %k_mid2, %1 ]" [CNN_HLS/pool.h:54]   --->   Operation 96 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%i1 = phi i6 [ 0, %0 ], [ %i_1, %1 ]"   --->   Operation 97 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (2.31ns)   --->   "%exitcond_flatten1 = icmp eq i15 %indvar_flatten1, -14336"   --->   Operation 98 'icmp' 'exitcond_flatten1' <Predicate = true> <Delay = 2.31> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (1.94ns)   --->   "%indvar_flatten_next1 = add i15 %indvar_flatten1, 1"   --->   Operation 99 'add' 'indvar_flatten_next1' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 100 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten1, label %.preheader.preheader, label %.preheader270.preheader"   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 101 [1/1] (1.88ns)   --->   "%exitcond_flatten = icmp eq i11 %indvar_flatten, 768"   --->   Operation 101 'icmp' 'exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 102 [1/1] (1.63ns)   --->   "%indvar_flatten_op = add i11 %indvar_flatten, 1"   --->   Operation 102 'add' 'indvar_flatten_op' <Predicate = (!exitcond_flatten1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 103 [1/1] (0.69ns)   --->   "%indvar_flatten_next = select i1 %exitcond_flatten, i11 1, i11 %indvar_flatten_op"   --->   Operation 103 'select' 'indvar_flatten_next' <Predicate = (!exitcond_flatten1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 9> <Delay = 5.41>
ST_20 : Operation 104 [1/1] (1.78ns)   --->   "%j_1 = add i5 1, %j" [CNN_HLS/pool.h:52]   --->   Operation 104 'add' 'j_1' <Predicate = (!exitcond_flatten1 & exitcond_flatten)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 105 [1/1] (1.21ns)   --->   "%k_mid = select i1 %exitcond_flatten, i5 0, i5 %k" [CNN_HLS/pool.h:54]   --->   Operation 105 'select' 'k_mid' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 106 [1/1] (1.21ns)   --->   "%tmp_8_mid2_v = select i1 %exitcond_flatten, i5 %j_1, i5 %j" [CNN_HLS/pool.h:58]   --->   Operation 106 'select' 'tmp_8_mid2_v' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node exitcond3_mid)   --->   "%not_exitcond_flatten = xor i1 %exitcond_flatten, true" [CNN_HLS/pool.h:54]   --->   Operation 107 'xor' 'not_exitcond_flatten' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 108 [1/1] (1.42ns)   --->   "%exitcond1 = icmp eq i6 %i1, -32" [CNN_HLS/pool.h:54]   --->   Operation 108 'icmp' 'exitcond1' <Predicate = (!exitcond_flatten1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond3_mid = and i1 %exitcond1, %not_exitcond_flatten" [CNN_HLS/pool.h:54]   --->   Operation 109 'and' 'exitcond3_mid' <Predicate = (!exitcond_flatten1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 110 [1/1] (1.78ns)   --->   "%k_1 = add i5 1, %k_mid" [CNN_HLS/pool.h:53]   --->   Operation 110 'add' 'k_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node i1_mid2)   --->   "%tmp_2 = or i1 %exitcond3_mid, %exitcond_flatten" [CNN_HLS/pool.h:54]   --->   Operation 111 'or' 'tmp_2' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 112 [1/1] (1.18ns) (out node of the LUT)   --->   "%i1_mid2 = select i1 %tmp_2, i6 0, i6 %i1" [CNN_HLS/pool.h:54]   --->   Operation 112 'select' 'i1_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 113 [1/1] (1.21ns)   --->   "%k_mid2 = select i1 %exitcond3_mid, i5 %k_1, i5 %k_mid" [CNN_HLS/pool.h:54]   --->   Operation 113 'select' 'k_mid2' <Predicate = (!exitcond_flatten1)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str22)" [CNN_HLS/pool.h:55]   --->   Operation 114 'specregionbegin' 'tmp_5' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str22, i32 %tmp_5)" [CNN_HLS/pool.h:59]   --->   Operation 115 'specregionend' 'empty' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (1.82ns)   --->   "%i_1 = add i6 %i1_mid2, 1" [CNN_HLS/pool.h:54]   --->   Operation 116 'add' 'i_1' <Predicate = (!exitcond_flatten1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader269" [CNN_HLS/pool.h:54]   --->   Operation 117 'br' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>

State 21 <SV = 10> <Delay = 3.75>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_8_mid2_cast = zext i5 %tmp_8_mid2_v to i11" [CNN_HLS/pool.h:54]   --->   Operation 118 'zext' 'tmp_8_mid2_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (2.18ns)   --->   "%tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %stream_in_V_V)" [CNN_HLS/pool.h:57]   --->   Operation 119 'read' 'tmp_V_17' <Predicate = (!exitcond_flatten1)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i1_mid2, i5 0)" [CNN_HLS/pool.h:54]   --->   Operation 120 'bitconcatenate' 'tmp_3' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i1_mid2, i3 0)" [CNN_HLS/pool.h:54]   --->   Operation 121 'bitconcatenate' 'tmp_8' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 122 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i9 %tmp_8 to i11" [CNN_HLS/pool.h:58]   --->   Operation 122 'zext' 'p_shl1_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_9 = sub i11 %tmp_3, %p_shl1_cast" [CNN_HLS/pool.h:58]   --->   Operation 123 'sub' 'tmp_9' <Predicate = (!exitcond_flatten1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 124 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%tmp_10 = add i11 %tmp_8_mid2_cast, %tmp_9" [CNN_HLS/pool.h:58]   --->   Operation 124 'add' 'tmp_10' <Predicate = (!exitcond_flatten1)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i16 %tmp_V_17 to i8" [CNN_HLS/pool.h:58]   --->   Operation 125 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (1.42ns)   --->   "switch i5 %k_mid2, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]" [CNN_HLS/pool.h:58]   --->   Operation 126 'switch' <Predicate = (!exitcond_flatten1)> <Delay = 1.42>

State 22 <SV = 11> <Delay = 3.25>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/pool.h:56]   --->   Operation 127 'specpipeline' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_10_cast = sext i11 %tmp_10 to i64" [CNN_HLS/pool.h:58]   --->   Operation 128 'sext' 'tmp_10_cast' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%A_V_4_0_addr = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 129 'getelementptr' 'A_V_4_0_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%A_V_4_1_addr = getelementptr [768 x i8]* @A_V_4_1, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 130 'getelementptr' 'A_V_4_1_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%A_V_4_10_addr = getelementptr [768 x i8]* @A_V_4_10, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 131 'getelementptr' 'A_V_4_10_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%A_V_4_11_addr = getelementptr [768 x i8]* @A_V_4_11, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 132 'getelementptr' 'A_V_4_11_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%A_V_4_12_addr = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 133 'getelementptr' 'A_V_4_12_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%A_V_4_13_addr = getelementptr [768 x i8]* @A_V_4_13, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 134 'getelementptr' 'A_V_4_13_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%A_V_4_14_addr = getelementptr [768 x i8]* @A_V_4_14, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 135 'getelementptr' 'A_V_4_14_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%A_V_4_15_addr = getelementptr [768 x i8]* @A_V_4_15, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 136 'getelementptr' 'A_V_4_15_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%A_V_4_16_addr = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 137 'getelementptr' 'A_V_4_16_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%A_V_4_17_addr = getelementptr [768 x i8]* @A_V_4_17, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 138 'getelementptr' 'A_V_4_17_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%A_V_4_18_addr = getelementptr [768 x i8]* @A_V_4_18, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 139 'getelementptr' 'A_V_4_18_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%A_V_4_19_addr = getelementptr [768 x i8]* @A_V_4_19, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 140 'getelementptr' 'A_V_4_19_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%A_V_4_2_addr = getelementptr [768 x i8]* @A_V_4_2, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 141 'getelementptr' 'A_V_4_2_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%A_V_4_20_addr = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 142 'getelementptr' 'A_V_4_20_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%A_V_4_21_addr = getelementptr [768 x i8]* @A_V_4_21, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 143 'getelementptr' 'A_V_4_21_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%A_V_4_22_addr = getelementptr [768 x i8]* @A_V_4_22, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 144 'getelementptr' 'A_V_4_22_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%A_V_4_23_addr = getelementptr [768 x i8]* @A_V_4_23, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 145 'getelementptr' 'A_V_4_23_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%A_V_4_3_addr = getelementptr [768 x i8]* @A_V_4_3, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 146 'getelementptr' 'A_V_4_3_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%A_V_4_4_addr = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 147 'getelementptr' 'A_V_4_4_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%A_V_4_5_addr = getelementptr [768 x i8]* @A_V_4_5, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 148 'getelementptr' 'A_V_4_5_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%A_V_4_6_addr = getelementptr [768 x i8]* @A_V_4_6, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 149 'getelementptr' 'A_V_4_6_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%A_V_4_7_addr = getelementptr [768 x i8]* @A_V_4_7, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 150 'getelementptr' 'A_V_4_7_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%A_V_4_8_addr = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 151 'getelementptr' 'A_V_4_8_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%A_V_4_9_addr = getelementptr [768 x i8]* @A_V_4_9, i64 0, i64 %tmp_10_cast" [CNN_HLS/pool.h:58]   --->   Operation 152 'getelementptr' 'A_V_4_9_addr' <Predicate = (!exitcond_flatten1)> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_22_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 153 'store' <Predicate = (k_mid2 == 22)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 154 'br' <Predicate = (k_mid2 == 22)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_21_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 155 'store' <Predicate = (k_mid2 == 21)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 156 'br' <Predicate = (k_mid2 == 21)> <Delay = 0.00>
ST_22 : Operation 157 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_20_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 157 'store' <Predicate = (k_mid2 == 20)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 158 'br' <Predicate = (k_mid2 == 20)> <Delay = 0.00>
ST_22 : Operation 159 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_19_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 159 'store' <Predicate = (k_mid2 == 19)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 160 'br' <Predicate = (k_mid2 == 19)> <Delay = 0.00>
ST_22 : Operation 161 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_18_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 161 'store' <Predicate = (k_mid2 == 18)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 162 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 162 'br' <Predicate = (k_mid2 == 18)> <Delay = 0.00>
ST_22 : Operation 163 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_17_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 163 'store' <Predicate = (k_mid2 == 17)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 164 'br' <Predicate = (k_mid2 == 17)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_16_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 165 'store' <Predicate = (k_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 166 'br' <Predicate = (k_mid2 == 16)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_15_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 167 'store' <Predicate = (k_mid2 == 15)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 168 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 168 'br' <Predicate = (k_mid2 == 15)> <Delay = 0.00>
ST_22 : Operation 169 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_14_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 169 'store' <Predicate = (k_mid2 == 14)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 170 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 170 'br' <Predicate = (k_mid2 == 14)> <Delay = 0.00>
ST_22 : Operation 171 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_13_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 171 'store' <Predicate = (k_mid2 == 13)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 172 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 172 'br' <Predicate = (k_mid2 == 13)> <Delay = 0.00>
ST_22 : Operation 173 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_12_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 173 'store' <Predicate = (k_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 174 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 174 'br' <Predicate = (k_mid2 == 12)> <Delay = 0.00>
ST_22 : Operation 175 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_11_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 175 'store' <Predicate = (k_mid2 == 11)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 176 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 176 'br' <Predicate = (k_mid2 == 11)> <Delay = 0.00>
ST_22 : Operation 177 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_10_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 177 'store' <Predicate = (k_mid2 == 10)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 178 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 178 'br' <Predicate = (k_mid2 == 10)> <Delay = 0.00>
ST_22 : Operation 179 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_9_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 179 'store' <Predicate = (k_mid2 == 9)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 180 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 180 'br' <Predicate = (k_mid2 == 9)> <Delay = 0.00>
ST_22 : Operation 181 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_8_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 181 'store' <Predicate = (k_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 182 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 182 'br' <Predicate = (k_mid2 == 8)> <Delay = 0.00>
ST_22 : Operation 183 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_7_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 183 'store' <Predicate = (k_mid2 == 7)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 184 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 184 'br' <Predicate = (k_mid2 == 7)> <Delay = 0.00>
ST_22 : Operation 185 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_6_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 185 'store' <Predicate = (k_mid2 == 6)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 186 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 186 'br' <Predicate = (k_mid2 == 6)> <Delay = 0.00>
ST_22 : Operation 187 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_5_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 187 'store' <Predicate = (k_mid2 == 5)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 188 'br' <Predicate = (k_mid2 == 5)> <Delay = 0.00>
ST_22 : Operation 189 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_4_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 189 'store' <Predicate = (k_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 190 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 190 'br' <Predicate = (k_mid2 == 4)> <Delay = 0.00>
ST_22 : Operation 191 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_3_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 191 'store' <Predicate = (k_mid2 == 3)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 192 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 192 'br' <Predicate = (k_mid2 == 3)> <Delay = 0.00>
ST_22 : Operation 193 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_2_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 193 'store' <Predicate = (k_mid2 == 2)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 194 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 194 'br' <Predicate = (k_mid2 == 2)> <Delay = 0.00>
ST_22 : Operation 195 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_1_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 195 'store' <Predicate = (k_mid2 == 1)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 196 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 196 'br' <Predicate = (k_mid2 == 1)> <Delay = 0.00>
ST_22 : Operation 197 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_0_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 197 'store' <Predicate = (k_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 198 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 198 'br' <Predicate = (k_mid2 == 0)> <Delay = 0.00>
ST_22 : Operation 199 [1/1] (3.25ns)   --->   "store i8 %tmp_13, i8* %A_V_4_23_addr, align 1" [CNN_HLS/pool.h:58]   --->   Operation 199 'store' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7 & k_mid2 != 8 & k_mid2 != 9 & k_mid2 != 10 & k_mid2 != 11 & k_mid2 != 12 & k_mid2 != 13 & k_mid2 != 14 & k_mid2 != 15 & k_mid2 != 16 & k_mid2 != 17 & k_mid2 != 18 & k_mid2 != 19 & k_mid2 != 20 & k_mid2 != 21 & k_mid2 != 22)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_22 : Operation 200 [1/1] (0.00ns)   --->   "br label %1" [CNN_HLS/pool.h:58]   --->   Operation 200 'br' <Predicate = (k_mid2 != 0 & k_mid2 != 1 & k_mid2 != 2 & k_mid2 != 3 & k_mid2 != 4 & k_mid2 != 5 & k_mid2 != 6 & k_mid2 != 7 & k_mid2 != 8 & k_mid2 != 9 & k_mid2 != 10 & k_mid2 != 11 & k_mid2 != 12 & k_mid2 != 13 & k_mid2 != 14 & k_mid2 != 15 & k_mid2 != 16 & k_mid2 != 17 & k_mid2 != 18 & k_mid2 != 19 & k_mid2 != 20 & k_mid2 != 21 & k_mid2 != 22)> <Delay = 0.00>

State 23 <SV = 9> <Delay = 1.76>
ST_23 : Operation 201 [1/1] (1.76ns)   --->   "br label %.preheader" [CNN_HLS/pool.h:62]   --->   Operation 201 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 10> <Delay = 3.82>
ST_24 : Operation 202 [1/1] (0.00ns)   --->   "%indvar_flatten2 = phi i11 [ %indvar_flatten_next3, %.loopexit266 ], [ 0, %.preheader.preheader ]"   --->   Operation 202 'phi' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 203 [1/1] (0.00ns)   --->   "%ia = phi i5 [ %ia_cast_cast_mid2_v, %.loopexit266 ], [ 0, %.preheader.preheader ]" [CNN_HLS/pool.h:60]   --->   Operation 203 'phi' 'ia' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 204 [1/1] (0.00ns)   --->   "%indvar_flatten3 = phi i9 [ %indvar_flatten_next2, %.loopexit266 ], [ 0, %.preheader.preheader ]"   --->   Operation 204 'phi' 'indvar_flatten3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 205 [1/1] (0.00ns)   --->   "%ib = phi i5 [ %ib_mid2, %.loopexit266 ], [ 0, %.preheader.preheader ]" [CNN_HLS/pool.h:64]   --->   Operation 205 'phi' 'ib' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 206 [1/1] (0.00ns)   --->   "%i2 = phi i6 [ %i_2, %.loopexit266 ], [ 0, %.preheader.preheader ]"   --->   Operation 206 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 207 [1/1] (1.88ns)   --->   "%exitcond_flatten3 = icmp eq i11 %indvar_flatten2, -896"   --->   Operation 207 'icmp' 'exitcond_flatten3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 208 [1/1] (1.63ns)   --->   "%indvar_flatten_next3 = add i11 %indvar_flatten2, 1"   --->   Operation 208 'add' 'indvar_flatten_next3' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten3, label %3, label %.preheader268"   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 210 [1/1] (1.78ns)   --->   "%ia_1 = add i5 %ia, 4" [CNN_HLS/pool.h:60]   --->   Operation 210 'add' 'ia_1' <Predicate = (!exitcond_flatten3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 211 [1/1] (1.66ns)   --->   "%exitcond_flatten2 = icmp eq i9 %indvar_flatten3, 192"   --->   Operation 211 'icmp' 'exitcond_flatten2' <Predicate = (!exitcond_flatten3)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 212 [1/1] (1.21ns)   --->   "%ib_mid = select i1 %exitcond_flatten2, i5 0, i5 %ib" [CNN_HLS/pool.h:64]   --->   Operation 212 'select' 'ib_mid' <Predicate = (!exitcond_flatten3)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 213 [1/1] (1.21ns)   --->   "%ia_cast_cast_mid2_v = select i1 %exitcond_flatten2, i5 %ia_1, i5 %ia" [CNN_HLS/pool.h:60]   --->   Operation 213 'select' 'ia_cast_cast_mid2_v' <Predicate = (!exitcond_flatten3)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node exitcond4_mid)   --->   "%not_exitcond_flatten_2 = xor i1 %exitcond_flatten2, true" [CNN_HLS/pool.h:64]   --->   Operation 214 'xor' 'not_exitcond_flatten_2' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 215 [1/1] (1.42ns)   --->   "%exitcond2 = icmp eq i6 %i2, -32" [CNN_HLS/pool.h:64]   --->   Operation 215 'icmp' 'exitcond2' <Predicate = (!exitcond_flatten3)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%exitcond4_mid = and i1 %exitcond2, %not_exitcond_flatten_2" [CNN_HLS/pool.h:64]   --->   Operation 216 'and' 'exitcond4_mid' <Predicate = (!exitcond_flatten3)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node i2_mid2)   --->   "%tmp_11 = or i1 %exitcond4_mid, %exitcond_flatten2" [CNN_HLS/pool.h:64]   --->   Operation 217 'or' 'tmp_11' <Predicate = (!exitcond_flatten3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 218 [1/1] (1.18ns) (out node of the LUT)   --->   "%i2_mid2 = select i1 %tmp_11, i6 0, i6 %i2" [CNN_HLS/pool.h:64]   --->   Operation 218 'select' 'i2_mid2' <Predicate = (!exitcond_flatten3)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 219 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str21, i32 %tmp)" [CNN_HLS/pool.h:91]   --->   Operation 219 'specregionend' 'empty_59' <Predicate = (exitcond_flatten3)> <Delay = 0.00>
ST_24 : Operation 220 [1/1] (0.00ns)   --->   "br label %.preheader271" [CNN_HLS/pool.h:49]   --->   Operation 220 'br' <Predicate = (exitcond_flatten3)> <Delay = 0.00>

State 25 <SV = 11> <Delay = 4.29>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%ia_cast_cast_mid2 = zext i5 %ia_cast_cast_mid2_v to i6" [CNN_HLS/pool.h:60]   --->   Operation 221 'zext' 'ia_cast_cast_mid2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_2_mid2_cast = zext i5 %ia_cast_cast_mid2_v to i11" [CNN_HLS/pool.h:64]   --->   Operation 222 'zext' 'tmp_2_mid2_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 223 [1/1] (1.78ns)   --->   "%ib_1 = add i5 %ib_mid, 4" [CNN_HLS/pool.h:62]   --->   Operation 223 'add' 'ib_1' <Predicate = (exitcond4_mid)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 224 [1/1] (1.21ns)   --->   "%ib_mid2 = select i1 %exitcond4_mid, i5 %ib_1, i5 %ib_mid" [CNN_HLS/pool.h:64]   --->   Operation 224 'select' 'ib_mid2' <Predicate = true> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %i2_mid2, i5 0)" [CNN_HLS/pool.h:64]   --->   Operation 225 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %i2_mid2, i3 0)" [CNN_HLS/pool.h:64]   --->   Operation 226 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 227 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i9 %tmp_18 to i11" [CNN_HLS/pool.h:79]   --->   Operation 227 'zext' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 228 [1/1] (1.63ns)   --->   "%tmp_19 = sub i11 %tmp_15, %p_shl3_cast" [CNN_HLS/pool.h:79]   --->   Operation 228 'sub' 'tmp_19' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 229 [1/1] (1.63ns)   --->   "%tmp_20 = add i11 %tmp_19, %tmp_2_mid2_cast" [CNN_HLS/pool.h:79]   --->   Operation 229 'add' 'tmp_20' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_21_cast = sext i11 %tmp_20 to i64" [CNN_HLS/pool.h:79]   --->   Operation 230 'sext' 'tmp_21_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%A_V_4_0_addr_1 = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 231 'getelementptr' 'A_V_4_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns)   --->   "%A_V_4_12_addr_1 = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 232 'getelementptr' 'A_V_4_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 233 [1/1] (0.00ns)   --->   "%A_V_4_16_addr_1 = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 233 'getelementptr' 'A_V_4_16_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 234 [1/1] (0.00ns)   --->   "%A_V_4_20_addr_1 = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 234 'getelementptr' 'A_V_4_20_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%A_V_4_4_addr_1 = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 235 'getelementptr' 'A_V_4_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%A_V_4_8_addr_1 = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_21_cast" [CNN_HLS/pool.h:79]   --->   Operation 236 'getelementptr' 'A_V_4_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (1.30ns)   --->   "switch i5 %ib_mid2, label %branch44 [
    i5 0, label %branch24
    i5 4, label %branch28
    i5 8, label %branch32
    i5 12, label %branch36
    i5 -16, label %branch40
  ]" [CNN_HLS/pool.h:79]   --->   Operation 237 'switch' <Predicate = true> <Delay = 1.30>

State 26 <SV = 12> <Delay = 3.25>
ST_26 : Operation 238 [2/2] (3.25ns)   --->   "%A_V_4_16_load = load i8* %A_V_4_16_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 238 'load' 'A_V_4_16_load' <Predicate = (ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_26 : Operation 239 [2/2] (3.25ns)   --->   "%A_V_4_12_load = load i8* %A_V_4_12_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 239 'load' 'A_V_4_12_load' <Predicate = (ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_26 : Operation 240 [2/2] (3.25ns)   --->   "%A_V_4_8_load = load i8* %A_V_4_8_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 240 'load' 'A_V_4_8_load' <Predicate = (ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_26 : Operation 241 [2/2] (3.25ns)   --->   "%A_V_4_4_load = load i8* %A_V_4_4_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 241 'load' 'A_V_4_4_load' <Predicate = (ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_26 : Operation 242 [2/2] (3.25ns)   --->   "%A_V_4_0_load = load i8* %A_V_4_0_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 242 'load' 'A_V_4_0_load' <Predicate = (ib_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_26 : Operation 243 [2/2] (3.25ns)   --->   "%A_V_4_20_load = load i8* %A_V_4_20_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 243 'load' 'A_V_4_20_load' <Predicate = (ib_mid2 != 0 & ib_mid2 != 4 & ib_mid2 != 8 & ib_mid2 != 12 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 27 <SV = 13> <Delay = 3.25>
ST_27 : Operation 244 [1/2] (3.25ns)   --->   "%A_V_4_16_load = load i8* %A_V_4_16_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 244 'load' 'A_V_4_16_load' <Predicate = (ib_mid2 == 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_27 : Operation 245 [1/2] (3.25ns)   --->   "%A_V_4_12_load = load i8* %A_V_4_12_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 245 'load' 'A_V_4_12_load' <Predicate = (ib_mid2 == 12)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_27 : Operation 246 [1/2] (3.25ns)   --->   "%A_V_4_8_load = load i8* %A_V_4_8_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 246 'load' 'A_V_4_8_load' <Predicate = (ib_mid2 == 8)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_27 : Operation 247 [1/2] (3.25ns)   --->   "%A_V_4_4_load = load i8* %A_V_4_4_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 247 'load' 'A_V_4_4_load' <Predicate = (ib_mid2 == 4)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_27 : Operation 248 [1/2] (3.25ns)   --->   "%A_V_4_0_load = load i8* %A_V_4_0_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 248 'load' 'A_V_4_0_load' <Predicate = (ib_mid2 == 0)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_27 : Operation 249 [1/2] (3.25ns)   --->   "%A_V_4_20_load = load i8* %A_V_4_20_addr_1, align 4" [CNN_HLS/pool.h:79]   --->   Operation 249 'load' 'A_V_4_20_load' <Predicate = (ib_mid2 != 0 & ib_mid2 != 4 & ib_mid2 != 8 & ib_mid2 != 12 & ib_mid2 != 16)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 28 <SV = 14> <Delay = 1.95>
ST_28 : Operation 250 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 250 'br' <Predicate = (ib_mid2 == 16)> <Delay = 1.95>
ST_28 : Operation 251 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 251 'br' <Predicate = (ib_mid2 == 12)> <Delay = 1.95>
ST_28 : Operation 252 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 252 'br' <Predicate = (ib_mid2 == 8)> <Delay = 1.95>
ST_28 : Operation 253 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 253 'br' <Predicate = (ib_mid2 == 4)> <Delay = 1.95>
ST_28 : Operation 254 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 254 'br' <Predicate = (ib_mid2 == 0)> <Delay = 1.95>
ST_28 : Operation 255 [1/1] (1.95ns)   --->   "br label %.preheader109.preheader" [CNN_HLS/pool.h:79]   --->   Operation 255 'br' <Predicate = (ib_mid2 != 0 & ib_mid2 != 4 & ib_mid2 != 8 & ib_mid2 != 12 & ib_mid2 != 16)> <Delay = 1.95>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%p_1_ph = phi i8 [ %A_V_4_0_load, %branch24 ], [ %A_V_4_4_load, %branch28 ], [ %A_V_4_8_load, %branch32 ], [ %A_V_4_12_load, %branch36 ], [ %A_V_4_16_load, %branch40 ], [ %A_V_4_20_load, %branch44 ]" [CNN_HLS/pool.h:79]   --->   Operation 256 'phi' 'p_1_ph' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (1.76ns)   --->   "br label %.preheader109" [CNN_HLS/pool.h:80]   --->   Operation 257 'br' <Predicate = true> <Delay = 1.76>

State 29 <SV = 15> <Delay = 3.41>
ST_29 : Operation 258 [1/1] (0.00ns)   --->   "%p_1 = phi i8 [ %buf_V, %2 ], [ %p_1_ph, %.preheader109.preheader ]"   --->   Operation 258 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 259 [1/1] (0.00ns)   --->   "%k3 = phi i5 [ %k_2, %2 ], [ 1, %.preheader109.preheader ]"   --->   Operation 259 'phi' 'k3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 260 [1/1] (1.36ns)   --->   "%exitcond = icmp eq i5 %k3, -16" [CNN_HLS/pool.h:80]   --->   Operation 260 'icmp' 'exitcond' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 261 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit266, label %2" [CNN_HLS/pool.h:80]   --->   Operation 261 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i5 %k3 to i2" [CNN_HLS/pool.h:80]   --->   Operation 262 'trunc' 'tmp_21' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_22 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %k3, i32 2, i32 4)" [CNN_HLS/pool.h:83]   --->   Operation 263 'partselect' 'tmp_22' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_19_cast_cast = zext i3 %tmp_22 to i6" [CNN_HLS/pool.h:83]   --->   Operation 264 'zext' 'tmp_19_cast_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (1.78ns)   --->   "%tmp_14 = add i6 %tmp_19_cast_cast, %ia_cast_cast_mid2" [CNN_HLS/pool.h:83]   --->   Operation 265 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i6 %tmp_14 to i11" [CNN_HLS/pool.h:83]   --->   Operation 266 'zext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_29 : Operation 267 [1/1] (1.63ns)   --->   "%tmp_23 = add i11 %tmp_19, %tmp_15_cast" [CNN_HLS/pool.h:79]   --->   Operation 267 'add' 'tmp_23' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 268 [1/1] (1.78ns)   --->   "%k_2 = add i5 1, %k3" [CNN_HLS/pool.h:80]   --->   Operation 268 'add' 'k_2' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 3.25>
ST_30 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i11 %tmp_23 to i64" [CNN_HLS/pool.h:79]   --->   Operation 269 'sext' 'tmp_24_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 270 [1/1] (0.00ns)   --->   "%A_V_4_0_addr_2 = getelementptr [768 x i8]* @A_V_4_0, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 270 'getelementptr' 'A_V_4_0_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 271 [1/1] (0.00ns)   --->   "%A_V_4_1_addr_1 = getelementptr [768 x i8]* @A_V_4_1, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 271 'getelementptr' 'A_V_4_1_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 272 [1/1] (0.00ns)   --->   "%A_V_4_10_addr_1 = getelementptr [768 x i8]* @A_V_4_10, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 272 'getelementptr' 'A_V_4_10_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%A_V_4_11_addr_1 = getelementptr [768 x i8]* @A_V_4_11, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 273 'getelementptr' 'A_V_4_11_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 274 [1/1] (0.00ns)   --->   "%A_V_4_12_addr_2 = getelementptr [768 x i8]* @A_V_4_12, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 274 'getelementptr' 'A_V_4_12_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 275 [1/1] (0.00ns)   --->   "%A_V_4_13_addr_1 = getelementptr [768 x i8]* @A_V_4_13, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 275 'getelementptr' 'A_V_4_13_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%A_V_4_14_addr_1 = getelementptr [768 x i8]* @A_V_4_14, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 276 'getelementptr' 'A_V_4_14_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%A_V_4_15_addr_1 = getelementptr [768 x i8]* @A_V_4_15, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 277 'getelementptr' 'A_V_4_15_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%A_V_4_16_addr_2 = getelementptr [768 x i8]* @A_V_4_16, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 278 'getelementptr' 'A_V_4_16_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (0.00ns)   --->   "%A_V_4_17_addr_1 = getelementptr [768 x i8]* @A_V_4_17, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 279 'getelementptr' 'A_V_4_17_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 280 [1/1] (0.00ns)   --->   "%A_V_4_18_addr_1 = getelementptr [768 x i8]* @A_V_4_18, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 280 'getelementptr' 'A_V_4_18_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 281 [1/1] (0.00ns)   --->   "%A_V_4_19_addr_1 = getelementptr [768 x i8]* @A_V_4_19, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 281 'getelementptr' 'A_V_4_19_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%A_V_4_2_addr_1 = getelementptr [768 x i8]* @A_V_4_2, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 282 'getelementptr' 'A_V_4_2_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%A_V_4_20_addr_2 = getelementptr [768 x i8]* @A_V_4_20, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 283 'getelementptr' 'A_V_4_20_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%A_V_4_21_addr_1 = getelementptr [768 x i8]* @A_V_4_21, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 284 'getelementptr' 'A_V_4_21_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%A_V_4_22_addr_1 = getelementptr [768 x i8]* @A_V_4_22, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 285 'getelementptr' 'A_V_4_22_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (0.00ns)   --->   "%A_V_4_23_addr_1 = getelementptr [768 x i8]* @A_V_4_23, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 286 'getelementptr' 'A_V_4_23_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 287 [1/1] (0.00ns)   --->   "%A_V_4_3_addr_1 = getelementptr [768 x i8]* @A_V_4_3, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 287 'getelementptr' 'A_V_4_3_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 288 [1/1] (0.00ns)   --->   "%A_V_4_4_addr_2 = getelementptr [768 x i8]* @A_V_4_4, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 288 'getelementptr' 'A_V_4_4_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%A_V_4_5_addr_1 = getelementptr [768 x i8]* @A_V_4_5, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 289 'getelementptr' 'A_V_4_5_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 290 [1/1] (0.00ns)   --->   "%A_V_4_6_addr_1 = getelementptr [768 x i8]* @A_V_4_6, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 290 'getelementptr' 'A_V_4_6_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 291 [1/1] (0.00ns)   --->   "%A_V_4_7_addr_1 = getelementptr [768 x i8]* @A_V_4_7, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 291 'getelementptr' 'A_V_4_7_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 292 [1/1] (0.00ns)   --->   "%A_V_4_8_addr_2 = getelementptr [768 x i8]* @A_V_4_8, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 292 'getelementptr' 'A_V_4_8_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 293 [1/1] (0.00ns)   --->   "%A_V_4_9_addr_1 = getelementptr [768 x i8]* @A_V_4_9, i64 0, i64 %tmp_24_cast" [CNN_HLS/pool.h:79]   --->   Operation 293 'getelementptr' 'A_V_4_9_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_30 : Operation 294 [2/2] (3.25ns)   --->   "%A_V_4_0_load_1 = load i8* %A_V_4_0_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 294 'load' 'A_V_4_0_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 295 [2/2] (3.25ns)   --->   "%A_V_4_1_load = load i8* %A_V_4_1_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 295 'load' 'A_V_4_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 296 [2/2] (3.25ns)   --->   "%A_V_4_2_load = load i8* %A_V_4_2_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 296 'load' 'A_V_4_2_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 297 [2/2] (3.25ns)   --->   "%A_V_4_3_load = load i8* %A_V_4_3_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 297 'load' 'A_V_4_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 298 [2/2] (3.25ns)   --->   "%A_V_4_4_load_1 = load i8* %A_V_4_4_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 298 'load' 'A_V_4_4_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 299 [2/2] (3.25ns)   --->   "%A_V_4_5_load = load i8* %A_V_4_5_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 299 'load' 'A_V_4_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 300 [2/2] (3.25ns)   --->   "%A_V_4_6_load = load i8* %A_V_4_6_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 300 'load' 'A_V_4_6_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 301 [2/2] (3.25ns)   --->   "%A_V_4_7_load = load i8* %A_V_4_7_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 301 'load' 'A_V_4_7_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 302 [2/2] (3.25ns)   --->   "%A_V_4_8_load_1 = load i8* %A_V_4_8_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 302 'load' 'A_V_4_8_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 303 [2/2] (3.25ns)   --->   "%A_V_4_9_load = load i8* %A_V_4_9_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 303 'load' 'A_V_4_9_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 304 [2/2] (3.25ns)   --->   "%A_V_4_10_load = load i8* %A_V_4_10_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 304 'load' 'A_V_4_10_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 305 [2/2] (3.25ns)   --->   "%A_V_4_11_load = load i8* %A_V_4_11_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 305 'load' 'A_V_4_11_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 306 [2/2] (3.25ns)   --->   "%A_V_4_12_load_1 = load i8* %A_V_4_12_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 306 'load' 'A_V_4_12_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 307 [2/2] (3.25ns)   --->   "%A_V_4_13_load = load i8* %A_V_4_13_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 307 'load' 'A_V_4_13_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 308 [2/2] (3.25ns)   --->   "%A_V_4_14_load = load i8* %A_V_4_14_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 308 'load' 'A_V_4_14_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 309 [2/2] (3.25ns)   --->   "%A_V_4_15_load = load i8* %A_V_4_15_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 309 'load' 'A_V_4_15_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 310 [2/2] (3.25ns)   --->   "%A_V_4_16_load_1 = load i8* %A_V_4_16_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 310 'load' 'A_V_4_16_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 311 [2/2] (3.25ns)   --->   "%A_V_4_17_load = load i8* %A_V_4_17_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 311 'load' 'A_V_4_17_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 312 [2/2] (3.25ns)   --->   "%A_V_4_18_load = load i8* %A_V_4_18_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 312 'load' 'A_V_4_18_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 313 [2/2] (3.25ns)   --->   "%A_V_4_19_load = load i8* %A_V_4_19_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 313 'load' 'A_V_4_19_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 314 [2/2] (3.25ns)   --->   "%A_V_4_20_load_1 = load i8* %A_V_4_20_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 314 'load' 'A_V_4_20_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 315 [2/2] (3.25ns)   --->   "%A_V_4_21_load = load i8* %A_V_4_21_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 315 'load' 'A_V_4_21_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 316 [2/2] (3.25ns)   --->   "%A_V_4_22_load = load i8* %A_V_4_22_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 316 'load' 'A_V_4_22_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_30 : Operation 317 [2/2] (3.25ns)   --->   "%A_V_4_23_load = load i8* %A_V_4_23_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 317 'load' 'A_V_4_23_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 31 <SV = 17> <Delay = 3.25>
ST_31 : Operation 318 [1/2] (3.25ns)   --->   "%A_V_4_0_load_1 = load i8* %A_V_4_0_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 318 'load' 'A_V_4_0_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 319 [1/2] (3.25ns)   --->   "%A_V_4_1_load = load i8* %A_V_4_1_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 319 'load' 'A_V_4_1_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 320 [1/2] (3.25ns)   --->   "%A_V_4_2_load = load i8* %A_V_4_2_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 320 'load' 'A_V_4_2_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 321 [1/2] (3.25ns)   --->   "%A_V_4_3_load = load i8* %A_V_4_3_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 321 'load' 'A_V_4_3_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 322 [1/2] (3.25ns)   --->   "%A_V_4_4_load_1 = load i8* %A_V_4_4_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 322 'load' 'A_V_4_4_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 323 [1/2] (3.25ns)   --->   "%A_V_4_5_load = load i8* %A_V_4_5_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 323 'load' 'A_V_4_5_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 324 [1/2] (3.25ns)   --->   "%A_V_4_6_load = load i8* %A_V_4_6_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 324 'load' 'A_V_4_6_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 325 [1/2] (3.25ns)   --->   "%A_V_4_7_load = load i8* %A_V_4_7_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 325 'load' 'A_V_4_7_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 326 [1/2] (3.25ns)   --->   "%A_V_4_8_load_1 = load i8* %A_V_4_8_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 326 'load' 'A_V_4_8_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 327 [1/2] (3.25ns)   --->   "%A_V_4_9_load = load i8* %A_V_4_9_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 327 'load' 'A_V_4_9_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 328 [1/2] (3.25ns)   --->   "%A_V_4_10_load = load i8* %A_V_4_10_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 328 'load' 'A_V_4_10_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 329 [1/2] (3.25ns)   --->   "%A_V_4_11_load = load i8* %A_V_4_11_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 329 'load' 'A_V_4_11_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 330 [1/2] (3.25ns)   --->   "%A_V_4_12_load_1 = load i8* %A_V_4_12_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 330 'load' 'A_V_4_12_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 331 [1/2] (3.25ns)   --->   "%A_V_4_13_load = load i8* %A_V_4_13_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 331 'load' 'A_V_4_13_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 332 [1/2] (3.25ns)   --->   "%A_V_4_14_load = load i8* %A_V_4_14_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 332 'load' 'A_V_4_14_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 333 [1/2] (3.25ns)   --->   "%A_V_4_15_load = load i8* %A_V_4_15_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 333 'load' 'A_V_4_15_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 334 [1/2] (3.25ns)   --->   "%A_V_4_16_load_1 = load i8* %A_V_4_16_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 334 'load' 'A_V_4_16_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 335 [1/2] (3.25ns)   --->   "%A_V_4_17_load = load i8* %A_V_4_17_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 335 'load' 'A_V_4_17_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 336 [1/2] (3.25ns)   --->   "%A_V_4_18_load = load i8* %A_V_4_18_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 336 'load' 'A_V_4_18_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 337 [1/2] (3.25ns)   --->   "%A_V_4_19_load = load i8* %A_V_4_19_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 337 'load' 'A_V_4_19_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 338 [1/2] (3.25ns)   --->   "%A_V_4_20_load_1 = load i8* %A_V_4_20_addr_2, align 1" [CNN_HLS/pool.h:79]   --->   Operation 338 'load' 'A_V_4_20_load_1' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 339 [1/2] (3.25ns)   --->   "%A_V_4_21_load = load i8* %A_V_4_21_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 339 'load' 'A_V_4_21_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 340 [1/2] (3.25ns)   --->   "%A_V_4_22_load = load i8* %A_V_4_22_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 340 'load' 'A_V_4_22_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_31 : Operation 341 [1/2] (3.25ns)   --->   "%A_V_4_23_load = load i8* %A_V_4_23_addr_1, align 1" [CNN_HLS/pool.h:79]   --->   Operation 341 'load' 'A_V_4_23_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM_2P_BRAM">   --->   Core 41 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>

State 32 <SV = 18> <Delay = 3.20>
ST_32 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_16 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %ib_mid2, i32 2, i32 4)" [CNN_HLS/pool.h:64]   --->   Operation 342 'partselect' 'tmp_16' <Predicate = (!exitcond)> <Delay = 0.00>
ST_32 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_17_t = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %tmp_16, i2 %tmp_21)" [CNN_HLS/pool.h:64]   --->   Operation 343 'bitconcatenate' 'tmp_17_t' <Predicate = (!exitcond)> <Delay = 0.00>
ST_32 : Operation 344 [1/1] (3.20ns)   --->   "%tmp_17 = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %A_V_4_0_load_1, i8 %A_V_4_1_load, i8 %A_V_4_2_load, i8 %A_V_4_3_load, i8 %A_V_4_4_load_1, i8 %A_V_4_5_load, i8 %A_V_4_6_load, i8 %A_V_4_7_load, i8 %A_V_4_8_load_1, i8 %A_V_4_9_load, i8 %A_V_4_10_load, i8 %A_V_4_11_load, i8 %A_V_4_12_load_1, i8 %A_V_4_13_load, i8 %A_V_4_14_load, i8 %A_V_4_15_load, i8 %A_V_4_16_load_1, i8 %A_V_4_17_load, i8 %A_V_4_18_load, i8 %A_V_4_19_load, i8 %A_V_4_20_load_1, i8 %A_V_4_21_load, i8 %A_V_4_22_load, i8 %A_V_4_23_load, i5 %tmp_17_t)" [CNN_HLS/pool.h:79]   --->   Operation 344 'mux' 'tmp_17' <Predicate = (!exitcond)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 2.79>
ST_33 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)" [CNN_HLS/pool.h:81]   --->   Operation 345 'specregionbegin' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [CNN_HLS/pool.h:82]   --->   Operation 346 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 347 [1/1] (1.55ns)   --->   "%tmp_i = icmp sgt i8 %p_1, %tmp_17" [CNN_HLS/config.h:23->CNN_HLS/pool.h:83]   --->   Operation 347 'icmp' 'tmp_i' <Predicate = (!exitcond)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 348 [1/1] (1.24ns)   --->   "%buf_V = select i1 %tmp_i, i8 %p_1, i8 %tmp_17" [CNN_HLS/config.h:23->CNN_HLS/pool.h:83]   --->   Operation 348 'select' 'buf_V' <Predicate = (!exitcond)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 349 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_12)" [CNN_HLS/pool.h:84]   --->   Operation 349 'specregionend' 'empty_58' <Predicate = (!exitcond)> <Delay = 0.00>
ST_33 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader109" [CNN_HLS/pool.h:80]   --->   Operation 350 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 34 <SV = 16> <Delay = 2.79>
ST_34 : Operation 351 [1/1] (0.00ns)   --->   "%Outbuf_V = sext i8 %p_1 to i16" [CNN_HLS/pool.h:86]   --->   Operation 351 'sext' 'Outbuf_V' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 352 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %stream_out_V_V, i16 %Outbuf_V)" [CNN_HLS/pool.h:87]   --->   Operation 352 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_34 : Operation 353 [1/1] (1.82ns)   --->   "%i_2 = add i6 %i2_mid2, 1" [CNN_HLS/pool.h:64]   --->   Operation 353 'add' 'i_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 354 [1/1] (1.82ns)   --->   "%indvar_flatten18_op = add i9 %indvar_flatten3, 1"   --->   Operation 354 'add' 'indvar_flatten18_op' <Predicate = (!exitcond_flatten2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 355 [1/1] (0.96ns)   --->   "%indvar_flatten_next2 = select i1 %exitcond_flatten2, i9 1, i9 %indvar_flatten18_op"   --->   Operation 355 'select' 'indvar_flatten_next2' <Predicate = true> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 356 [1/1] (0.00ns)   --->   "br label %.preheader" [CNN_HLS/pool.h:64]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:19) [30]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:21) [31]  (2.19 ns)

 <State 2>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:23) [32]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:25) [33]  (2.19 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:27) [34]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:29) [35]  (2.19 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:31) [36]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:33) [37]  (2.19 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:35) [38]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:37) [39]  (2.19 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:39) [40]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:41) [41]  (2.19 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:43) [42]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:45) [43]  (2.19 ns)

 <State 8>: 3.89ns
The critical path consists of the following:
	'mul' operation ('tmp1', CNN_HLS/pool.h:95) [50]  (3.89 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/pool.h:95) [52]  (3.95 ns)

 <State 11>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/pool.h:95) [52]  (3.95 ns)

 <State 12>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/pool.h:95) [52]  (3.95 ns)

 <State 13>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/pool.h:95) [52]  (3.95 ns)

 <State 14>: 3.95ns
The critical path consists of the following:
	'mul' operation ('KER_bound', CNN_HLS/pool.h:95) [52]  (3.95 ns)

 <State 15>: 2.52ns
The critical path consists of the following:
	'phi' operation ('i4', CNN_HLS/pool.h:96) with incoming values : ('i', CNN_HLS/pool.h:96) [55]  (0 ns)
	'add' operation ('i', CNN_HLS/pool.h:96) [58]  (2.52 ns)

 <State 16>: 4.38ns
The critical path consists of the following:
	fifo read on port 'stream_in_V_V' (CNN_HLS/pool.h:100) [64]  (2.19 ns)
	fifo write on port 'stream_out_V_V' (CNN_HLS/pool.h:101) [65]  (2.19 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 3.41ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', CNN_HLS/pool.h:49) [75]  (2.43 ns)
	blocking operation 0.978 ns on control path)

 <State 19>: 3.3ns
The critical path consists of the following:
	'icmp' operation ('exitcond_flatten1') [88]  (2.32 ns)
	blocking operation 0.978 ns on control path)

 <State 20>: 5.42ns
The critical path consists of the following:
	'icmp' operation ('exitcond1', CNN_HLS/pool.h:54) [98]  (1.43 ns)
	'and' operation ('exitcond3_mid', CNN_HLS/pool.h:54) [99]  (0.978 ns)
	'or' operation ('tmp_2', CNN_HLS/pool.h:54) [101]  (0 ns)
	'select' operation ('i1_mid2', CNN_HLS/pool.h:54) [102]  (1.19 ns)
	'add' operation ('i', CNN_HLS/pool.h:54) [213]  (1.83 ns)

 <State 21>: 3.76ns
The critical path consists of the following:
	'add' operation ('tmp_10', CNN_HLS/pool.h:58) [111]  (3.76 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_4_22_addr', CNN_HLS/pool.h:58) [128]  (0 ns)
	'store' operation (CNN_HLS/pool.h:58) of variable 'tmp_13', CNN_HLS/pool.h:58 on array 'A_V_4_22' [140]  (3.25 ns)

 <State 23>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten2') with incoming values : ('indvar_flatten_next3') [220]  (1.77 ns)

 <State 24>: 3.83ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten3') with incoming values : ('indvar_flatten_next2') [222]  (0 ns)
	'icmp' operation ('exitcond_flatten2') [230]  (1.66 ns)
	'xor' operation ('not_exitcond_flatten_2', CNN_HLS/pool.h:64) [235]  (0 ns)
	'and' operation ('exitcond4_mid', CNN_HLS/pool.h:64) [237]  (0.978 ns)
	'or' operation ('tmp_11', CNN_HLS/pool.h:64) [239]  (0 ns)
	'select' operation ('i2_mid2', CNN_HLS/pool.h:64) [240]  (1.19 ns)

 <State 25>: 4.3ns
The critical path consists of the following:
	'add' operation ('ib_1', CNN_HLS/pool.h:62) [238]  (1.78 ns)
	'select' operation ('ib_mid2', CNN_HLS/pool.h:64) [241]  (1.22 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_4_16_load', CNN_HLS/pool.h:79) on array 'A_V_4_16' [256]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_4_16_load', CNN_HLS/pool.h:79) on array 'A_V_4_16' [256]  (3.25 ns)

 <State 28>: 1.95ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_1_ph', CNN_HLS/pool.h:79) with incoming values : ('A_V_4_16_load', CNN_HLS/pool.h:79) ('A_V_4_12_load', CNN_HLS/pool.h:79) ('A_V_4_8_load', CNN_HLS/pool.h:79) ('A_V_4_4_load', CNN_HLS/pool.h:79) ('A_V_4_0_load', CNN_HLS/pool.h:79) ('A_V_4_20_load', CNN_HLS/pool.h:79) [274]  (1.95 ns)

 <State 29>: 3.42ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', CNN_HLS/pool.h:80) [278]  (0 ns)
	'add' operation ('tmp_14', CNN_HLS/pool.h:83) [287]  (1.78 ns)
	'add' operation ('tmp_23', CNN_HLS/pool.h:79) [289]  (1.64 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_4_20_addr_2', CNN_HLS/pool.h:79) [304]  (0 ns)
	'load' operation ('A_V_4_20_load_1', CNN_HLS/pool.h:79) on array 'A_V_4_20' [337]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_V_4_0_load_1', CNN_HLS/pool.h:79) on array 'A_V_4_0' [317]  (3.25 ns)

 <State 32>: 3.2ns
The critical path consists of the following:
	'mux' operation ('tmp_17', CNN_HLS/pool.h:79) [341]  (3.2 ns)

 <State 33>: 2.8ns
The critical path consists of the following:
	'icmp' operation ('tmp_i', CNN_HLS/config.h:23->CNN_HLS/pool.h:83) [342]  (1.55 ns)
	'select' operation ('buf.V', CNN_HLS/config.h:23->CNN_HLS/pool.h:83) [343]  (1.25 ns)

 <State 34>: 2.79ns
The critical path consists of the following:
	'add' operation ('indvar_flatten18_op') [351]  (1.82 ns)
	'select' operation ('indvar_flatten_next2') [352]  (0.968 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
