0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/MP_lab3_receiver/MP_lab3_receiver.srcs/sources_1/new/state_machine_receiver.v,1711668841,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/UART/UART.srcs/sim_1/new/tb_UART.v,,state_machine_receiver,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/UART/UART.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/UART/UART.srcs/sim_1/new/tb_UART.v,1711668577,verilog,,,,clock;data_loader;tb_UART,,,,,,,,
C:/Users/Mateusz/Downloads/state_machine.v,1711616412,verilog,,C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab3/MP_lab3_receiver/MP_lab3_receiver.srcs/sources_1/new/state_machine_receiver.v,,state_machine,,,,,,,,
