{"vcs1":{"timestamp_begin":1709220562.054792966, "rt":1.31, "ut":0.27, "st":0.19}}
{"vcselab":{"timestamp_begin":1709220563.430321736, "rt":1.03, "ut":0.31, "st":0.10}}
{"link":{"timestamp_begin":1709220564.520839636, "rt":0.29, "ut":0.14, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1709220561.512587709}
{"VCS_COMP_START_TIME": 1709220561.512587709}
{"VCS_COMP_END_TIME": 1709220566.071611633}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330184}}
{"stitch_vcselab": {"peak_mem": 223360}}
