{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 23 16:27:07 2021 " "Info: Processing started: Tue Mar 23 16:27:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CPU EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design CPU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_One\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Two\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7 " "Info: Atom \"Memoria:Memoria\|lpm_ram_dq:MEM_plus_Three\|altram:sram\|altsyncram:ram_block\|altsyncram_g2a1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 1299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "308 308 " "Critical Warning: No exact pin location assignment(s) for 308 pins of 308 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[0\] " "Info: Pin estado\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 154 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[1\] " "Info: Pin estado\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 155 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[2\] " "Info: Pin estado\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 156 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[3\] " "Info: Pin estado\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 157 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[4\] " "Info: Pin estado\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 158 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "estado\[5\] " "Info: Pin estado\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { estado[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 7 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { estado[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[0\] " "Info: Pin AluResult\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[1\] " "Info: Pin AluResult\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[2\] " "Info: Pin AluResult\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 162 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[3\] " "Info: Pin AluResult\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 163 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[4\] " "Info: Pin AluResult\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 164 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[5\] " "Info: Pin AluResult\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 165 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[6\] " "Info: Pin AluResult\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 166 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[7\] " "Info: Pin AluResult\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 167 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[8\] " "Info: Pin AluResult\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 168 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[9\] " "Info: Pin AluResult\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 169 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[10\] " "Info: Pin AluResult\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 170 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[11\] " "Info: Pin AluResult\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 171 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[12\] " "Info: Pin AluResult\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 172 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[13\] " "Info: Pin AluResult\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[14\] " "Info: Pin AluResult\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[15\] " "Info: Pin AluResult\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[16\] " "Info: Pin AluResult\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[17\] " "Info: Pin AluResult\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[18\] " "Info: Pin AluResult\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[19\] " "Info: Pin AluResult\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[20\] " "Info: Pin AluResult\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[21\] " "Info: Pin AluResult\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[22\] " "Info: Pin AluResult\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 182 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[23\] " "Info: Pin AluResult\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[24\] " "Info: Pin AluResult\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 184 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[25\] " "Info: Pin AluResult\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 185 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[26\] " "Info: Pin AluResult\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 186 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[27\] " "Info: Pin AluResult\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 187 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[28\] " "Info: Pin AluResult\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 188 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[29\] " "Info: Pin AluResult\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 189 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[30\] " "Info: Pin AluResult\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 190 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AluResult\[31\] " "Info: Pin AluResult\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { AluResult[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 12 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { AluResult[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 191 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[0\] " "Info: Pin MuxAluSrcAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 192 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[1\] " "Info: Pin MuxAluSrcAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 193 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[2\] " "Info: Pin MuxAluSrcAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 194 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[3\] " "Info: Pin MuxAluSrcAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 195 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[4\] " "Info: Pin MuxAluSrcAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[5\] " "Info: Pin MuxAluSrcAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 197 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[6\] " "Info: Pin MuxAluSrcAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 198 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[7\] " "Info: Pin MuxAluSrcAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 199 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[8\] " "Info: Pin MuxAluSrcAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 200 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[9\] " "Info: Pin MuxAluSrcAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 201 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[10\] " "Info: Pin MuxAluSrcAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 202 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[11\] " "Info: Pin MuxAluSrcAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 203 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[12\] " "Info: Pin MuxAluSrcAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 204 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[13\] " "Info: Pin MuxAluSrcAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 205 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[14\] " "Info: Pin MuxAluSrcAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 206 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[15\] " "Info: Pin MuxAluSrcAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 207 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[16\] " "Info: Pin MuxAluSrcAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 208 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[17\] " "Info: Pin MuxAluSrcAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 209 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[18\] " "Info: Pin MuxAluSrcAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 210 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[19\] " "Info: Pin MuxAluSrcAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 211 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[20\] " "Info: Pin MuxAluSrcAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 212 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[21\] " "Info: Pin MuxAluSrcAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 213 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[22\] " "Info: Pin MuxAluSrcAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 214 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[23\] " "Info: Pin MuxAluSrcAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 215 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[24\] " "Info: Pin MuxAluSrcAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 216 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[25\] " "Info: Pin MuxAluSrcAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 217 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[26\] " "Info: Pin MuxAluSrcAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 218 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[27\] " "Info: Pin MuxAluSrcAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 219 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[28\] " "Info: Pin MuxAluSrcAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 220 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[29\] " "Info: Pin MuxAluSrcAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 221 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[30\] " "Info: Pin MuxAluSrcAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 222 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcAOut\[31\] " "Info: Pin MuxAluSrcAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcAOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 15 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 223 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[0\] " "Info: Pin MuxAluSrcBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 224 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[1\] " "Info: Pin MuxAluSrcBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 225 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[2\] " "Info: Pin MuxAluSrcBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 226 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[3\] " "Info: Pin MuxAluSrcBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 227 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[4\] " "Info: Pin MuxAluSrcBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 228 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[5\] " "Info: Pin MuxAluSrcBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[6\] " "Info: Pin MuxAluSrcBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 230 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[7\] " "Info: Pin MuxAluSrcBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 231 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[8\] " "Info: Pin MuxAluSrcBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 232 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[9\] " "Info: Pin MuxAluSrcBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 233 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[10\] " "Info: Pin MuxAluSrcBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[11\] " "Info: Pin MuxAluSrcBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[12\] " "Info: Pin MuxAluSrcBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 236 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[13\] " "Info: Pin MuxAluSrcBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 237 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[14\] " "Info: Pin MuxAluSrcBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 238 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[15\] " "Info: Pin MuxAluSrcBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[16\] " "Info: Pin MuxAluSrcBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 240 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[17\] " "Info: Pin MuxAluSrcBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 241 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[18\] " "Info: Pin MuxAluSrcBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 242 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[19\] " "Info: Pin MuxAluSrcBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 243 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[20\] " "Info: Pin MuxAluSrcBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 244 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[21\] " "Info: Pin MuxAluSrcBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 245 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[22\] " "Info: Pin MuxAluSrcBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[23\] " "Info: Pin MuxAluSrcBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 247 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[24\] " "Info: Pin MuxAluSrcBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 248 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[25\] " "Info: Pin MuxAluSrcBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 249 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[26\] " "Info: Pin MuxAluSrcBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[27\] " "Info: Pin MuxAluSrcBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 251 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[28\] " "Info: Pin MuxAluSrcBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[29\] " "Info: Pin MuxAluSrcBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 253 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[30\] " "Info: Pin MuxAluSrcBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MuxAluSrcBOut\[31\] " "Info: Pin MuxAluSrcBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MuxAluSrcBOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 18 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 255 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[0\] " "Info: Pin Opcode\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[1\] " "Info: Pin Opcode\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 257 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[2\] " "Info: Pin Opcode\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[3\] " "Info: Pin Opcode\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 259 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[4\] " "Info: Pin Opcode\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 260 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Opcode\[5\] " "Info: Pin Opcode\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { Opcode[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 102 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Opcode[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 261 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[0\] " "Info: Pin MemData\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 262 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[1\] " "Info: Pin MemData\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 263 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[2\] " "Info: Pin MemData\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 264 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[3\] " "Info: Pin MemData\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 265 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[4\] " "Info: Pin MemData\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 266 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[5\] " "Info: Pin MemData\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 267 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[6\] " "Info: Pin MemData\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 268 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[7\] " "Info: Pin MemData\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 269 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[8\] " "Info: Pin MemData\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 270 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[9\] " "Info: Pin MemData\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 271 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[10\] " "Info: Pin MemData\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[11\] " "Info: Pin MemData\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 273 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[12\] " "Info: Pin MemData\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[13\] " "Info: Pin MemData\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 275 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[14\] " "Info: Pin MemData\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[15\] " "Info: Pin MemData\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 277 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[16\] " "Info: Pin MemData\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 278 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[17\] " "Info: Pin MemData\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 279 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[18\] " "Info: Pin MemData\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 280 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[19\] " "Info: Pin MemData\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 281 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[20\] " "Info: Pin MemData\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 282 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[21\] " "Info: Pin MemData\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 283 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[22\] " "Info: Pin MemData\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 284 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[23\] " "Info: Pin MemData\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 285 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[24\] " "Info: Pin MemData\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 286 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[25\] " "Info: Pin MemData\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 287 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[26\] " "Info: Pin MemData\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 288 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[27\] " "Info: Pin MemData\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 289 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[28\] " "Info: Pin MemData\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 290 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[29\] " "Info: Pin MemData\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 291 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[30\] " "Info: Pin MemData\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 292 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemData\[31\] " "Info: Pin MemData\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { MemData[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 106 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemData[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 293 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[0\] " "Info: Pin funct\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 294 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[1\] " "Info: Pin funct\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[2\] " "Info: Pin funct\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 296 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[3\] " "Info: Pin funct\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 297 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[4\] " "Info: Pin funct\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 298 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "funct\[5\] " "Info: Pin funct\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { funct[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 126 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { funct[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 299 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[0\] " "Info: Pin RegPCOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 300 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[1\] " "Info: Pin RegPCOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 301 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[2\] " "Info: Pin RegPCOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 302 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[3\] " "Info: Pin RegPCOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 303 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[4\] " "Info: Pin RegPCOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 304 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[5\] " "Info: Pin RegPCOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 305 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[6\] " "Info: Pin RegPCOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 306 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[7\] " "Info: Pin RegPCOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 307 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[8\] " "Info: Pin RegPCOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 308 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[9\] " "Info: Pin RegPCOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 309 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[10\] " "Info: Pin RegPCOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 310 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[11\] " "Info: Pin RegPCOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 311 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[12\] " "Info: Pin RegPCOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[13\] " "Info: Pin RegPCOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 313 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[14\] " "Info: Pin RegPCOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 314 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[15\] " "Info: Pin RegPCOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 315 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[16\] " "Info: Pin RegPCOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[17\] " "Info: Pin RegPCOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 317 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[18\] " "Info: Pin RegPCOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 318 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[19\] " "Info: Pin RegPCOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[20\] " "Info: Pin RegPCOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 320 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[21\] " "Info: Pin RegPCOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 321 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[22\] " "Info: Pin RegPCOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 322 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[23\] " "Info: Pin RegPCOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 323 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[24\] " "Info: Pin RegPCOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 324 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[25\] " "Info: Pin RegPCOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 325 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[26\] " "Info: Pin RegPCOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 326 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[27\] " "Info: Pin RegPCOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 327 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[28\] " "Info: Pin RegPCOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 328 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[29\] " "Info: Pin RegPCOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 329 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[30\] " "Info: Pin RegPCOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 330 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegPCOut\[31\] " "Info: Pin RegPCOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegPCOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 32 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegPCOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 331 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[0\] " "Info: Pin RegAOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 332 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[1\] " "Info: Pin RegAOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 333 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[2\] " "Info: Pin RegAOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 334 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[3\] " "Info: Pin RegAOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 335 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[4\] " "Info: Pin RegAOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 336 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[5\] " "Info: Pin RegAOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 337 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[6\] " "Info: Pin RegAOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 338 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[7\] " "Info: Pin RegAOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 339 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[8\] " "Info: Pin RegAOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 340 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[9\] " "Info: Pin RegAOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 341 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[10\] " "Info: Pin RegAOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 342 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[11\] " "Info: Pin RegAOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 343 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[12\] " "Info: Pin RegAOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 344 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[13\] " "Info: Pin RegAOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 345 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[14\] " "Info: Pin RegAOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 346 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[15\] " "Info: Pin RegAOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 347 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[16\] " "Info: Pin RegAOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 348 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[17\] " "Info: Pin RegAOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 349 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[18\] " "Info: Pin RegAOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 350 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[19\] " "Info: Pin RegAOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 351 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[20\] " "Info: Pin RegAOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 352 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[21\] " "Info: Pin RegAOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 353 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[22\] " "Info: Pin RegAOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 354 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[23\] " "Info: Pin RegAOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 355 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[24\] " "Info: Pin RegAOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 356 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[25\] " "Info: Pin RegAOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 357 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[26\] " "Info: Pin RegAOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 358 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[27\] " "Info: Pin RegAOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 359 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[28\] " "Info: Pin RegAOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 360 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[29\] " "Info: Pin RegAOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 361 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[30\] " "Info: Pin RegAOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 362 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAOut\[31\] " "Info: Pin RegAOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 24 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 363 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[0\] " "Info: Pin RegBOut\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 364 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[1\] " "Info: Pin RegBOut\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 365 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[2\] " "Info: Pin RegBOut\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 366 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[3\] " "Info: Pin RegBOut\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 367 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[4\] " "Info: Pin RegBOut\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 368 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[5\] " "Info: Pin RegBOut\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 369 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[6\] " "Info: Pin RegBOut\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 370 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[7\] " "Info: Pin RegBOut\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 371 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[8\] " "Info: Pin RegBOut\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 372 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[9\] " "Info: Pin RegBOut\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 373 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[10\] " "Info: Pin RegBOut\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 374 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[11\] " "Info: Pin RegBOut\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 375 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[12\] " "Info: Pin RegBOut\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 376 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[13\] " "Info: Pin RegBOut\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 377 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[14\] " "Info: Pin RegBOut\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 378 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[15\] " "Info: Pin RegBOut\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 379 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[16\] " "Info: Pin RegBOut\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 380 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[17\] " "Info: Pin RegBOut\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 381 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[18\] " "Info: Pin RegBOut\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 382 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[19\] " "Info: Pin RegBOut\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 383 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[20\] " "Info: Pin RegBOut\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 384 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[21\] " "Info: Pin RegBOut\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 385 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[22\] " "Info: Pin RegBOut\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 386 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[23\] " "Info: Pin RegBOut\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 387 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[24\] " "Info: Pin RegBOut\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 388 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[25\] " "Info: Pin RegBOut\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 389 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[26\] " "Info: Pin RegBOut\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 390 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[27\] " "Info: Pin RegBOut\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[28\] " "Info: Pin RegBOut\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 392 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[29\] " "Info: Pin RegBOut\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[30\] " "Info: Pin RegBOut\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 394 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBOut\[31\] " "Info: Pin RegBOut\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBOut[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBOut[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[0\] " "Info: Pin RegAInput\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 396 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[1\] " "Info: Pin RegAInput\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[2\] " "Info: Pin RegAInput\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 398 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[3\] " "Info: Pin RegAInput\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[4\] " "Info: Pin RegAInput\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 400 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[5\] " "Info: Pin RegAInput\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 401 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[6\] " "Info: Pin RegAInput\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 402 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[7\] " "Info: Pin RegAInput\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 403 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[8\] " "Info: Pin RegAInput\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 404 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[9\] " "Info: Pin RegAInput\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 405 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[10\] " "Info: Pin RegAInput\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 406 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[11\] " "Info: Pin RegAInput\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 407 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[12\] " "Info: Pin RegAInput\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 408 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[13\] " "Info: Pin RegAInput\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 409 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[14\] " "Info: Pin RegAInput\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 410 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[15\] " "Info: Pin RegAInput\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 411 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[16\] " "Info: Pin RegAInput\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 412 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[17\] " "Info: Pin RegAInput\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 413 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[18\] " "Info: Pin RegAInput\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 414 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[19\] " "Info: Pin RegAInput\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[20\] " "Info: Pin RegAInput\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 416 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[21\] " "Info: Pin RegAInput\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[22\] " "Info: Pin RegAInput\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 418 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[23\] " "Info: Pin RegAInput\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[24\] " "Info: Pin RegAInput\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 420 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[25\] " "Info: Pin RegAInput\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 421 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[26\] " "Info: Pin RegAInput\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 422 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[27\] " "Info: Pin RegAInput\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 423 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[28\] " "Info: Pin RegAInput\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 424 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[29\] " "Info: Pin RegAInput\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 425 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[30\] " "Info: Pin RegAInput\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 426 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegAInput\[31\] " "Info: Pin RegAInput\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegAInput[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 23 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegAInput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 427 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[0\] " "Info: Pin RegBInput\[0\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[0] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[1\] " "Info: Pin RegBInput\[1\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[1] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 429 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[2\] " "Info: Pin RegBInput\[2\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[2] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 430 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[3\] " "Info: Pin RegBInput\[3\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[3] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 431 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[4\] " "Info: Pin RegBInput\[4\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[4] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 432 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[5\] " "Info: Pin RegBInput\[5\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[5] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 433 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[6\] " "Info: Pin RegBInput\[6\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[6] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 434 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[7\] " "Info: Pin RegBInput\[7\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[7] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 435 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[8\] " "Info: Pin RegBInput\[8\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[8] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 436 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[9\] " "Info: Pin RegBInput\[9\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[9] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 437 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[10\] " "Info: Pin RegBInput\[10\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[10] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 438 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[11\] " "Info: Pin RegBInput\[11\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[11] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 439 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[12\] " "Info: Pin RegBInput\[12\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[12] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 440 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[13\] " "Info: Pin RegBInput\[13\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[13] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 441 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[14\] " "Info: Pin RegBInput\[14\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[14] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 442 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[15\] " "Info: Pin RegBInput\[15\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[15] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 443 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[16\] " "Info: Pin RegBInput\[16\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[16] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 444 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[17\] " "Info: Pin RegBInput\[17\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[17] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 445 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[18\] " "Info: Pin RegBInput\[18\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[18] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 446 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[19\] " "Info: Pin RegBInput\[19\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[19] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 447 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[20\] " "Info: Pin RegBInput\[20\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[20] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[21\] " "Info: Pin RegBInput\[21\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[21] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[22\] " "Info: Pin RegBInput\[22\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[22] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[23\] " "Info: Pin RegBInput\[23\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[23] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 451 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[24\] " "Info: Pin RegBInput\[24\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[24] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 452 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[25\] " "Info: Pin RegBInput\[25\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[25] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 453 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[26\] " "Info: Pin RegBInput\[26\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[26] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 454 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[27\] " "Info: Pin RegBInput\[27\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[27] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 455 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[28\] " "Info: Pin RegBInput\[28\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[28] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 456 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[29\] " "Info: Pin RegBInput\[29\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[29] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 457 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[30\] " "Info: Pin RegBInput\[30\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[30] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 458 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RegBInput\[31\] " "Info: Pin RegBInput\[31\] not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { RegBInput[31] } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 27 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RegBInput[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 459 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock " "Info: Pin clock not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clock (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|estado\[1\] " "Info: Destination node Controle:Controle\|estado\[1\]" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 70 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|estado[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Controle:Controle\|RegALUOutWrite " "Info: Destination node Controle:Controle\|RegALUOutWrite" {  } { { "Controle.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Controle.v" 28 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:Controle|RegALUOutWrite } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { clock } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 4 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 460 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN M21 (CLK1p, Input)) " "Info: Automatically promoted node reset (placed in PIN M21 (CLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/users/jpedroh/downloads/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "CPU.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/CPU.v" 5 -1 0 } } { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projetos/cin/projeto-hardware/src/" 0 { } { { 0 { 0 ""} 0 461 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "306 unused 3.3V 0 306 0 " "Info: Number of I/O pins in group: 306 (unused VREF, 3.3V VCCIO, 0 input, 306 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 43 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.061 ns register register " "Info: Estimated most critical path is register to register delay of 5.061 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\] 1 REG LAB_X2_Y11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y11; Fanout = 5; REG Node = 'MuxALUSrcB:MuxALUSrcB\|MuxALUSrcBOut\[2\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] } "NODE_NAME" } } { "Muxes/MuxALUSrcB.v" "" { Text "D:/Projetos/cin/projeto-hardware/src/Muxes/MuxALUSrcB.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.401 ns Ula32:Alu\|carry_temp\[5\]~1 2 COMB LAB_X2_Y11 4 " "Info: 2: + IC(0.129 ns) + CELL(0.272 ns) = 0.401 ns; Loc. = LAB_X2_Y11; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 0.802 ns Ula32:Alu\|carry_temp\[9\]~3 3 COMB LAB_X2_Y11 4 " "Info: 3: + IC(0.247 ns) + CELL(0.154 ns) = 0.802 ns; Loc. = LAB_X2_Y11; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.154 ns) 1.203 ns Ula32:Alu\|carry_temp\[13\]~5 4 COMB LAB_X2_Y11 3 " "Info: 4: + IC(0.247 ns) + CELL(0.154 ns) = 1.203 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 1.604 ns Ula32:Alu\|carry_temp\[15\]~6 5 COMB LAB_X2_Y11 3 " "Info: 5: + IC(0.044 ns) + CELL(0.357 ns) = 1.604 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.005 ns Ula32:Alu\|carry_temp\[17\]~7 6 COMB LAB_X2_Y11 3 " "Info: 6: + IC(0.044 ns) + CELL(0.357 ns) = 2.005 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.406 ns Ula32:Alu\|carry_temp\[19\]~8 7 COMB LAB_X2_Y11 3 " "Info: 7: + IC(0.044 ns) + CELL(0.357 ns) = 2.406 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 2.807 ns Ula32:Alu\|carry_temp\[21\]~9 8 COMB LAB_X2_Y11 3 " "Info: 8: + IC(0.044 ns) + CELL(0.357 ns) = 2.807 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.208 ns Ula32:Alu\|carry_temp\[23\]~10 9 COMB LAB_X2_Y11 3 " "Info: 9: + IC(0.044 ns) + CELL(0.357 ns) = 3.208 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 3.609 ns Ula32:Alu\|carry_temp\[25\]~11 10 COMB LAB_X2_Y11 3 " "Info: 10: + IC(0.044 ns) + CELL(0.357 ns) = 3.609 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.010 ns Ula32:Alu\|carry_temp\[27\]~12 11 COMB LAB_X2_Y11 3 " "Info: 11: + IC(0.044 ns) + CELL(0.357 ns) = 4.010 ns; Loc. = LAB_X2_Y11; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.044 ns) + CELL(0.357 ns) 4.411 ns Ula32:Alu\|carry_temp\[29\]~13 12 COMB LAB_X2_Y11 2 " "Info: 12: + IC(0.044 ns) + CELL(0.357 ns) = 4.411 ns; Loc. = LAB_X2_Y11; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 83 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.223 ns) + CELL(0.272 ns) 4.906 ns Ula32:Alu\|Mux0~0 13 COMB LAB_X3_Y11 2 " "Info: 13: + IC(0.223 ns) + CELL(0.272 ns) = 4.906 ns; Loc. = LAB_X3_Y11; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux0~0'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 } "NODE_NAME" } } { "ProvidedComponents/ula32.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/ula32.vhd" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.061 ns Registrador:PC\|Saida\[31\] 14 REG LAB_X3_Y11 3 " "Info: 14: + IC(0.000 ns) + CELL(0.155 ns) = 5.061 ns; Loc. = LAB_X3_Y11; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[31\]'" {  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } } { "ProvidedComponents/Registrador.vhd" "" { Text "D:/Projetos/cin/projeto-hardware/src/ProvidedComponents/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.863 ns ( 76.33 % ) " "Info: Total cell delay = 3.863 ns ( 76.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.198 ns ( 23.67 % ) " "Info: Total interconnect delay = 1.198 ns ( 23.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/jpedroh/downloads/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.061 ns" { MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2] Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux0~0 Registrador:PC|Saida[31] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "306 " "Warning: Found 306 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[0\] 0 " "Info: Pin \"estado\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[1\] 0 " "Info: Pin \"estado\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[2\] 0 " "Info: Pin \"estado\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[3\] 0 " "Info: Pin \"estado\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[4\] 0 " "Info: Pin \"estado\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "estado\[5\] 0 " "Info: Pin \"estado\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[0\] 0 " "Info: Pin \"AluResult\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[1\] 0 " "Info: Pin \"AluResult\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[2\] 0 " "Info: Pin \"AluResult\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[3\] 0 " "Info: Pin \"AluResult\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[4\] 0 " "Info: Pin \"AluResult\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[5\] 0 " "Info: Pin \"AluResult\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[6\] 0 " "Info: Pin \"AluResult\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[7\] 0 " "Info: Pin \"AluResult\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[8\] 0 " "Info: Pin \"AluResult\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[9\] 0 " "Info: Pin \"AluResult\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[10\] 0 " "Info: Pin \"AluResult\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[11\] 0 " "Info: Pin \"AluResult\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[12\] 0 " "Info: Pin \"AluResult\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[13\] 0 " "Info: Pin \"AluResult\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[14\] 0 " "Info: Pin \"AluResult\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[15\] 0 " "Info: Pin \"AluResult\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[16\] 0 " "Info: Pin \"AluResult\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[17\] 0 " "Info: Pin \"AluResult\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[18\] 0 " "Info: Pin \"AluResult\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[19\] 0 " "Info: Pin \"AluResult\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[20\] 0 " "Info: Pin \"AluResult\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[21\] 0 " "Info: Pin \"AluResult\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[22\] 0 " "Info: Pin \"AluResult\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[23\] 0 " "Info: Pin \"AluResult\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[24\] 0 " "Info: Pin \"AluResult\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[25\] 0 " "Info: Pin \"AluResult\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[26\] 0 " "Info: Pin \"AluResult\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[27\] 0 " "Info: Pin \"AluResult\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[28\] 0 " "Info: Pin \"AluResult\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[29\] 0 " "Info: Pin \"AluResult\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[30\] 0 " "Info: Pin \"AluResult\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AluResult\[31\] 0 " "Info: Pin \"AluResult\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[0\] 0 " "Info: Pin \"MuxAluSrcAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[1\] 0 " "Info: Pin \"MuxAluSrcAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[2\] 0 " "Info: Pin \"MuxAluSrcAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[3\] 0 " "Info: Pin \"MuxAluSrcAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[4\] 0 " "Info: Pin \"MuxAluSrcAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[5\] 0 " "Info: Pin \"MuxAluSrcAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[6\] 0 " "Info: Pin \"MuxAluSrcAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[7\] 0 " "Info: Pin \"MuxAluSrcAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[8\] 0 " "Info: Pin \"MuxAluSrcAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[9\] 0 " "Info: Pin \"MuxAluSrcAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[10\] 0 " "Info: Pin \"MuxAluSrcAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[11\] 0 " "Info: Pin \"MuxAluSrcAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[12\] 0 " "Info: Pin \"MuxAluSrcAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[13\] 0 " "Info: Pin \"MuxAluSrcAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[14\] 0 " "Info: Pin \"MuxAluSrcAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[15\] 0 " "Info: Pin \"MuxAluSrcAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[16\] 0 " "Info: Pin \"MuxAluSrcAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[17\] 0 " "Info: Pin \"MuxAluSrcAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[18\] 0 " "Info: Pin \"MuxAluSrcAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[19\] 0 " "Info: Pin \"MuxAluSrcAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[20\] 0 " "Info: Pin \"MuxAluSrcAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[21\] 0 " "Info: Pin \"MuxAluSrcAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[22\] 0 " "Info: Pin \"MuxAluSrcAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[23\] 0 " "Info: Pin \"MuxAluSrcAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[24\] 0 " "Info: Pin \"MuxAluSrcAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[25\] 0 " "Info: Pin \"MuxAluSrcAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[26\] 0 " "Info: Pin \"MuxAluSrcAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[27\] 0 " "Info: Pin \"MuxAluSrcAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[28\] 0 " "Info: Pin \"MuxAluSrcAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[29\] 0 " "Info: Pin \"MuxAluSrcAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[30\] 0 " "Info: Pin \"MuxAluSrcAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcAOut\[31\] 0 " "Info: Pin \"MuxAluSrcAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[0\] 0 " "Info: Pin \"MuxAluSrcBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[1\] 0 " "Info: Pin \"MuxAluSrcBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[2\] 0 " "Info: Pin \"MuxAluSrcBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[3\] 0 " "Info: Pin \"MuxAluSrcBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[4\] 0 " "Info: Pin \"MuxAluSrcBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[5\] 0 " "Info: Pin \"MuxAluSrcBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[6\] 0 " "Info: Pin \"MuxAluSrcBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[7\] 0 " "Info: Pin \"MuxAluSrcBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[8\] 0 " "Info: Pin \"MuxAluSrcBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[9\] 0 " "Info: Pin \"MuxAluSrcBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[10\] 0 " "Info: Pin \"MuxAluSrcBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[11\] 0 " "Info: Pin \"MuxAluSrcBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[12\] 0 " "Info: Pin \"MuxAluSrcBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[13\] 0 " "Info: Pin \"MuxAluSrcBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[14\] 0 " "Info: Pin \"MuxAluSrcBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[15\] 0 " "Info: Pin \"MuxAluSrcBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[16\] 0 " "Info: Pin \"MuxAluSrcBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[17\] 0 " "Info: Pin \"MuxAluSrcBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[18\] 0 " "Info: Pin \"MuxAluSrcBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[19\] 0 " "Info: Pin \"MuxAluSrcBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[20\] 0 " "Info: Pin \"MuxAluSrcBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[21\] 0 " "Info: Pin \"MuxAluSrcBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[22\] 0 " "Info: Pin \"MuxAluSrcBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[23\] 0 " "Info: Pin \"MuxAluSrcBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[24\] 0 " "Info: Pin \"MuxAluSrcBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[25\] 0 " "Info: Pin \"MuxAluSrcBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[26\] 0 " "Info: Pin \"MuxAluSrcBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[27\] 0 " "Info: Pin \"MuxAluSrcBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[28\] 0 " "Info: Pin \"MuxAluSrcBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[29\] 0 " "Info: Pin \"MuxAluSrcBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[30\] 0 " "Info: Pin \"MuxAluSrcBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MuxAluSrcBOut\[31\] 0 " "Info: Pin \"MuxAluSrcBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[0\] 0 " "Info: Pin \"Opcode\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[1\] 0 " "Info: Pin \"Opcode\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[2\] 0 " "Info: Pin \"Opcode\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[3\] 0 " "Info: Pin \"Opcode\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[4\] 0 " "Info: Pin \"Opcode\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Opcode\[5\] 0 " "Info: Pin \"Opcode\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[0\] 0 " "Info: Pin \"MemData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[1\] 0 " "Info: Pin \"MemData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[2\] 0 " "Info: Pin \"MemData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[3\] 0 " "Info: Pin \"MemData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[4\] 0 " "Info: Pin \"MemData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[5\] 0 " "Info: Pin \"MemData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[6\] 0 " "Info: Pin \"MemData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[7\] 0 " "Info: Pin \"MemData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[8\] 0 " "Info: Pin \"MemData\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[9\] 0 " "Info: Pin \"MemData\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[10\] 0 " "Info: Pin \"MemData\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[11\] 0 " "Info: Pin \"MemData\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[12\] 0 " "Info: Pin \"MemData\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[13\] 0 " "Info: Pin \"MemData\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[14\] 0 " "Info: Pin \"MemData\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[15\] 0 " "Info: Pin \"MemData\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[16\] 0 " "Info: Pin \"MemData\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[17\] 0 " "Info: Pin \"MemData\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[18\] 0 " "Info: Pin \"MemData\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[19\] 0 " "Info: Pin \"MemData\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[20\] 0 " "Info: Pin \"MemData\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[21\] 0 " "Info: Pin \"MemData\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[22\] 0 " "Info: Pin \"MemData\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[23\] 0 " "Info: Pin \"MemData\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[24\] 0 " "Info: Pin \"MemData\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[25\] 0 " "Info: Pin \"MemData\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[26\] 0 " "Info: Pin \"MemData\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[27\] 0 " "Info: Pin \"MemData\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[28\] 0 " "Info: Pin \"MemData\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[29\] 0 " "Info: Pin \"MemData\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[30\] 0 " "Info: Pin \"MemData\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MemData\[31\] 0 " "Info: Pin \"MemData\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[0\] 0 " "Info: Pin \"funct\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[1\] 0 " "Info: Pin \"funct\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[2\] 0 " "Info: Pin \"funct\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[3\] 0 " "Info: Pin \"funct\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[4\] 0 " "Info: Pin \"funct\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "funct\[5\] 0 " "Info: Pin \"funct\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[0\] 0 " "Info: Pin \"RegPCOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[1\] 0 " "Info: Pin \"RegPCOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[2\] 0 " "Info: Pin \"RegPCOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[3\] 0 " "Info: Pin \"RegPCOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[4\] 0 " "Info: Pin \"RegPCOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[5\] 0 " "Info: Pin \"RegPCOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[6\] 0 " "Info: Pin \"RegPCOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[7\] 0 " "Info: Pin \"RegPCOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[8\] 0 " "Info: Pin \"RegPCOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[9\] 0 " "Info: Pin \"RegPCOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[10\] 0 " "Info: Pin \"RegPCOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[11\] 0 " "Info: Pin \"RegPCOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[12\] 0 " "Info: Pin \"RegPCOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[13\] 0 " "Info: Pin \"RegPCOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[14\] 0 " "Info: Pin \"RegPCOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[15\] 0 " "Info: Pin \"RegPCOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[16\] 0 " "Info: Pin \"RegPCOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[17\] 0 " "Info: Pin \"RegPCOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[18\] 0 " "Info: Pin \"RegPCOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[19\] 0 " "Info: Pin \"RegPCOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[20\] 0 " "Info: Pin \"RegPCOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[21\] 0 " "Info: Pin \"RegPCOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[22\] 0 " "Info: Pin \"RegPCOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[23\] 0 " "Info: Pin \"RegPCOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[24\] 0 " "Info: Pin \"RegPCOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[25\] 0 " "Info: Pin \"RegPCOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[26\] 0 " "Info: Pin \"RegPCOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[27\] 0 " "Info: Pin \"RegPCOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[28\] 0 " "Info: Pin \"RegPCOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[29\] 0 " "Info: Pin \"RegPCOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[30\] 0 " "Info: Pin \"RegPCOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegPCOut\[31\] 0 " "Info: Pin \"RegPCOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[0\] 0 " "Info: Pin \"RegAOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[1\] 0 " "Info: Pin \"RegAOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[2\] 0 " "Info: Pin \"RegAOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[3\] 0 " "Info: Pin \"RegAOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[4\] 0 " "Info: Pin \"RegAOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[5\] 0 " "Info: Pin \"RegAOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[6\] 0 " "Info: Pin \"RegAOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[7\] 0 " "Info: Pin \"RegAOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[8\] 0 " "Info: Pin \"RegAOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[9\] 0 " "Info: Pin \"RegAOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[10\] 0 " "Info: Pin \"RegAOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[11\] 0 " "Info: Pin \"RegAOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[12\] 0 " "Info: Pin \"RegAOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[13\] 0 " "Info: Pin \"RegAOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[14\] 0 " "Info: Pin \"RegAOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[15\] 0 " "Info: Pin \"RegAOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[16\] 0 " "Info: Pin \"RegAOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[17\] 0 " "Info: Pin \"RegAOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[18\] 0 " "Info: Pin \"RegAOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[19\] 0 " "Info: Pin \"RegAOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[20\] 0 " "Info: Pin \"RegAOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[21\] 0 " "Info: Pin \"RegAOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[22\] 0 " "Info: Pin \"RegAOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[23\] 0 " "Info: Pin \"RegAOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[24\] 0 " "Info: Pin \"RegAOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[25\] 0 " "Info: Pin \"RegAOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[26\] 0 " "Info: Pin \"RegAOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[27\] 0 " "Info: Pin \"RegAOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[28\] 0 " "Info: Pin \"RegAOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[29\] 0 " "Info: Pin \"RegAOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[30\] 0 " "Info: Pin \"RegAOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAOut\[31\] 0 " "Info: Pin \"RegAOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[0\] 0 " "Info: Pin \"RegBOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[1\] 0 " "Info: Pin \"RegBOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[2\] 0 " "Info: Pin \"RegBOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[3\] 0 " "Info: Pin \"RegBOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[4\] 0 " "Info: Pin \"RegBOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[5\] 0 " "Info: Pin \"RegBOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[6\] 0 " "Info: Pin \"RegBOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[7\] 0 " "Info: Pin \"RegBOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[8\] 0 " "Info: Pin \"RegBOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[9\] 0 " "Info: Pin \"RegBOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[10\] 0 " "Info: Pin \"RegBOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[11\] 0 " "Info: Pin \"RegBOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[12\] 0 " "Info: Pin \"RegBOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[13\] 0 " "Info: Pin \"RegBOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[14\] 0 " "Info: Pin \"RegBOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[15\] 0 " "Info: Pin \"RegBOut\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[16\] 0 " "Info: Pin \"RegBOut\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[17\] 0 " "Info: Pin \"RegBOut\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[18\] 0 " "Info: Pin \"RegBOut\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[19\] 0 " "Info: Pin \"RegBOut\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[20\] 0 " "Info: Pin \"RegBOut\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[21\] 0 " "Info: Pin \"RegBOut\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[22\] 0 " "Info: Pin \"RegBOut\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[23\] 0 " "Info: Pin \"RegBOut\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[24\] 0 " "Info: Pin \"RegBOut\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[25\] 0 " "Info: Pin \"RegBOut\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[26\] 0 " "Info: Pin \"RegBOut\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[27\] 0 " "Info: Pin \"RegBOut\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[28\] 0 " "Info: Pin \"RegBOut\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[29\] 0 " "Info: Pin \"RegBOut\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[30\] 0 " "Info: Pin \"RegBOut\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBOut\[31\] 0 " "Info: Pin \"RegBOut\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[0\] 0 " "Info: Pin \"RegAInput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[1\] 0 " "Info: Pin \"RegAInput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[2\] 0 " "Info: Pin \"RegAInput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[3\] 0 " "Info: Pin \"RegAInput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[4\] 0 " "Info: Pin \"RegAInput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[5\] 0 " "Info: Pin \"RegAInput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[6\] 0 " "Info: Pin \"RegAInput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[7\] 0 " "Info: Pin \"RegAInput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[8\] 0 " "Info: Pin \"RegAInput\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[9\] 0 " "Info: Pin \"RegAInput\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[10\] 0 " "Info: Pin \"RegAInput\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[11\] 0 " "Info: Pin \"RegAInput\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[12\] 0 " "Info: Pin \"RegAInput\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[13\] 0 " "Info: Pin \"RegAInput\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[14\] 0 " "Info: Pin \"RegAInput\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[15\] 0 " "Info: Pin \"RegAInput\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[16\] 0 " "Info: Pin \"RegAInput\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[17\] 0 " "Info: Pin \"RegAInput\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[18\] 0 " "Info: Pin \"RegAInput\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[19\] 0 " "Info: Pin \"RegAInput\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[20\] 0 " "Info: Pin \"RegAInput\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[21\] 0 " "Info: Pin \"RegAInput\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[22\] 0 " "Info: Pin \"RegAInput\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[23\] 0 " "Info: Pin \"RegAInput\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[24\] 0 " "Info: Pin \"RegAInput\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[25\] 0 " "Info: Pin \"RegAInput\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[26\] 0 " "Info: Pin \"RegAInput\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[27\] 0 " "Info: Pin \"RegAInput\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[28\] 0 " "Info: Pin \"RegAInput\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[29\] 0 " "Info: Pin \"RegAInput\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[30\] 0 " "Info: Pin \"RegAInput\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegAInput\[31\] 0 " "Info: Pin \"RegAInput\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[0\] 0 " "Info: Pin \"RegBInput\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[1\] 0 " "Info: Pin \"RegBInput\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[2\] 0 " "Info: Pin \"RegBInput\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[3\] 0 " "Info: Pin \"RegBInput\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[4\] 0 " "Info: Pin \"RegBInput\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[5\] 0 " "Info: Pin \"RegBInput\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[6\] 0 " "Info: Pin \"RegBInput\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[7\] 0 " "Info: Pin \"RegBInput\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[8\] 0 " "Info: Pin \"RegBInput\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[9\] 0 " "Info: Pin \"RegBInput\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[10\] 0 " "Info: Pin \"RegBInput\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[11\] 0 " "Info: Pin \"RegBInput\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[12\] 0 " "Info: Pin \"RegBInput\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[13\] 0 " "Info: Pin \"RegBInput\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[14\] 0 " "Info: Pin \"RegBInput\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[15\] 0 " "Info: Pin \"RegBInput\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[16\] 0 " "Info: Pin \"RegBInput\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[17\] 0 " "Info: Pin \"RegBInput\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[18\] 0 " "Info: Pin \"RegBInput\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[19\] 0 " "Info: Pin \"RegBInput\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[20\] 0 " "Info: Pin \"RegBInput\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[21\] 0 " "Info: Pin \"RegBInput\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[22\] 0 " "Info: Pin \"RegBInput\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[23\] 0 " "Info: Pin \"RegBInput\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[24\] 0 " "Info: Pin \"RegBInput\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[25\] 0 " "Info: Pin \"RegBInput\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[26\] 0 " "Info: Pin \"RegBInput\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[27\] 0 " "Info: Pin \"RegBInput\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[28\] 0 " "Info: Pin \"RegBInput\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[29\] 0 " "Info: Pin \"RegBInput\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[30\] 0 " "Info: Pin \"RegBInput\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RegBInput\[31\] 0 " "Info: Pin \"RegBInput\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 23 16:27:11 2021 " "Info: Processing ended: Tue Mar 23 16:27:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
