

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 20:49:40 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   131079|   131079|  1.311 ms|  1.311 ms|  131080|  131080|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
        |               Instance               |           Module          |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+
        |grp_cordiccart2pol_Pipeline_1_fu_129  |cordiccart2pol_Pipeline_1  |    65536|    65536|  0.655 ms|  0.655 ms|  65535|  65535|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_cordiccart2pol_Pipeline_2_fu_134  |cordiccart2pol_Pipeline_2  |    65536|    65536|  0.655 ms|  0.655 ms|  65535|  65535|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-------+-------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      36|    146|    -|
|Memory           |        8|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|    148|    -|
|Register         |        -|    -|      10|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    0|      46|    330|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |grp_cordiccart2pol_Pipeline_1_fu_129  |cordiccart2pol_Pipeline_1  |        0|   0|  18|  73|    0|
    |grp_cordiccart2pol_Pipeline_2_fu_134  |cordiccart2pol_Pipeline_2  |        0|   0|  18|  73|    0|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+
    |Total                                 |                           |        0|   0|  36| 146|    0|
    +--------------------------------------+---------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |my_LUT_th_U  |my_LUT_th_RAM_AUTO_1R1W  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    |my_LUT_r_U   |my_LUT_th_RAM_AUTO_1R1W  |        4|  0|   0|    0|  65536|    1|     1|        65536|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total        |                         |        8|  0|   0|    0| 131072|    2|     2|       131072|
    +-------------+-------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |and_ln42_1_fu_173_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln42_fu_167_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln43_1_fu_247_p2  |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_241_p2    |       and|   0|  0|   2|           1|           1|
    |or_ln42_fu_179_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_253_p2     |        or|   0|  0|   2|           1|           1|
    |fixed_x_2_fu_205_p3   |    select|   0|  0|   8|           1|           8|
    |fixed_y_2_fu_279_p3   |    select|   0|  0|   8|           1|           8|
    |xor_ln42_1_fu_199_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln42_fu_161_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln43_1_fu_273_p2  |       xor|   0|  0|   2|           1|           1|
    |xor_ln43_fu_235_p2    |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  36|          12|          28|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  48|          9|    1|          9|
    |my_LUT_r_address0         |   9|          2|   16|         32|
    |my_LUT_r_address0_local   |  14|          3|   16|         48|
    |my_LUT_r_ce0              |   9|          2|    1|          2|
    |my_LUT_r_d0               |   9|          2|    1|          2|
    |my_LUT_r_we0              |   9|          2|    1|          2|
    |my_LUT_th_address0        |   9|          2|   16|         32|
    |my_LUT_th_address0_local  |  14|          3|   16|         48|
    |my_LUT_th_ce0             |   9|          2|    1|          2|
    |my_LUT_th_d0              |   9|          2|    1|          2|
    |my_LUT_th_we0             |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 148|         31|   71|        181|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  8|   0|    8|          0|
    |grp_cordiccart2pol_Pipeline_1_fu_129_ap_start_reg  |  1|   0|    1|          0|
    |grp_cordiccart2pol_Pipeline_2_fu_134_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 10|   0|   10|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|    8|     ap_none|               x|        scalar|
|y             |   in|    8|     ap_none|               y|        scalar|
|r             |  out|    8|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|    8|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

