
Mother-imaginary.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b16c  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a0  0800b338  0800b338  0000c338  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5d8  0800b5d8  0000d098  2**0
                  CONTENTS
  4 .ARM          00000008  0800b5d8  0800b5d8  0000c5d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b5e0  0800b5e0  0000d098  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5e0  0800b5e0  0000c5e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b5e4  0800b5e4  0000c5e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000098  20000000  0800b5e8  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000510  20000098  0800b680  0000d098  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005a8  0800b680  0000d5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d098  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015817  00000000  00000000  0000d0c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029da  00000000  00000000  000228df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001088  00000000  00000000  000252c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d25  00000000  00000000  00026348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002542e  00000000  00000000  0002706d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000173c1  00000000  00000000  0004c49b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d73d7  00000000  00000000  0006385c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013ac33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ed0  00000000  00000000  0013ac78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0013fb48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000098 	.word	0x20000098
 80001e4:	00000000 	.word	0x00000000
 80001e8:	0800b31c 	.word	0x0800b31c

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	2000009c 	.word	0x2000009c
 8000204:	0800b31c 	.word	0x0800b31c

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__gedf2>:
 80009a4:	f04f 3cff 	mov.w	ip, #4294967295
 80009a8:	e006      	b.n	80009b8 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__ledf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	e002      	b.n	80009b8 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__cmpdf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009bc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c8:	bf18      	it	ne
 80009ca:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009ce:	d01b      	beq.n	8000a08 <__cmpdf2+0x54>
 80009d0:	b001      	add	sp, #4
 80009d2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009d6:	bf0c      	ite	eq
 80009d8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009dc:	ea91 0f03 	teqne	r1, r3
 80009e0:	bf02      	ittt	eq
 80009e2:	ea90 0f02 	teqeq	r0, r2
 80009e6:	2000      	moveq	r0, #0
 80009e8:	4770      	bxeq	lr
 80009ea:	f110 0f00 	cmn.w	r0, #0
 80009ee:	ea91 0f03 	teq	r1, r3
 80009f2:	bf58      	it	pl
 80009f4:	4299      	cmppl	r1, r3
 80009f6:	bf08      	it	eq
 80009f8:	4290      	cmpeq	r0, r2
 80009fa:	bf2c      	ite	cs
 80009fc:	17d8      	asrcs	r0, r3, #31
 80009fe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a02:	f040 0001 	orr.w	r0, r0, #1
 8000a06:	4770      	bx	lr
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	d102      	bne.n	8000a18 <__cmpdf2+0x64>
 8000a12:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a16:	d107      	bne.n	8000a28 <__cmpdf2+0x74>
 8000a18:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d1d6      	bne.n	80009d0 <__cmpdf2+0x1c>
 8000a22:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a26:	d0d3      	beq.n	80009d0 <__cmpdf2+0x1c>
 8000a28:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop

08000a30 <__aeabi_cdrcmple>:
 8000a30:	4684      	mov	ip, r0
 8000a32:	4610      	mov	r0, r2
 8000a34:	4662      	mov	r2, ip
 8000a36:	468c      	mov	ip, r1
 8000a38:	4619      	mov	r1, r3
 8000a3a:	4663      	mov	r3, ip
 8000a3c:	e000      	b.n	8000a40 <__aeabi_cdcmpeq>
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdcmpeq>:
 8000a40:	b501      	push	{r0, lr}
 8000a42:	f7ff ffb7 	bl	80009b4 <__cmpdf2>
 8000a46:	2800      	cmp	r0, #0
 8000a48:	bf48      	it	mi
 8000a4a:	f110 0f00 	cmnmi.w	r0, #0
 8000a4e:	bd01      	pop	{r0, pc}

08000a50 <__aeabi_dcmpeq>:
 8000a50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a54:	f7ff fff4 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a58:	bf0c      	ite	eq
 8000a5a:	2001      	moveq	r0, #1
 8000a5c:	2000      	movne	r0, #0
 8000a5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a62:	bf00      	nop

08000a64 <__aeabi_dcmplt>:
 8000a64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a68:	f7ff ffea 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a6c:	bf34      	ite	cc
 8000a6e:	2001      	movcc	r0, #1
 8000a70:	2000      	movcs	r0, #0
 8000a72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a76:	bf00      	nop

08000a78 <__aeabi_dcmple>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff ffe0 	bl	8000a40 <__aeabi_cdcmpeq>
 8000a80:	bf94      	ite	ls
 8000a82:	2001      	movls	r0, #1
 8000a84:	2000      	movhi	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmpge>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffce 	bl	8000a30 <__aeabi_cdrcmple>
 8000a94:	bf94      	ite	ls
 8000a96:	2001      	movls	r0, #1
 8000a98:	2000      	movhi	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmpgt>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffc4 	bl	8000a30 <__aeabi_cdrcmple>
 8000aa8:	bf34      	ite	cc
 8000aaa:	2001      	movcc	r0, #1
 8000aac:	2000      	movcs	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpun>:
 8000ab4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000abc:	d102      	bne.n	8000ac4 <__aeabi_dcmpun+0x10>
 8000abe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac2:	d10a      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ac4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000acc:	d102      	bne.n	8000ad4 <__aeabi_dcmpun+0x20>
 8000ace:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad2:	d102      	bne.n	8000ada <__aeabi_dcmpun+0x26>
 8000ad4:	f04f 0000 	mov.w	r0, #0
 8000ad8:	4770      	bx	lr
 8000ada:	f04f 0001 	mov.w	r0, #1
 8000ade:	4770      	bx	lr

08000ae0 <__aeabi_d2iz>:
 8000ae0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ae8:	d215      	bcs.n	8000b16 <__aeabi_d2iz+0x36>
 8000aea:	d511      	bpl.n	8000b10 <__aeabi_d2iz+0x30>
 8000aec:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000af0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af4:	d912      	bls.n	8000b1c <__aeabi_d2iz+0x3c>
 8000af6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000afa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000afe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b02:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b06:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	4240      	negne	r0, r0
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d105      	bne.n	8000b28 <__aeabi_d2iz+0x48>
 8000b1c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b20:	bf08      	it	eq
 8000b22:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop

08000b30 <__aeabi_d2f>:
 8000b30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b38:	bf24      	itt	cs
 8000b3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b42:	d90d      	bls.n	8000b60 <__aeabi_d2f+0x30>
 8000b44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b58:	bf08      	it	eq
 8000b5a:	f020 0001 	biceq.w	r0, r0, #1
 8000b5e:	4770      	bx	lr
 8000b60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b64:	d121      	bne.n	8000baa <__aeabi_d2f+0x7a>
 8000b66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b6a:	bfbc      	itt	lt
 8000b6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b70:	4770      	bxlt	lr
 8000b72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b7a:	f1c2 0218 	rsb	r2, r2, #24
 8000b7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b86:	fa20 f002 	lsr.w	r0, r0, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	f040 0001 	orrne.w	r0, r0, #1
 8000b90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ba0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba8:	e7cc      	b.n	8000b44 <__aeabi_d2f+0x14>
 8000baa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bae:	d107      	bne.n	8000bc0 <__aeabi_d2f+0x90>
 8000bb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb4:	bf1e      	ittt	ne
 8000bb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bbe:	4770      	bxne	lr
 8000bc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop

08000bd0 <__aeabi_uldivmod>:
 8000bd0:	b953      	cbnz	r3, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd2:	b94a      	cbnz	r2, 8000be8 <__aeabi_uldivmod+0x18>
 8000bd4:	2900      	cmp	r1, #0
 8000bd6:	bf08      	it	eq
 8000bd8:	2800      	cmpeq	r0, #0
 8000bda:	bf1c      	itt	ne
 8000bdc:	f04f 31ff 	movne.w	r1, #4294967295
 8000be0:	f04f 30ff 	movne.w	r0, #4294967295
 8000be4:	f000 b96a 	b.w	8000ebc <__aeabi_idiv0>
 8000be8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf0:	f000 f806 	bl	8000c00 <__udivmoddi4>
 8000bf4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bfc:	b004      	add	sp, #16
 8000bfe:	4770      	bx	lr

08000c00 <__udivmoddi4>:
 8000c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c04:	9d08      	ldr	r5, [sp, #32]
 8000c06:	460c      	mov	r4, r1
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14e      	bne.n	8000caa <__udivmoddi4+0xaa>
 8000c0c:	4694      	mov	ip, r2
 8000c0e:	458c      	cmp	ip, r1
 8000c10:	4686      	mov	lr, r0
 8000c12:	fab2 f282 	clz	r2, r2
 8000c16:	d962      	bls.n	8000cde <__udivmoddi4+0xde>
 8000c18:	b14a      	cbz	r2, 8000c2e <__udivmoddi4+0x2e>
 8000c1a:	f1c2 0320 	rsb	r3, r2, #32
 8000c1e:	4091      	lsls	r1, r2
 8000c20:	fa20 f303 	lsr.w	r3, r0, r3
 8000c24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c28:	4319      	orrs	r1, r3
 8000c2a:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c32:	fa1f f68c 	uxth.w	r6, ip
 8000c36:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c3a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c3e:	fb07 1114 	mls	r1, r7, r4, r1
 8000c42:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c46:	fb04 f106 	mul.w	r1, r4, r6
 8000c4a:	4299      	cmp	r1, r3
 8000c4c:	d90a      	bls.n	8000c64 <__udivmoddi4+0x64>
 8000c4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c52:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c56:	f080 8112 	bcs.w	8000e7e <__udivmoddi4+0x27e>
 8000c5a:	4299      	cmp	r1, r3
 8000c5c:	f240 810f 	bls.w	8000e7e <__udivmoddi4+0x27e>
 8000c60:	3c02      	subs	r4, #2
 8000c62:	4463      	add	r3, ip
 8000c64:	1a59      	subs	r1, r3, r1
 8000c66:	fa1f f38e 	uxth.w	r3, lr
 8000c6a:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c6e:	fb07 1110 	mls	r1, r7, r0, r1
 8000c72:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c76:	fb00 f606 	mul.w	r6, r0, r6
 8000c7a:	429e      	cmp	r6, r3
 8000c7c:	d90a      	bls.n	8000c94 <__udivmoddi4+0x94>
 8000c7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000c82:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c86:	f080 80fc 	bcs.w	8000e82 <__udivmoddi4+0x282>
 8000c8a:	429e      	cmp	r6, r3
 8000c8c:	f240 80f9 	bls.w	8000e82 <__udivmoddi4+0x282>
 8000c90:	4463      	add	r3, ip
 8000c92:	3802      	subs	r0, #2
 8000c94:	1b9b      	subs	r3, r3, r6
 8000c96:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c9a:	2100      	movs	r1, #0
 8000c9c:	b11d      	cbz	r5, 8000ca6 <__udivmoddi4+0xa6>
 8000c9e:	40d3      	lsrs	r3, r2
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	e9c5 3200 	strd	r3, r2, [r5]
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	428b      	cmp	r3, r1
 8000cac:	d905      	bls.n	8000cba <__udivmoddi4+0xba>
 8000cae:	b10d      	cbz	r5, 8000cb4 <__udivmoddi4+0xb4>
 8000cb0:	e9c5 0100 	strd	r0, r1, [r5]
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4608      	mov	r0, r1
 8000cb8:	e7f5      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000cba:	fab3 f183 	clz	r1, r3
 8000cbe:	2900      	cmp	r1, #0
 8000cc0:	d146      	bne.n	8000d50 <__udivmoddi4+0x150>
 8000cc2:	42a3      	cmp	r3, r4
 8000cc4:	d302      	bcc.n	8000ccc <__udivmoddi4+0xcc>
 8000cc6:	4290      	cmp	r0, r2
 8000cc8:	f0c0 80f0 	bcc.w	8000eac <__udivmoddi4+0x2ac>
 8000ccc:	1a86      	subs	r6, r0, r2
 8000cce:	eb64 0303 	sbc.w	r3, r4, r3
 8000cd2:	2001      	movs	r0, #1
 8000cd4:	2d00      	cmp	r5, #0
 8000cd6:	d0e6      	beq.n	8000ca6 <__udivmoddi4+0xa6>
 8000cd8:	e9c5 6300 	strd	r6, r3, [r5]
 8000cdc:	e7e3      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000cde:	2a00      	cmp	r2, #0
 8000ce0:	f040 8090 	bne.w	8000e04 <__udivmoddi4+0x204>
 8000ce4:	eba1 040c 	sub.w	r4, r1, ip
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	fa1f f78c 	uxth.w	r7, ip
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cf6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cfa:	fb08 4416 	mls	r4, r8, r6, r4
 8000cfe:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d02:	fb07 f006 	mul.w	r0, r7, r6
 8000d06:	4298      	cmp	r0, r3
 8000d08:	d908      	bls.n	8000d1c <__udivmoddi4+0x11c>
 8000d0a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x11a>
 8000d14:	4298      	cmp	r0, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2b4>
 8000d1a:	4626      	mov	r6, r4
 8000d1c:	1a1c      	subs	r4, r3, r0
 8000d1e:	fa1f f38e 	uxth.w	r3, lr
 8000d22:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d26:	fb08 4410 	mls	r4, r8, r0, r4
 8000d2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d2e:	fb00 f707 	mul.w	r7, r0, r7
 8000d32:	429f      	cmp	r7, r3
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0x148>
 8000d36:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3a:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d3e:	d202      	bcs.n	8000d46 <__udivmoddi4+0x146>
 8000d40:	429f      	cmp	r7, r3
 8000d42:	f200 80b0 	bhi.w	8000ea6 <__udivmoddi4+0x2a6>
 8000d46:	4620      	mov	r0, r4
 8000d48:	1bdb      	subs	r3, r3, r7
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	e7a5      	b.n	8000c9c <__udivmoddi4+0x9c>
 8000d50:	f1c1 0620 	rsb	r6, r1, #32
 8000d54:	408b      	lsls	r3, r1
 8000d56:	fa22 f706 	lsr.w	r7, r2, r6
 8000d5a:	431f      	orrs	r7, r3
 8000d5c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d60:	fa04 f301 	lsl.w	r3, r4, r1
 8000d64:	ea43 030c 	orr.w	r3, r3, ip
 8000d68:	40f4      	lsrs	r4, r6
 8000d6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000d6e:	0c38      	lsrs	r0, r7, #16
 8000d70:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d74:	fbb4 fef0 	udiv	lr, r4, r0
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fb00 441e 	mls	r4, r0, lr, r4
 8000d80:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d84:	fb0e f90c 	mul.w	r9, lr, ip
 8000d88:	45a1      	cmp	r9, r4
 8000d8a:	fa02 f201 	lsl.w	r2, r2, r1
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x1a6>
 8000d90:	193c      	adds	r4, r7, r4
 8000d92:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d96:	f080 8084 	bcs.w	8000ea2 <__udivmoddi4+0x2a2>
 8000d9a:	45a1      	cmp	r9, r4
 8000d9c:	f240 8081 	bls.w	8000ea2 <__udivmoddi4+0x2a2>
 8000da0:	f1ae 0e02 	sub.w	lr, lr, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	eba4 0409 	sub.w	r4, r4, r9
 8000daa:	fa1f f983 	uxth.w	r9, r3
 8000dae:	fbb4 f3f0 	udiv	r3, r4, r0
 8000db2:	fb00 4413 	mls	r4, r0, r3, r4
 8000db6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dba:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d907      	bls.n	8000dd2 <__udivmoddi4+0x1d2>
 8000dc2:	193c      	adds	r4, r7, r4
 8000dc4:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dc8:	d267      	bcs.n	8000e9a <__udivmoddi4+0x29a>
 8000dca:	45a4      	cmp	ip, r4
 8000dcc:	d965      	bls.n	8000e9a <__udivmoddi4+0x29a>
 8000dce:	3b02      	subs	r3, #2
 8000dd0:	443c      	add	r4, r7
 8000dd2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dd6:	fba0 9302 	umull	r9, r3, r0, r2
 8000dda:	eba4 040c 	sub.w	r4, r4, ip
 8000dde:	429c      	cmp	r4, r3
 8000de0:	46ce      	mov	lr, r9
 8000de2:	469c      	mov	ip, r3
 8000de4:	d351      	bcc.n	8000e8a <__udivmoddi4+0x28a>
 8000de6:	d04e      	beq.n	8000e86 <__udivmoddi4+0x286>
 8000de8:	b155      	cbz	r5, 8000e00 <__udivmoddi4+0x200>
 8000dea:	ebb8 030e 	subs.w	r3, r8, lr
 8000dee:	eb64 040c 	sbc.w	r4, r4, ip
 8000df2:	fa04 f606 	lsl.w	r6, r4, r6
 8000df6:	40cb      	lsrs	r3, r1
 8000df8:	431e      	orrs	r6, r3
 8000dfa:	40cc      	lsrs	r4, r1
 8000dfc:	e9c5 6400 	strd	r6, r4, [r5]
 8000e00:	2100      	movs	r1, #0
 8000e02:	e750      	b.n	8000ca6 <__udivmoddi4+0xa6>
 8000e04:	f1c2 0320 	rsb	r3, r2, #32
 8000e08:	fa20 f103 	lsr.w	r1, r0, r3
 8000e0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e10:	fa24 f303 	lsr.w	r3, r4, r3
 8000e14:	4094      	lsls	r4, r2
 8000e16:	430c      	orrs	r4, r1
 8000e18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e1c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e20:	fa1f f78c 	uxth.w	r7, ip
 8000e24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e28:	fb08 3110 	mls	r1, r8, r0, r3
 8000e2c:	0c23      	lsrs	r3, r4, #16
 8000e2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e32:	fb00 f107 	mul.w	r1, r0, r7
 8000e36:	4299      	cmp	r1, r3
 8000e38:	d908      	bls.n	8000e4c <__udivmoddi4+0x24c>
 8000e3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e42:	d22c      	bcs.n	8000e9e <__udivmoddi4+0x29e>
 8000e44:	4299      	cmp	r1, r3
 8000e46:	d92a      	bls.n	8000e9e <__udivmoddi4+0x29e>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4463      	add	r3, ip
 8000e4c:	1a5b      	subs	r3, r3, r1
 8000e4e:	b2a4      	uxth	r4, r4
 8000e50:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e54:	fb08 3311 	mls	r3, r8, r1, r3
 8000e58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e5c:	fb01 f307 	mul.w	r3, r1, r7
 8000e60:	42a3      	cmp	r3, r4
 8000e62:	d908      	bls.n	8000e76 <__udivmoddi4+0x276>
 8000e64:	eb1c 0404 	adds.w	r4, ip, r4
 8000e68:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e6c:	d213      	bcs.n	8000e96 <__udivmoddi4+0x296>
 8000e6e:	42a3      	cmp	r3, r4
 8000e70:	d911      	bls.n	8000e96 <__udivmoddi4+0x296>
 8000e72:	3902      	subs	r1, #2
 8000e74:	4464      	add	r4, ip
 8000e76:	1ae4      	subs	r4, r4, r3
 8000e78:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e7c:	e739      	b.n	8000cf2 <__udivmoddi4+0xf2>
 8000e7e:	4604      	mov	r4, r0
 8000e80:	e6f0      	b.n	8000c64 <__udivmoddi4+0x64>
 8000e82:	4608      	mov	r0, r1
 8000e84:	e706      	b.n	8000c94 <__udivmoddi4+0x94>
 8000e86:	45c8      	cmp	r8, r9
 8000e88:	d2ae      	bcs.n	8000de8 <__udivmoddi4+0x1e8>
 8000e8a:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e8e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e92:	3801      	subs	r0, #1
 8000e94:	e7a8      	b.n	8000de8 <__udivmoddi4+0x1e8>
 8000e96:	4631      	mov	r1, r6
 8000e98:	e7ed      	b.n	8000e76 <__udivmoddi4+0x276>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	e799      	b.n	8000dd2 <__udivmoddi4+0x1d2>
 8000e9e:	4630      	mov	r0, r6
 8000ea0:	e7d4      	b.n	8000e4c <__udivmoddi4+0x24c>
 8000ea2:	46d6      	mov	lr, sl
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1a6>
 8000ea6:	4463      	add	r3, ip
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	e74d      	b.n	8000d48 <__udivmoddi4+0x148>
 8000eac:	4606      	mov	r6, r0
 8000eae:	4623      	mov	r3, r4
 8000eb0:	4608      	mov	r0, r1
 8000eb2:	e70f      	b.n	8000cd4 <__udivmoddi4+0xd4>
 8000eb4:	3e02      	subs	r6, #2
 8000eb6:	4463      	add	r3, ip
 8000eb8:	e730      	b.n	8000d1c <__udivmoddi4+0x11c>
 8000eba:	bf00      	nop

08000ebc <__aeabi_idiv0>:
 8000ebc:	4770      	bx	lr
 8000ebe:	bf00      	nop

08000ec0 <_ZN6BNO055C1EP17I2C_HandleTypeDefh>:


#include "BNO055.h"
#include "main.h"

BNO055::BNO055(I2C_HandleTypeDef* i2cHandle, uint8_t address)
 8000ec0:	b480      	push	{r7}
 8000ec2:	b085      	sub	sp, #20
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	4613      	mov	r3, r2
 8000ecc:	71fb      	strb	r3, [r7, #7]
    : _i2cHandle(i2cHandle), _address(address << 1) {}
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	68ba      	ldr	r2, [r7, #8]
 8000ed2:	601a      	str	r2, [r3, #0]
 8000ed4:	79fb      	ldrb	r3, [r7, #7]
 8000ed6:	005b      	lsls	r3, r3, #1
 8000ed8:	b2da      	uxtb	r2, r3
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	711a      	strb	r2, [r3, #4]
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <_ZN6BNO0555beginEv>:

bool BNO055::begin() {
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
    uint8_t configMode = 0x00; // CONFIGMODE
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	73fb      	strb	r3, [r7, #15]
    if (write(0x3D, &configMode, 1) != HAL_OK) {
 8000ef8:	f107 020f 	add.w	r2, r7, #15
 8000efc:	2301      	movs	r3, #1
 8000efe:	213d      	movs	r1, #61	@ 0x3d
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f000 f893 	bl	800102c <_ZN6BNO0555writeEhPht>
 8000f06:	4603      	mov	r3, r0
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	bf14      	ite	ne
 8000f0c:	2301      	movne	r3, #1
 8000f0e:	2300      	moveq	r3, #0
 8000f10:	b2db      	uxtb	r3, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d001      	beq.n	8000f1a <_ZN6BNO0555beginEv+0x2e>
        return false;
 8000f16:	2300      	movs	r3, #0
 8000f18:	e019      	b.n	8000f4e <_ZN6BNO0555beginEv+0x62>
    }
    HAL_Delay(30);
 8000f1a:	201e      	movs	r0, #30
 8000f1c:	f003 fca0 	bl	8004860 <HAL_Delay>

    uint8_t ndofMode = 0x0C;
 8000f20:	230c      	movs	r3, #12
 8000f22:	73bb      	strb	r3, [r7, #14]
//    uint8_t imuMode = 0x08;
    if (write(0x3D, &ndofMode, 1) != HAL_OK) {
 8000f24:	f107 020e 	add.w	r2, r7, #14
 8000f28:	2301      	movs	r3, #1
 8000f2a:	213d      	movs	r1, #61	@ 0x3d
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f000 f87d 	bl	800102c <_ZN6BNO0555writeEhPht>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bf14      	ite	ne
 8000f38:	2301      	movne	r3, #1
 8000f3a:	2300      	moveq	r3, #0
 8000f3c:	b2db      	uxtb	r3, r3
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d001      	beq.n	8000f46 <_ZN6BNO0555beginEv+0x5a>
        return false;
 8000f42:	2300      	movs	r3, #0
 8000f44:	e003      	b.n	8000f4e <_ZN6BNO0555beginEv+0x62>
    }
    HAL_Delay(30);
 8000f46:	201e      	movs	r0, #30
 8000f48:	f003 fc8a 	bl	8004860 <HAL_Delay>

    return true;
 8000f4c:	2301      	movs	r3, #1
}
 8000f4e:	4618      	mov	r0, r3
 8000f50:	3710      	adds	r7, #16
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
	...

08000f58 <_ZN6BNO05514getEulerAnglesERfS0_S0_>:
void BNO055::setMode(uint8_t mode) {
    write(0x3D, &mode, 1);
    HAL_Delay(30);
}

void BNO055::getEulerAngles(float& heading, float& roll, float& pitch) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	60f8      	str	r0, [r7, #12]
 8000f60:	60b9      	str	r1, [r7, #8]
 8000f62:	607a      	str	r2, [r7, #4]
 8000f64:	603b      	str	r3, [r7, #0]
    uint8_t eulerData[6];
    if (read(0x1A, eulerData, 6) == HAL_OK) {
 8000f66:	f107 0214 	add.w	r2, r7, #20
 8000f6a:	2306      	movs	r3, #6
 8000f6c:	211a      	movs	r1, #26
 8000f6e:	68f8      	ldr	r0, [r7, #12]
 8000f70:	f000 f87c 	bl	800106c <_ZN6BNO0554readEhPht>
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	bf0c      	ite	eq
 8000f7a:	2301      	moveq	r3, #1
 8000f7c:	2300      	movne	r3, #0
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	2b00      	cmp	r3, #0
 8000f82:	d04d      	beq.n	8001020 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xc8>
        int16_t headingRaw = ((int16_t)eulerData[1] << 8) | eulerData[0];
 8000f84:	7d7b      	ldrb	r3, [r7, #21]
 8000f86:	021b      	lsls	r3, r3, #8
 8000f88:	b21a      	sxth	r2, r3
 8000f8a:	7d3b      	ldrb	r3, [r7, #20]
 8000f8c:	b21b      	sxth	r3, r3
 8000f8e:	4313      	orrs	r3, r2
 8000f90:	83fb      	strh	r3, [r7, #30]
        int16_t rollRaw = ((int16_t)eulerData[3] << 8) | eulerData[2];
 8000f92:	7dfb      	ldrb	r3, [r7, #23]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b21a      	sxth	r2, r3
 8000f98:	7dbb      	ldrb	r3, [r7, #22]
 8000f9a:	b21b      	sxth	r3, r3
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	83bb      	strh	r3, [r7, #28]
        int16_t pitchRaw = ((int16_t)eulerData[5] << 8) | eulerData[4];
 8000fa0:	7e7b      	ldrb	r3, [r7, #25]
 8000fa2:	021b      	lsls	r3, r3, #8
 8000fa4:	b21a      	sxth	r2, r3
 8000fa6:	7e3b      	ldrb	r3, [r7, #24]
 8000fa8:	b21b      	sxth	r3, r3
 8000faa:	4313      	orrs	r3, r2
 8000fac:	837b      	strh	r3, [r7, #26]

        heading = headingRaw / 16.0;
 8000fae:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff fa7a 	bl	80004ac <__aeabi_i2d>
 8000fb8:	f04f 0200 	mov.w	r2, #0
 8000fbc:	4b1a      	ldr	r3, [pc, #104]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 8000fbe:	f7ff fc09 	bl	80007d4 <__aeabi_ddiv>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	460b      	mov	r3, r1
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	4619      	mov	r1, r3
 8000fca:	f7ff fdb1 	bl	8000b30 <__aeabi_d2f>
 8000fce:	4602      	mov	r2, r0
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	601a      	str	r2, [r3, #0]
        roll = rollRaw / 16.0;
 8000fd4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fa67 	bl	80004ac <__aeabi_i2d>
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	4b11      	ldr	r3, [pc, #68]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 8000fe4:	f7ff fbf6 	bl	80007d4 <__aeabi_ddiv>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	460b      	mov	r3, r1
 8000fec:	4610      	mov	r0, r2
 8000fee:	4619      	mov	r1, r3
 8000ff0:	f7ff fd9e 	bl	8000b30 <__aeabi_d2f>
 8000ff4:	4602      	mov	r2, r0
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	601a      	str	r2, [r3, #0]
        pitch = pitchRaw / 16.0;
 8000ffa:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fa54 	bl	80004ac <__aeabi_i2d>
 8001004:	f04f 0200 	mov.w	r2, #0
 8001008:	4b07      	ldr	r3, [pc, #28]	@ (8001028 <_ZN6BNO05514getEulerAnglesERfS0_S0_+0xd0>)
 800100a:	f7ff fbe3 	bl	80007d4 <__aeabi_ddiv>
 800100e:	4602      	mov	r2, r0
 8001010:	460b      	mov	r3, r1
 8001012:	4610      	mov	r0, r2
 8001014:	4619      	mov	r1, r3
 8001016:	f7ff fd8b 	bl	8000b30 <__aeabi_d2f>
 800101a:	4602      	mov	r2, r0
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	601a      	str	r2, [r3, #0]
    }
}
 8001020:	bf00      	nop
 8001022:	3720      	adds	r7, #32
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40300000 	.word	0x40300000

0800102c <_ZN6BNO0555writeEhPht>:

HAL_StatusTypeDef BNO055::write(uint8_t reg, uint8_t* data, uint16_t size) {
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af04      	add	r7, sp, #16
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	461a      	mov	r2, r3
 8001038:	460b      	mov	r3, r1
 800103a:	72fb      	strb	r3, [r7, #11]
 800103c:	4613      	mov	r3, r2
 800103e:	813b      	strh	r3, [r7, #8]
    return HAL_I2C_Mem_Write(_i2cHandle, _address, reg, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	6818      	ldr	r0, [r3, #0]
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	791b      	ldrb	r3, [r3, #4]
 8001048:	4619      	mov	r1, r3
 800104a:	7afb      	ldrb	r3, [r7, #11]
 800104c:	b29a      	uxth	r2, r3
 800104e:	f04f 33ff 	mov.w	r3, #4294967295
 8001052:	9302      	str	r3, [sp, #8]
 8001054:	893b      	ldrh	r3, [r7, #8]
 8001056:	9301      	str	r3, [sp, #4]
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	f004 fbc9 	bl	80057f4 <HAL_I2C_Mem_Write>
 8001062:	4603      	mov	r3, r0
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <_ZN6BNO0554readEhPht>:

HAL_StatusTypeDef BNO055::read(uint8_t reg, uint8_t* data, uint16_t size) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b088      	sub	sp, #32
 8001070:	af04      	add	r7, sp, #16
 8001072:	60f8      	str	r0, [r7, #12]
 8001074:	607a      	str	r2, [r7, #4]
 8001076:	461a      	mov	r2, r3
 8001078:	460b      	mov	r3, r1
 800107a:	72fb      	strb	r3, [r7, #11]
 800107c:	4613      	mov	r3, r2
 800107e:	813b      	strh	r3, [r7, #8]
    return HAL_I2C_Mem_Read(_i2cHandle, _address, reg, I2C_MEMADD_SIZE_8BIT, data, size, HAL_MAX_DELAY);
 8001080:	68fb      	ldr	r3, [r7, #12]
 8001082:	6818      	ldr	r0, [r3, #0]
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	791b      	ldrb	r3, [r3, #4]
 8001088:	4619      	mov	r1, r3
 800108a:	7afb      	ldrb	r3, [r7, #11]
 800108c:	b29a      	uxth	r2, r3
 800108e:	f04f 33ff 	mov.w	r3, #4294967295
 8001092:	9302      	str	r3, [sp, #8]
 8001094:	893b      	ldrh	r3, [r7, #8]
 8001096:	9301      	str	r3, [sp, #4]
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	f004 fca3 	bl	80059e8 <HAL_I2C_Mem_Read>
 80010a2:	4603      	mov	r3, r0
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}

080010ac <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b083      	sub	sp, #12
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
    if (htim == &htim2){
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	4a07      	ldr	r2, [pc, #28]	@ (80010d4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80010b8:	4293      	cmp	r3, r2
 80010ba:	d104      	bne.n	80010c6 <HAL_TIM_PeriodElapsedCallback+0x1a>
        m_counter++;
 80010bc:	4b06      	ldr	r3, [pc, #24]	@ (80010d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	3301      	adds	r3, #1
 80010c2:	4a05      	ldr	r2, [pc, #20]	@ (80010d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80010c4:	6013      	str	r3, [r2, #0]
    }
}
 80010c6:	bf00      	nop
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	20000108 	.word	0x20000108
 80010d8:	20000378 	.word	0x20000378
 80010dc:	00000000 	.word	0x00000000

080010e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010e0:	b5b0      	push	{r4, r5, r7, lr}
 80010e2:	b0bc      	sub	sp, #240	@ 0xf0
 80010e4:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010e6:	f003 fb49 	bl	800477c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010ea:	f000 feeb 	bl	8001ec4 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010ee:	f001 f96b 	bl	80023c8 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80010f2:	f001 f941 	bl	8002378 <_ZL11MX_DMA_Initv>
  MX_I2C1_Init();
 80010f6:	f000 ff67 	bl	8001fc8 <_ZL12MX_I2C1_Initv>
  MX_TIM2_Init();
 80010fa:	f000 ff99 	bl	8002030 <_ZL12MX_TIM2_Initv>
  MX_USART6_UART_Init();
 80010fe:	f001 f90d 	bl	800231c <_ZL19MX_USART6_UART_Initv>
  MX_UART5_Init();
 8001102:	f001 f881 	bl	8002208 <_ZL13MX_UART5_Initv>
  MX_USART3_UART_Init();
 8001106:	f001 f8db 	bl	80022c0 <_ZL19MX_USART3_UART_Initv>
  MX_TIM4_Init();
 800110a:	f000 ffed 	bl	80020e8 <_ZL12MX_TIM4_Initv>
  MX_USART2_UART_Init();
 800110e:	f001 f8a9 	bl	8002264 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(Servo_ON_GPIO_Port, Servo_ON_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2102      	movs	r1, #2
 8001116:	481e      	ldr	r0, [pc, #120]	@ (8001190 <main+0xb0>)
 8001118:	f004 f9f4 	bl	8005504 <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2);
 800111c:	481d      	ldr	r0, [pc, #116]	@ (8001194 <main+0xb4>)
 800111e:	f006 f8cf 	bl	80072c0 <HAL_TIM_Base_Start_IT>
  HAL_UART_Transmit(&huart6, send_array, 12, 10);
 8001122:	230a      	movs	r3, #10
 8001124:	220c      	movs	r2, #12
 8001126:	491c      	ldr	r1, [pc, #112]	@ (8001198 <main+0xb8>)
 8001128:	481c      	ldr	r0, [pc, #112]	@ (800119c <main+0xbc>)
 800112a:	f007 f8f9 	bl	8008320 <HAL_UART_Transmit>

  HAL_UART_Receive_DMA(&huart5,rxBufA,64);
 800112e:	2240      	movs	r2, #64	@ 0x40
 8001130:	491b      	ldr	r1, [pc, #108]	@ (80011a0 <main+0xc0>)
 8001132:	481c      	ldr	r0, [pc, #112]	@ (80011a4 <main+0xc4>)
 8001134:	f007 fa16 	bl	8008564 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2,rxBufB,64);
 8001138:	2240      	movs	r2, #64	@ 0x40
 800113a:	491b      	ldr	r1, [pc, #108]	@ (80011a8 <main+0xc8>)
 800113c:	481b      	ldr	r0, [pc, #108]	@ (80011ac <main+0xcc>)
 800113e:	f007 fa11 	bl	8008564 <HAL_UART_Receive_DMA>

  BNO055 bno055(&hi2c1);
 8001142:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001146:	2228      	movs	r2, #40	@ 0x28
 8001148:	4919      	ldr	r1, [pc, #100]	@ (80011b0 <main+0xd0>)
 800114a:	4618      	mov	r0, r3
 800114c:	f7ff feb8 	bl	8000ec0 <_ZN6BNO055C1EP17I2C_HandleTypeDefh>

  if (!bno055.begin()) {
 8001150:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fec9 	bl	8000eec <_ZN6BNO0555beginEv>
 800115a:	4603      	mov	r3, r0
 800115c:	f083 0301 	eor.w	r3, r3, #1
 8001160:	b2db      	uxtb	r3, r3
 8001162:	2b00      	cmp	r3, #0
 8001164:	d02a      	beq.n	80011bc <main+0xdc>
	  // ????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
	  uint32_t Ltika_pcounter = m_counter;
 8001166:	4b13      	ldr	r3, [pc, #76]	@ (80011b4 <main+0xd4>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
	  while (1){
		if(m_counter - Ltika_pcounter > 100){
 800116e:	4b11      	ldr	r3, [pc, #68]	@ (80011b4 <main+0xd4>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	2b64      	cmp	r3, #100	@ 0x64
 800117a:	d9f8      	bls.n	800116e <main+0x8e>
		HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 800117c:	2104      	movs	r1, #4
 800117e:	480e      	ldr	r0, [pc, #56]	@ (80011b8 <main+0xd8>)
 8001180:	f004 f9d9 	bl	8005536 <HAL_GPIO_TogglePin>
		Ltika_pcounter = m_counter;
 8001184:	4b0b      	ldr	r3, [pc, #44]	@ (80011b4 <main+0xd4>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
		if(m_counter - Ltika_pcounter > 100){
 800118c:	e7ef      	b.n	800116e <main+0x8e>
 800118e:	bf00      	nop
 8001190:	40020000 	.word	0x40020000
 8001194:	20000108 	.word	0x20000108
 8001198:	20000000 	.word	0x20000000
 800119c:	20000270 	.word	0x20000270
 80011a0:	200003c4 	.word	0x200003c4
 80011a4:	20000198 	.word	0x20000198
 80011a8:	20000410 	.word	0x20000410
 80011ac:	200001e0 	.word	0x200001e0
 80011b0:	200000b4 	.word	0x200000b4
 80011b4:	20000378 	.word	0x20000378
 80011b8:	40020400 	.word	0x40020400
	  };
  }

  float heading, roll, pitch;

  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80011bc:	2100      	movs	r1, #0
 80011be:	48b0      	ldr	r0, [pc, #704]	@ (8001480 <main+0x3a0>)
 80011c0:	f006 f948 	bl	8007454 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 25);
 80011c4:	4bae      	ldr	r3, [pc, #696]	@ (8001480 <main+0x3a0>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	2219      	movs	r2, #25
 80011ca:	635a      	str	r2, [r3, #52]	@ 0x34
  uint32_t camera_pcounter = m_counter;
 80011cc:	4bad      	ldr	r3, [pc, #692]	@ (8001484 <main+0x3a4>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  int8_t camera_pcounter_flag = 0;
 80011d4:	2300      	movs	r3, #0
 80011d6:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7

  HAL_Delay(2000);
 80011da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011de:	f003 fb3f 	bl	8004860 <HAL_Delay>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  PERFORMANCE performance(perform, camera, cur_movement, display, circle_position, position);
 80011e2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80011e6:	4ba8      	ldr	r3, [pc, #672]	@ (8001488 <main+0x3a8>)
 80011e8:	9302      	str	r3, [sp, #8]
 80011ea:	4ba8      	ldr	r3, [pc, #672]	@ (800148c <main+0x3ac>)
 80011ec:	9301      	str	r3, [sp, #4]
 80011ee:	4ba8      	ldr	r3, [pc, #672]	@ (8001490 <main+0x3b0>)
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	4ba8      	ldr	r3, [pc, #672]	@ (8001494 <main+0x3b4>)
 80011f4:	4aa8      	ldr	r2, [pc, #672]	@ (8001498 <main+0x3b8>)
 80011f6:	49a9      	ldr	r1, [pc, #676]	@ (800149c <main+0x3bc>)
 80011f8:	f001 fc4b 	bl	8002a92 <_ZN11PERFORMANCEC1EPtPhPsS1_S2_S2_>

  uint32_t Ltika_pcounter = m_counter;
 80011fc:	4ba1      	ldr	r3, [pc, #644]	@ (8001484 <main+0x3a4>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  uint32_t d_pcounter = m_counter;
 8001204:	4b9f      	ldr	r3, [pc, #636]	@ (8001484 <main+0x3a4>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t speed_pcounter = m_counter;
 800120c:	4b9d      	ldr	r3, [pc, #628]	@ (8001484 <main+0x3a4>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  uint8_t OdoX_ID[3] = {248, 210, 210};
 8001214:	4aa2      	ldr	r2, [pc, #648]	@ (80014a0 <main+0x3c0>)
 8001216:	f107 0320 	add.w	r3, r7, #32
 800121a:	6812      	ldr	r2, [r2, #0]
 800121c:	4611      	mov	r1, r2
 800121e:	8019      	strh	r1, [r3, #0]
 8001220:	3302      	adds	r3, #2
 8001222:	0c12      	lsrs	r2, r2, #16
 8001224:	701a      	strb	r2, [r3, #0]
  uint8_t OdoY_ID[3] = {249, 210, 210};
 8001226:	4a9f      	ldr	r2, [pc, #636]	@ (80014a4 <main+0x3c4>)
 8001228:	f107 031c 	add.w	r3, r7, #28
 800122c:	6812      	ldr	r2, [r2, #0]
 800122e:	4611      	mov	r1, r2
 8001230:	8019      	strh	r1, [r3, #0]
 8001232:	3302      	adds	r3, #2
 8001234:	0c12      	lsrs	r2, r2, #16
 8001236:	701a      	strb	r2, [r3, #0]

//  int16_t cur_position_rec[2];
//  int16_t cur_position_pol[2];

  int16_t speed;
  int16_t p_speed = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4
  int16_t degree;

//setup p_position
  HAL_UART_Transmit(&huart6, OdoX_ID, 3, 1);
 800123e:	f107 0120 	add.w	r1, r7, #32
 8001242:	2301      	movs	r3, #1
 8001244:	2203      	movs	r2, #3
 8001246:	4898      	ldr	r0, [pc, #608]	@ (80014a8 <main+0x3c8>)
 8001248:	f007 f86a 	bl	8008320 <HAL_UART_Transmit>
  if(HAL_UART_Receive(&huart6, rxDataX, 3, 1) == HAL_OK){
 800124c:	2301      	movs	r3, #1
 800124e:	2203      	movs	r2, #3
 8001250:	4996      	ldr	r1, [pc, #600]	@ (80014ac <main+0x3cc>)
 8001252:	4895      	ldr	r0, [pc, #596]	@ (80014a8 <main+0x3c8>)
 8001254:	f007 f8ef 	bl	8008436 <HAL_UART_Receive>
 8001258:	4603      	mov	r3, r0
 800125a:	2b00      	cmp	r3, #0
 800125c:	bf0c      	ite	eq
 800125e:	2301      	moveq	r3, #1
 8001260:	2300      	movne	r3, #0
 8001262:	b2db      	uxtb	r3, r3
 8001264:	2b00      	cmp	r3, #0
 8001266:	d003      	beq.n	8001270 <main+0x190>
    HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001268:	2104      	movs	r1, #4
 800126a:	4891      	ldr	r0, [pc, #580]	@ (80014b0 <main+0x3d0>)
 800126c:	f004 f963 	bl	8005536 <HAL_GPIO_TogglePin>
  }else{}
  p_position[0] = rxDataX[1] + rxDataX[2]*200 - 20000;
 8001270:	4b8e      	ldr	r3, [pc, #568]	@ (80014ac <main+0x3cc>)
 8001272:	785b      	ldrb	r3, [r3, #1]
 8001274:	461a      	mov	r2, r3
 8001276:	4b8d      	ldr	r3, [pc, #564]	@ (80014ac <main+0x3cc>)
 8001278:	789b      	ldrb	r3, [r3, #2]
 800127a:	4619      	mov	r1, r3
 800127c:	0089      	lsls	r1, r1, #2
 800127e:	440b      	add	r3, r1
 8001280:	4619      	mov	r1, r3
 8001282:	0088      	lsls	r0, r1, #2
 8001284:	4619      	mov	r1, r3
 8001286:	4603      	mov	r3, r0
 8001288:	440b      	add	r3, r1
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	b29b      	uxth	r3, r3
 800128e:	4413      	add	r3, r2
 8001290:	b29b      	uxth	r3, r3
 8001292:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 8001296:	3b20      	subs	r3, #32
 8001298:	b29b      	uxth	r3, r3
 800129a:	b21a      	sxth	r2, r3
 800129c:	4b85      	ldr	r3, [pc, #532]	@ (80014b4 <main+0x3d4>)
 800129e:	801a      	strh	r2, [r3, #0]

  HAL_UART_Transmit(&huart6, OdoY_ID, 3, 1);
 80012a0:	f107 011c 	add.w	r1, r7, #28
 80012a4:	2301      	movs	r3, #1
 80012a6:	2203      	movs	r2, #3
 80012a8:	487f      	ldr	r0, [pc, #508]	@ (80014a8 <main+0x3c8>)
 80012aa:	f007 f839 	bl	8008320 <HAL_UART_Transmit>
  if(HAL_UART_Receive(&huart6, rxDataY, 3, 1) == HAL_OK){
 80012ae:	2301      	movs	r3, #1
 80012b0:	2203      	movs	r2, #3
 80012b2:	4981      	ldr	r1, [pc, #516]	@ (80014b8 <main+0x3d8>)
 80012b4:	487c      	ldr	r0, [pc, #496]	@ (80014a8 <main+0x3c8>)
 80012b6:	f007 f8be 	bl	8008436 <HAL_UART_Receive>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	bf0c      	ite	eq
 80012c0:	2301      	moveq	r3, #1
 80012c2:	2300      	movne	r3, #0
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <main+0x1f2>
    HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80012ca:	2104      	movs	r1, #4
 80012cc:	4878      	ldr	r0, [pc, #480]	@ (80014b0 <main+0x3d0>)
 80012ce:	f004 f932 	bl	8005536 <HAL_GPIO_TogglePin>
  }else{}
  p_position[1] = rxDataY[1] + rxDataY[2]*200 - 20000;
 80012d2:	4b79      	ldr	r3, [pc, #484]	@ (80014b8 <main+0x3d8>)
 80012d4:	785b      	ldrb	r3, [r3, #1]
 80012d6:	461a      	mov	r2, r3
 80012d8:	4b77      	ldr	r3, [pc, #476]	@ (80014b8 <main+0x3d8>)
 80012da:	789b      	ldrb	r3, [r3, #2]
 80012dc:	4619      	mov	r1, r3
 80012de:	0089      	lsls	r1, r1, #2
 80012e0:	440b      	add	r3, r1
 80012e2:	4619      	mov	r1, r3
 80012e4:	0088      	lsls	r0, r1, #2
 80012e6:	4619      	mov	r1, r3
 80012e8:	4603      	mov	r3, r0
 80012ea:	440b      	add	r3, r1
 80012ec:	00db      	lsls	r3, r3, #3
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4413      	add	r3, r2
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80012f8:	3b20      	subs	r3, #32
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	b21a      	sxth	r2, r3
 80012fe:	4b6d      	ldr	r3, [pc, #436]	@ (80014b4 <main+0x3d4>)
 8001300:	805a      	strh	r2, [r3, #2]

  speed_pcounter = m_counter;
 8001302:	4b60      	ldr	r3, [pc, #384]	@ (8001484 <main+0x3a4>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

////START loop

  while (1)
  {
	dtime = m_counter - d_pcounter;
 800130a:	4b5e      	ldr	r3, [pc, #376]	@ (8001484 <main+0x3a4>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	b29a      	uxth	r2, r3
 8001310:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001314:	b29b      	uxth	r3, r3
 8001316:	1ad3      	subs	r3, r2, r3
 8001318:	b29a      	uxth	r2, r3
 800131a:	4b68      	ldr	r3, [pc, #416]	@ (80014bc <main+0x3dc>)
 800131c:	801a      	strh	r2, [r3, #0]
	d_pcounter = m_counter;
 800131e:	4b59      	ldr	r3, [pc, #356]	@ (8001484 <main+0x3a4>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

	if(HAL_GPIO_ReadPin(TACTSW0_GPIO_Port, TACTSW0_Pin) == 1){rst_mcounter = m_counter;}
 8001326:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800132a:	4861      	ldr	r0, [pc, #388]	@ (80014b0 <main+0x3d0>)
 800132c:	f004 f8d2 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001330:	4603      	mov	r3, r0
 8001332:	2b01      	cmp	r3, #1
 8001334:	bf0c      	ite	eq
 8001336:	2301      	moveq	r3, #1
 8001338:	2300      	movne	r3, #0
 800133a:	b2db      	uxtb	r3, r3
 800133c:	2b00      	cmp	r3, #0
 800133e:	d003      	beq.n	8001348 <main+0x268>
 8001340:	4b50      	ldr	r3, [pc, #320]	@ (8001484 <main+0x3a4>)
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	4a5e      	ldr	r2, [pc, #376]	@ (80014c0 <main+0x3e0>)
 8001346:	6013      	str	r3, [r2, #0]
	now_mcounter = m_counter - rst_mcounter;
 8001348:	4b4e      	ldr	r3, [pc, #312]	@ (8001484 <main+0x3a4>)
 800134a:	681a      	ldr	r2, [r3, #0]
 800134c:	4b5c      	ldr	r3, [pc, #368]	@ (80014c0 <main+0x3e0>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	4a5c      	ldr	r2, [pc, #368]	@ (80014c4 <main+0x3e4>)
 8001354:	6013      	str	r3, [r2, #0]

////START get NOW-STATUS

//get rotate
	bno055.getEulerAngles(heading, roll, pitch);
 8001356:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800135a:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800135e:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 8001362:	f107 0078 	add.w	r0, r7, #120	@ 0x78
 8001366:	f7ff fdf7 	bl	8000f58 <_ZN6BNO05514getEulerAnglesERfS0_S0_>
	rotate = (int)heading;
 800136a:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800136e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001372:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001376:	4b54      	ldr	r3, [pc, #336]	@ (80014c8 <main+0x3e8>)
 8001378:	edc3 7a00 	vstr	s15, [r3]

//get x coordinate
	HAL_UART_Transmit(&huart6, OdoX_ID, 3, 1);
 800137c:	f107 0120 	add.w	r1, r7, #32
 8001380:	2301      	movs	r3, #1
 8001382:	2203      	movs	r2, #3
 8001384:	4848      	ldr	r0, [pc, #288]	@ (80014a8 <main+0x3c8>)
 8001386:	f006 ffcb 	bl	8008320 <HAL_UART_Transmit>
	if(HAL_UART_Receive(&huart6, rxDataX, 3, 1) == HAL_OK){
 800138a:	2301      	movs	r3, #1
 800138c:	2203      	movs	r2, #3
 800138e:	4947      	ldr	r1, [pc, #284]	@ (80014ac <main+0x3cc>)
 8001390:	4845      	ldr	r0, [pc, #276]	@ (80014a8 <main+0x3c8>)
 8001392:	f007 f850 	bl	8008436 <HAL_UART_Receive>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	bf0c      	ite	eq
 800139c:	2301      	moveq	r3, #1
 800139e:	2300      	movne	r3, #0
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <main+0x2ce>
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 80013a6:	2104      	movs	r1, #4
 80013a8:	4841      	ldr	r0, [pc, #260]	@ (80014b0 <main+0x3d0>)
 80013aa:	f004 f8c4 	bl	8005536 <HAL_GPIO_TogglePin>
	}else{}
	position[0] = rxDataX[1] + rxDataX[2]*200 - 20000;
 80013ae:	4b3f      	ldr	r3, [pc, #252]	@ (80014ac <main+0x3cc>)
 80013b0:	785b      	ldrb	r3, [r3, #1]
 80013b2:	461a      	mov	r2, r3
 80013b4:	4b3d      	ldr	r3, [pc, #244]	@ (80014ac <main+0x3cc>)
 80013b6:	789b      	ldrb	r3, [r3, #2]
 80013b8:	4619      	mov	r1, r3
 80013ba:	0089      	lsls	r1, r1, #2
 80013bc:	440b      	add	r3, r1
 80013be:	4619      	mov	r1, r3
 80013c0:	0088      	lsls	r0, r1, #2
 80013c2:	4619      	mov	r1, r3
 80013c4:	4603      	mov	r3, r0
 80013c6:	440b      	add	r3, r1
 80013c8:	00db      	lsls	r3, r3, #3
 80013ca:	b29b      	uxth	r3, r3
 80013cc:	4413      	add	r3, r2
 80013ce:	b29b      	uxth	r3, r3
 80013d0:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80013d4:	3b20      	subs	r3, #32
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	b21a      	sxth	r2, r3
 80013da:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <main+0x3a8>)
 80013dc:	801a      	strh	r2, [r3, #0]

//get y coordinate
	HAL_UART_Transmit(&huart6, OdoY_ID, 3, 1);
 80013de:	f107 011c 	add.w	r1, r7, #28
 80013e2:	2301      	movs	r3, #1
 80013e4:	2203      	movs	r2, #3
 80013e6:	4830      	ldr	r0, [pc, #192]	@ (80014a8 <main+0x3c8>)
 80013e8:	f006 ff9a 	bl	8008320 <HAL_UART_Transmit>
	if(HAL_UART_Receive(&huart6, rxDataY, 3, 1) == HAL_OK){
 80013ec:	2301      	movs	r3, #1
 80013ee:	2203      	movs	r2, #3
 80013f0:	4931      	ldr	r1, [pc, #196]	@ (80014b8 <main+0x3d8>)
 80013f2:	482d      	ldr	r0, [pc, #180]	@ (80014a8 <main+0x3c8>)
 80013f4:	f007 f81f 	bl	8008436 <HAL_UART_Receive>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf0c      	ite	eq
 80013fe:	2301      	moveq	r3, #1
 8001400:	2300      	movne	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d003      	beq.n	8001410 <main+0x330>
	  HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001408:	2104      	movs	r1, #4
 800140a:	4829      	ldr	r0, [pc, #164]	@ (80014b0 <main+0x3d0>)
 800140c:	f004 f893 	bl	8005536 <HAL_GPIO_TogglePin>
	}else{}
	position[1] = rxDataY[1] + rxDataY[2]*200 - 20000;
 8001410:	4b29      	ldr	r3, [pc, #164]	@ (80014b8 <main+0x3d8>)
 8001412:	785b      	ldrb	r3, [r3, #1]
 8001414:	461a      	mov	r2, r3
 8001416:	4b28      	ldr	r3, [pc, #160]	@ (80014b8 <main+0x3d8>)
 8001418:	789b      	ldrb	r3, [r3, #2]
 800141a:	4619      	mov	r1, r3
 800141c:	0089      	lsls	r1, r1, #2
 800141e:	440b      	add	r3, r1
 8001420:	4619      	mov	r1, r3
 8001422:	0088      	lsls	r0, r1, #2
 8001424:	4619      	mov	r1, r3
 8001426:	4603      	mov	r3, r0
 8001428:	440b      	add	r3, r1
 800142a:	00db      	lsls	r3, r3, #3
 800142c:	b29b      	uxth	r3, r3
 800142e:	4413      	add	r3, r2
 8001430:	b29b      	uxth	r3, r3
 8001432:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 8001436:	3b20      	subs	r3, #32
 8001438:	b29b      	uxth	r3, r3
 800143a:	b21a      	sxth	r2, r3
 800143c:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <main+0x3a8>)
 800143e:	805a      	strh	r2, [r3, #2]

//get speed
	if(m_counter - speed_pcounter >= 20){
 8001440:	4b10      	ldr	r3, [pc, #64]	@ (8001484 <main+0x3a4>)
 8001442:	681a      	ldr	r2, [r3, #0]
 8001444:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001448:	1ad3      	subs	r3, r2, r3
 800144a:	2b13      	cmp	r3, #19
 800144c:	f240 80c6 	bls.w	80015dc <main+0x4fc>
		dposition[0] = position[0] - p_position[0];
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <main+0x3a8>)
 8001452:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001456:	b29a      	uxth	r2, r3
 8001458:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <main+0x3d4>)
 800145a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800145e:	b29b      	uxth	r3, r3
 8001460:	1ad3      	subs	r3, r2, r3
 8001462:	b29b      	uxth	r3, r3
 8001464:	b21a      	sxth	r2, r3
 8001466:	4b19      	ldr	r3, [pc, #100]	@ (80014cc <main+0x3ec>)
 8001468:	801a      	strh	r2, [r3, #0]
		p_position[0] = position[0];
 800146a:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <main+0x3a8>)
 800146c:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001470:	4b10      	ldr	r3, [pc, #64]	@ (80014b4 <main+0x3d4>)
 8001472:	801a      	strh	r2, [r3, #0]

		dposition[1] = position[1] - p_position[1];
 8001474:	4b04      	ldr	r3, [pc, #16]	@ (8001488 <main+0x3a8>)
 8001476:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800147a:	b29a      	uxth	r2, r3
 800147c:	e028      	b.n	80014d0 <main+0x3f0>
 800147e:	bf00      	nop
 8001480:	20000150 	.word	0x20000150
 8001484:	20000378 	.word	0x20000378
 8001488:	20000394 	.word	0x20000394
 800148c:	200003a0 	.word	0x200003a0
 8001490:	2000000c 	.word	0x2000000c
 8001494:	200003b4 	.word	0x200003b4
 8001498:	20000464 	.word	0x20000464
 800149c:	2000045c 	.word	0x2000045c
 80014a0:	0800b338 	.word	0x0800b338
 80014a4:	0800b33c 	.word	0x0800b33c
 80014a8:	20000270 	.word	0x20000270
 80014ac:	2000038c 	.word	0x2000038c
 80014b0:	40020400 	.word	0x40020400
 80014b4:	200003a8 	.word	0x200003a8
 80014b8:	20000390 	.word	0x20000390
 80014bc:	20000466 	.word	0x20000466
 80014c0:	2000037c 	.word	0x2000037c
 80014c4:	20000380 	.word	0x20000380
 80014c8:	2000039c 	.word	0x2000039c
 80014cc:	200003b0 	.word	0x200003b0
 80014d0:	4b7b      	ldr	r3, [pc, #492]	@ (80016c0 <main+0x5e0>)
 80014d2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	1ad3      	subs	r3, r2, r3
 80014da:	b29b      	uxth	r3, r3
 80014dc:	b21a      	sxth	r2, r3
 80014de:	4b79      	ldr	r3, [pc, #484]	@ (80016c4 <main+0x5e4>)
 80014e0:	805a      	strh	r2, [r3, #2]
		p_position[1] = position[1];
 80014e2:	4b79      	ldr	r3, [pc, #484]	@ (80016c8 <main+0x5e8>)
 80014e4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 80014e8:	4b75      	ldr	r3, [pc, #468]	@ (80016c0 <main+0x5e0>)
 80014ea:	805a      	strh	r2, [r3, #2]

		position[2] = pow(pow(dposition[0], 2) + pow(dposition[1], 2), 0.5)*1000 / (m_counter - speed_pcounter);
 80014ec:	4b75      	ldr	r3, [pc, #468]	@ (80016c4 <main+0x5e4>)
 80014ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014f2:	2102      	movs	r1, #2
 80014f4:	4618      	mov	r0, r3
 80014f6:	f001 fa82 	bl	80029fe <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80014fa:	ec55 4b10 	vmov	r4, r5, d0
 80014fe:	4b71      	ldr	r3, [pc, #452]	@ (80016c4 <main+0x5e4>)
 8001500:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001504:	2102      	movs	r1, #2
 8001506:	4618      	mov	r0, r3
 8001508:	f001 fa79 	bl	80029fe <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800150c:	ec53 2b10 	vmov	r2, r3, d0
 8001510:	4620      	mov	r0, r4
 8001512:	4629      	mov	r1, r5
 8001514:	f7fe fe7e 	bl	8000214 <__adddf3>
 8001518:	4602      	mov	r2, r0
 800151a:	460b      	mov	r3, r1
 800151c:	ec43 2b17 	vmov	d7, r2, r3
 8001520:	ed9f 1b61 	vldr	d1, [pc, #388]	@ 80016a8 <main+0x5c8>
 8001524:	eeb0 0a47 	vmov.f32	s0, s14
 8001528:	eef0 0a67 	vmov.f32	s1, s15
 800152c:	f007 fd5c 	bl	8008fe8 <pow>
 8001530:	ec51 0b10 	vmov	r0, r1, d0
 8001534:	f04f 0200 	mov.w	r2, #0
 8001538:	4b64      	ldr	r3, [pc, #400]	@ (80016cc <main+0x5ec>)
 800153a:	f7ff f821 	bl	8000580 <__aeabi_dmul>
 800153e:	4602      	mov	r2, r0
 8001540:	460b      	mov	r3, r1
 8001542:	4614      	mov	r4, r2
 8001544:	461d      	mov	r5, r3
 8001546:	4b62      	ldr	r3, [pc, #392]	@ (80016d0 <main+0x5f0>)
 8001548:	681a      	ldr	r2, [r3, #0]
 800154a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f7fe ff9b 	bl	800048c <__aeabi_ui2d>
 8001556:	4602      	mov	r2, r0
 8001558:	460b      	mov	r3, r1
 800155a:	4620      	mov	r0, r4
 800155c:	4629      	mov	r1, r5
 800155e:	f7ff f939 	bl	80007d4 <__aeabi_ddiv>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4610      	mov	r0, r2
 8001568:	4619      	mov	r1, r3
 800156a:	f7ff fab9 	bl	8000ae0 <__aeabi_d2iz>
 800156e:	4603      	mov	r3, r0
 8001570:	b21a      	sxth	r2, r3
 8001572:	4b55      	ldr	r3, [pc, #340]	@ (80016c8 <main+0x5e8>)
 8001574:	809a      	strh	r2, [r3, #4]
		position[2] = (position[2]*0.8) + (p_position[2]*0.2);
 8001576:	4b54      	ldr	r3, [pc, #336]	@ (80016c8 <main+0x5e8>)
 8001578:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800157c:	4618      	mov	r0, r3
 800157e:	f7fe ff95 	bl	80004ac <__aeabi_i2d>
 8001582:	a34b      	add	r3, pc, #300	@ (adr r3, 80016b0 <main+0x5d0>)
 8001584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001588:	f7fe fffa 	bl	8000580 <__aeabi_dmul>
 800158c:	4602      	mov	r2, r0
 800158e:	460b      	mov	r3, r1
 8001590:	4614      	mov	r4, r2
 8001592:	461d      	mov	r5, r3
 8001594:	4b4a      	ldr	r3, [pc, #296]	@ (80016c0 <main+0x5e0>)
 8001596:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800159a:	4618      	mov	r0, r3
 800159c:	f7fe ff86 	bl	80004ac <__aeabi_i2d>
 80015a0:	a345      	add	r3, pc, #276	@ (adr r3, 80016b8 <main+0x5d8>)
 80015a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a6:	f7fe ffeb 	bl	8000580 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4620      	mov	r0, r4
 80015b0:	4629      	mov	r1, r5
 80015b2:	f7fe fe2f 	bl	8000214 <__adddf3>
 80015b6:	4602      	mov	r2, r0
 80015b8:	460b      	mov	r3, r1
 80015ba:	4610      	mov	r0, r2
 80015bc:	4619      	mov	r1, r3
 80015be:	f7ff fa8f 	bl	8000ae0 <__aeabi_d2iz>
 80015c2:	4603      	mov	r3, r0
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	4b40      	ldr	r3, [pc, #256]	@ (80016c8 <main+0x5e8>)
 80015c8:	809a      	strh	r2, [r3, #4]
		p_position[2] = position[2];
 80015ca:	4b3f      	ldr	r3, [pc, #252]	@ (80016c8 <main+0x5e8>)
 80015cc:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 80015d0:	4b3b      	ldr	r3, [pc, #236]	@ (80016c0 <main+0x5e0>)
 80015d2:	809a      	strh	r2, [r3, #4]

		speed_pcounter = m_counter;
 80015d4:	4b3e      	ldr	r3, [pc, #248]	@ (80016d0 <main+0x5f0>)
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8


////START get PERFORMANCE STATUS

//get perform[] from TweLite
	readBuf(&huart5, rxBufA, 64, rxDataA, 4, 0, &p_wrtptA, &p_rdptA, &stop_counterA, &error_counterA, 10);
 80015dc:	230a      	movs	r3, #10
 80015de:	9306      	str	r3, [sp, #24]
 80015e0:	4b3c      	ldr	r3, [pc, #240]	@ (80016d4 <main+0x5f4>)
 80015e2:	9305      	str	r3, [sp, #20]
 80015e4:	4b3c      	ldr	r3, [pc, #240]	@ (80016d8 <main+0x5f8>)
 80015e6:	9304      	str	r3, [sp, #16]
 80015e8:	4b3c      	ldr	r3, [pc, #240]	@ (80016dc <main+0x5fc>)
 80015ea:	9303      	str	r3, [sp, #12]
 80015ec:	4b3c      	ldr	r3, [pc, #240]	@ (80016e0 <main+0x600>)
 80015ee:	9302      	str	r3, [sp, #8]
 80015f0:	2300      	movs	r3, #0
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	2304      	movs	r3, #4
 80015f6:	9300      	str	r3, [sp, #0]
 80015f8:	4b3a      	ldr	r3, [pc, #232]	@ (80016e4 <main+0x604>)
 80015fa:	2240      	movs	r2, #64	@ 0x40
 80015fc:	493a      	ldr	r1, [pc, #232]	@ (80016e8 <main+0x608>)
 80015fe:	483b      	ldr	r0, [pc, #236]	@ (80016ec <main+0x60c>)
 8001600:	f001 f8e6 	bl	80027d0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>
	perform[0] = rxDataA[0] - 5;
 8001604:	4b37      	ldr	r3, [pc, #220]	@ (80016e4 <main+0x604>)
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	3b05      	subs	r3, #5
 800160a:	b29a      	uxth	r2, r3
 800160c:	4b38      	ldr	r3, [pc, #224]	@ (80016f0 <main+0x610>)
 800160e:	801a      	strh	r2, [r3, #0]
	perform[1] = (rxDataA[1] - 5)*240 + (rxDataA[2] - 5);
 8001610:	4b34      	ldr	r3, [pc, #208]	@ (80016e4 <main+0x604>)
 8001612:	785b      	ldrb	r3, [r3, #1]
 8001614:	3b05      	subs	r3, #5
 8001616:	b29b      	uxth	r3, r3
 8001618:	461a      	mov	r2, r3
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	011b      	lsls	r3, r3, #4
 8001620:	b29b      	uxth	r3, r3
 8001622:	4a30      	ldr	r2, [pc, #192]	@ (80016e4 <main+0x604>)
 8001624:	7892      	ldrb	r2, [r2, #2]
 8001626:	4413      	add	r3, r2
 8001628:	b29b      	uxth	r3, r3
 800162a:	3b05      	subs	r3, #5
 800162c:	b29a      	uxth	r2, r3
 800162e:	4b30      	ldr	r3, [pc, #192]	@ (80016f0 <main+0x610>)
 8001630:	805a      	strh	r2, [r3, #2]
	perform[2] = perform[1] * 1000 / 20391;
 8001632:	4b2f      	ldr	r3, [pc, #188]	@ (80016f0 <main+0x610>)
 8001634:	885b      	ldrh	r3, [r3, #2]
 8001636:	461a      	mov	r2, r3
 8001638:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800163c:	fb02 f303 	mul.w	r3, r2, r3
 8001640:	4a2c      	ldr	r2, [pc, #176]	@ (80016f4 <main+0x614>)
 8001642:	fb82 1203 	smull	r1, r2, r2, r3
 8001646:	1312      	asrs	r2, r2, #12
 8001648:	17db      	asrs	r3, r3, #31
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	b29a      	uxth	r2, r3
 800164e:	4b28      	ldr	r3, [pc, #160]	@ (80016f0 <main+0x610>)
 8001650:	809a      	strh	r2, [r3, #4]
	perform[3] = rxDataA[3];
 8001652:	4b24      	ldr	r3, [pc, #144]	@ (80016e4 <main+0x604>)
 8001654:	78db      	ldrb	r3, [r3, #3]
 8001656:	461a      	mov	r2, r3
 8001658:	4b25      	ldr	r3, [pc, #148]	@ (80016f0 <main+0x610>)
 800165a:	80da      	strh	r2, [r3, #6]

//get camera[] from TweLite
	readBuf(&huart2, rxBufB, 64, rxDataB, 3, 0, &p_wrtptB, &p_rdptB, &stop_counterB, &error_counterB, 10);
 800165c:	230a      	movs	r3, #10
 800165e:	9306      	str	r3, [sp, #24]
 8001660:	4b25      	ldr	r3, [pc, #148]	@ (80016f8 <main+0x618>)
 8001662:	9305      	str	r3, [sp, #20]
 8001664:	4b25      	ldr	r3, [pc, #148]	@ (80016fc <main+0x61c>)
 8001666:	9304      	str	r3, [sp, #16]
 8001668:	4b25      	ldr	r3, [pc, #148]	@ (8001700 <main+0x620>)
 800166a:	9303      	str	r3, [sp, #12]
 800166c:	4b25      	ldr	r3, [pc, #148]	@ (8001704 <main+0x624>)
 800166e:	9302      	str	r3, [sp, #8]
 8001670:	2300      	movs	r3, #0
 8001672:	9301      	str	r3, [sp, #4]
 8001674:	2303      	movs	r3, #3
 8001676:	9300      	str	r3, [sp, #0]
 8001678:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <main+0x628>)
 800167a:	2240      	movs	r2, #64	@ 0x40
 800167c:	4923      	ldr	r1, [pc, #140]	@ (800170c <main+0x62c>)
 800167e:	4824      	ldr	r0, [pc, #144]	@ (8001710 <main+0x630>)
 8001680:	f001 f8a6 	bl	80027d0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>

	if(rxDataB[0] == 15 && rxDataB[1] == 15 && rxDataB[2] == 15){camera[1] = 0;}
 8001684:	4b20      	ldr	r3, [pc, #128]	@ (8001708 <main+0x628>)
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b0f      	cmp	r3, #15
 800168a:	d145      	bne.n	8001718 <main+0x638>
 800168c:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <main+0x628>)
 800168e:	785b      	ldrb	r3, [r3, #1]
 8001690:	2b0f      	cmp	r3, #15
 8001692:	d141      	bne.n	8001718 <main+0x638>
 8001694:	4b1c      	ldr	r3, [pc, #112]	@ (8001708 <main+0x628>)
 8001696:	789b      	ldrb	r3, [r3, #2]
 8001698:	2b0f      	cmp	r3, #15
 800169a:	d13d      	bne.n	8001718 <main+0x638>
 800169c:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <main+0x634>)
 800169e:	2200      	movs	r2, #0
 80016a0:	705a      	strb	r2, [r3, #1]
 80016a2:	e03c      	b.n	800171e <main+0x63e>
 80016a4:	f3af 8000 	nop.w
 80016a8:	00000000 	.word	0x00000000
 80016ac:	3fe00000 	.word	0x3fe00000
 80016b0:	9999999a 	.word	0x9999999a
 80016b4:	3fe99999 	.word	0x3fe99999
 80016b8:	9999999a 	.word	0x9999999a
 80016bc:	3fc99999 	.word	0x3fc99999
 80016c0:	200003a8 	.word	0x200003a8
 80016c4:	200003b0 	.word	0x200003b0
 80016c8:	20000394 	.word	0x20000394
 80016cc:	408f4000 	.word	0x408f4000
 80016d0:	20000378 	.word	0x20000378
 80016d4:	2000040c 	.word	0x2000040c
 80016d8:	2000040a 	.word	0x2000040a
 80016dc:	20000409 	.word	0x20000409
 80016e0:	20000408 	.word	0x20000408
 80016e4:	20000404 	.word	0x20000404
 80016e8:	200003c4 	.word	0x200003c4
 80016ec:	20000198 	.word	0x20000198
 80016f0:	2000045c 	.word	0x2000045c
 80016f4:	336c689b 	.word	0x336c689b
 80016f8:	20000458 	.word	0x20000458
 80016fc:	20000456 	.word	0x20000456
 8001700:	20000454 	.word	0x20000454
 8001704:	20000453 	.word	0x20000453
 8001708:	20000450 	.word	0x20000450
 800170c:	20000410 	.word	0x20000410
 8001710:	200001e0 	.word	0x200001e0
 8001714:	20000464 	.word	0x20000464
	else{camera[1] = 1;}
 8001718:	4bd1      	ldr	r3, [pc, #836]	@ (8001a60 <main+0x980>)
 800171a:	2201      	movs	r2, #1
 800171c:	705a      	strb	r2, [r3, #1]


    // RGB??0-150-1
    float rf = rxDataB[0] / 15.0;
 800171e:	4bd1      	ldr	r3, [pc, #836]	@ (8001a64 <main+0x984>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	4618      	mov	r0, r3
 8001724:	f7fe fec2 	bl	80004ac <__aeabi_i2d>
 8001728:	f04f 0200 	mov.w	r2, #0
 800172c:	4bce      	ldr	r3, [pc, #824]	@ (8001a68 <main+0x988>)
 800172e:	f7ff f851 	bl	80007d4 <__aeabi_ddiv>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	f7ff f9f9 	bl	8000b30 <__aeabi_d2f>
 800173e:	4603      	mov	r3, r0
 8001740:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    float gf = rxDataB[1] / 15.0;
 8001744:	4bc7      	ldr	r3, [pc, #796]	@ (8001a64 <main+0x984>)
 8001746:	785b      	ldrb	r3, [r3, #1]
 8001748:	4618      	mov	r0, r3
 800174a:	f7fe feaf 	bl	80004ac <__aeabi_i2d>
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	4bc5      	ldr	r3, [pc, #788]	@ (8001a68 <main+0x988>)
 8001754:	f7ff f83e 	bl	80007d4 <__aeabi_ddiv>
 8001758:	4602      	mov	r2, r0
 800175a:	460b      	mov	r3, r1
 800175c:	4610      	mov	r0, r2
 800175e:	4619      	mov	r1, r3
 8001760:	f7ff f9e6 	bl	8000b30 <__aeabi_d2f>
 8001764:	4603      	mov	r3, r0
 8001766:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    float bf = rxDataB[2] / 15.0;
 800176a:	4bbe      	ldr	r3, [pc, #760]	@ (8001a64 <main+0x984>)
 800176c:	789b      	ldrb	r3, [r3, #2]
 800176e:	4618      	mov	r0, r3
 8001770:	f7fe fe9c 	bl	80004ac <__aeabi_i2d>
 8001774:	f04f 0200 	mov.w	r2, #0
 8001778:	4bbb      	ldr	r3, [pc, #748]	@ (8001a68 <main+0x988>)
 800177a:	f7ff f82b 	bl	80007d4 <__aeabi_ddiv>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4610      	mov	r0, r2
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff f9d3 	bl	8000b30 <__aeabi_d2f>
 800178a:	4603      	mov	r3, r0
 800178c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    // ??????????
    float max_val = rf;
 8001790:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (gf > max_val) max_val = gf;
 8001798:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800179c:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80017a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017a8:	dd03      	ble.n	80017b2 <main+0x6d2>
 80017aa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80017ae:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (bf > max_val) max_val = bf;
 80017b2:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80017b6:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80017ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017c2:	dd03      	ble.n	80017cc <main+0x6ec>
 80017c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80017c8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    float min_val = rf;
 80017cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80017d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (gf < min_val) min_val = gf;
 80017d4:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 80017d8:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80017dc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e4:	d503      	bpl.n	80017ee <main+0x70e>
 80017e6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80017ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    if (bf < min_val) min_val = bf;
 80017ee:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80017f2:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 80017f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fe:	d503      	bpl.n	8001808 <main+0x728>
 8001800:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001804:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    float delta = max_val - min_val;
 8001808:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800180c:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8001810:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001814:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88

    float h = 0.0;
 8001818:	f04f 0300 	mov.w	r3, #0
 800181c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    // ???H???????
    if (delta == 0) {
 8001820:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8001824:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182c:	d104      	bne.n	8001838 <main+0x758>
        h = 0; // ??????
 800182e:	f04f 0300 	mov.w	r3, #0
 8001832:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8001836:	e063      	b.n	8001900 <main+0x820>
    } else {
        if (max_val == rf) {
 8001838:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800183c:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8001840:	eeb4 7a67 	vcmp.f32	s14, s15
 8001844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001848:	d11f      	bne.n	800188a <main+0x7aa>
            h = 60 * ((gf - bf) / delta);
 800184a:	ed97 7a24 	vldr	s14, [r7, #144]	@ 0x90
 800184e:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001852:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001856:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 800185a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800185e:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8001a6c <main+0x98c>
 8001862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001866:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
            if (h < 0) h += 360; // H???360??
 800186a:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800186e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001876:	d543      	bpl.n	8001900 <main+0x820>
 8001878:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800187c:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8001a70 <main+0x990>
 8001880:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001884:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
 8001888:	e03a      	b.n	8001900 <main+0x820>
        } else if (max_val == gf) {
 800188a:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800188e:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001892:	eeb4 7a67 	vcmp.f32	s14, s15
 8001896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189a:	d114      	bne.n	80018c6 <main+0x7e6>
            h = 60 * ((bf - rf) / delta + 2);
 800189c:	ed97 7a23 	vldr	s14, [r7, #140]	@ 0x8c
 80018a0:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80018a4:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018a8:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80018ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018b0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80018b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018b8:	ed9f 7a6c 	vldr	s14, [pc, #432]	@ 8001a6c <main+0x98c>
 80018bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018c0:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
 80018c4:	e01c      	b.n	8001900 <main+0x820>
        } else if (max_val == bf) {
 80018c6:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 80018ca:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80018ce:	eeb4 7a67 	vcmp.f32	s14, s15
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d113      	bne.n	8001900 <main+0x820>
            h = 60 * ((rf - gf) / delta + 4);
 80018d8:	ed97 7a25 	vldr	s14, [r7, #148]	@ 0x94
 80018dc:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80018e0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018e4:	ed97 7a22 	vldr	s14, [r7, #136]	@ 0x88
 80018e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018ec:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80018f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018f4:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001a6c <main+0x98c>
 80018f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018fc:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
        }
    }

    // H??0-255??
    h = (h / 360) * 255;
 8001900:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 8001904:	eddf 6a5a 	vldr	s13, [pc, #360]	@ 8001a70 <main+0x990>
 8001908:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800190c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001a74 <main+0x994>
 8001910:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001914:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

    camera[0] = h;
 8001918:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 800191c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001920:	edc7 7a01 	vstr	s15, [r7, #4]
 8001924:	793b      	ldrb	r3, [r7, #4]
 8001926:	b2da      	uxtb	r2, r3
 8001928:	4b4d      	ldr	r3, [pc, #308]	@ (8001a60 <main+0x980>)
 800192a:	701a      	strb	r2, [r3, #0]

//get target
	performance.get_target_status(m_counter);
 800192c:	4b52      	ldr	r3, [pc, #328]	@ (8001a78 <main+0x998>)
 800192e:	681a      	ldr	r2, [r3, #0]
 8001930:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001934:	4611      	mov	r1, r2
 8001936:	4618      	mov	r0, r3
 8001938:	f001 f90d 	bl	8002b56 <_ZN11PERFORMANCE17get_target_statusEm>


////START do MOVEMENT

//get movement distance
	for(int i=0; i<2; i++){cur_position_rec[i] = cur_movement[i] - position[i];}
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001942:	e018      	b.n	8001976 <main+0x896>
 8001944:	4a4d      	ldr	r2, [pc, #308]	@ (8001a7c <main+0x99c>)
 8001946:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800194a:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800194e:	b29a      	uxth	r2, r3
 8001950:	494b      	ldr	r1, [pc, #300]	@ (8001a80 <main+0x9a0>)
 8001952:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001956:	f931 3013 	ldrsh.w	r3, [r1, r3, lsl #1]
 800195a:	b29b      	uxth	r3, r3
 800195c:	1ad3      	subs	r3, r2, r3
 800195e:	b29b      	uxth	r3, r3
 8001960:	b219      	sxth	r1, r3
 8001962:	4a48      	ldr	r2, [pc, #288]	@ (8001a84 <main+0x9a4>)
 8001964:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001968:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800196c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001970:	3301      	adds	r3, #1
 8001972:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8001976:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800197a:	2b01      	cmp	r3, #1
 800197c:	dde2      	ble.n	8001944 <main+0x864>

//convert movement distance to polar coordinates
	cur_position_pol[0] = pow(pow(cur_position_rec[0], 2) + pow(cur_position_rec[1], 2), 0.5);
 800197e:	4b41      	ldr	r3, [pc, #260]	@ (8001a84 <main+0x9a4>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	2102      	movs	r1, #2
 8001986:	4618      	mov	r0, r3
 8001988:	f001 f839 	bl	80029fe <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800198c:	ec55 4b10 	vmov	r4, r5, d0
 8001990:	4b3c      	ldr	r3, [pc, #240]	@ (8001a84 <main+0x9a4>)
 8001992:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001996:	2102      	movs	r1, #2
 8001998:	4618      	mov	r0, r3
 800199a:	f001 f830 	bl	80029fe <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 800199e:	ec53 2b10 	vmov	r2, r3, d0
 80019a2:	4620      	mov	r0, r4
 80019a4:	4629      	mov	r1, r5
 80019a6:	f7fe fc35 	bl	8000214 <__adddf3>
 80019aa:	4602      	mov	r2, r0
 80019ac:	460b      	mov	r3, r1
 80019ae:	ec43 2b17 	vmov	d7, r2, r3
 80019b2:	ed9f 1b27 	vldr	d1, [pc, #156]	@ 8001a50 <main+0x970>
 80019b6:	eeb0 0a47 	vmov.f32	s0, s14
 80019ba:	eef0 0a67 	vmov.f32	s1, s15
 80019be:	f007 fb13 	bl	8008fe8 <pow>
 80019c2:	ec53 2b10 	vmov	r2, r3, d0
 80019c6:	4610      	mov	r0, r2
 80019c8:	4619      	mov	r1, r3
 80019ca:	f7ff f889 	bl	8000ae0 <__aeabi_d2iz>
 80019ce:	4603      	mov	r3, r0
 80019d0:	b21a      	sxth	r2, r3
 80019d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a88 <main+0x9a8>)
 80019d4:	801a      	strh	r2, [r3, #0]
	cur_position_pol[1] = atan2(cur_position_rec[0], cur_position_rec[1]) / 3.1415 * 180.0;
 80019d6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a84 <main+0x9a4>)
 80019d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019dc:	4a29      	ldr	r2, [pc, #164]	@ (8001a84 <main+0x9a4>)
 80019de:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 80019e2:	4611      	mov	r1, r2
 80019e4:	4618      	mov	r0, r3
 80019e6:	f001 f82d 	bl	8002a44 <_ZSt5atan2IssEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 80019ea:	ec51 0b10 	vmov	r0, r1, d0
 80019ee:	a31a      	add	r3, pc, #104	@ (adr r3, 8001a58 <main+0x978>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe feee 	bl	80007d4 <__aeabi_ddiv>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	f04f 0200 	mov.w	r2, #0
 8001a04:	4b21      	ldr	r3, [pc, #132]	@ (8001a8c <main+0x9ac>)
 8001a06:	f7fe fdbb 	bl	8000580 <__aeabi_dmul>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	460b      	mov	r3, r1
 8001a0e:	4610      	mov	r0, r2
 8001a10:	4619      	mov	r1, r3
 8001a12:	f7ff f865 	bl	8000ae0 <__aeabi_d2iz>
 8001a16:	4603      	mov	r3, r0
 8001a18:	b21a      	sxth	r2, r3
 8001a1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a88 <main+0x9a8>)
 8001a1c:	805a      	strh	r2, [r3, #2]

//calculate movement speed from movement distance

	if((position[2] < cur_movement[2]) && (cur_position_pol[0] > dclr_thr)){speed ++;}
 8001a1e:	4b18      	ldr	r3, [pc, #96]	@ (8001a80 <main+0x9a0>)
 8001a20:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001a24:	4b15      	ldr	r3, [pc, #84]	@ (8001a7c <main+0x99c>)
 8001a26:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	da32      	bge.n	8001a94 <main+0x9b4>
 8001a2e:	4b16      	ldr	r3, [pc, #88]	@ (8001a88 <main+0x9a8>)
 8001a30:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a34:	461a      	mov	r2, r3
 8001a36:	4b16      	ldr	r3, [pc, #88]	@ (8001a90 <main+0x9b0>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	429a      	cmp	r2, r3
 8001a3c:	dd2a      	ble.n	8001a94 <main+0x9b4>
 8001a3e:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001a42:	b29b      	uxth	r3, r3
 8001a44:	3301      	adds	r3, #1
 8001a46:	b29b      	uxth	r3, r3
 8001a48:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 8001a4c:	e04c      	b.n	8001ae8 <main+0xa08>
 8001a4e:	bf00      	nop
 8001a50:	00000000 	.word	0x00000000
 8001a54:	3fe00000 	.word	0x3fe00000
 8001a58:	c083126f 	.word	0xc083126f
 8001a5c:	400921ca 	.word	0x400921ca
 8001a60:	20000464 	.word	0x20000464
 8001a64:	20000450 	.word	0x20000450
 8001a68:	402e0000 	.word	0x402e0000
 8001a6c:	42700000 	.word	0x42700000
 8001a70:	43b40000 	.word	0x43b40000
 8001a74:	437f0000 	.word	0x437f0000
 8001a78:	20000378 	.word	0x20000378
 8001a7c:	200003b4 	.word	0x200003b4
 8001a80:	20000394 	.word	0x20000394
 8001a84:	200003bc 	.word	0x200003bc
 8001a88:	200003c0 	.word	0x200003c0
 8001a8c:	40668000 	.word	0x40668000
 8001a90:	20000020 	.word	0x20000020
	else if(cur_position_pol[0] <= dclr_thr && cur_position_pol[0] > zero_thr){speed -= 2;}//
 8001a94:	4bba      	ldr	r3, [pc, #744]	@ (8001d80 <main+0xca0>)
 8001a96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4bb9      	ldr	r3, [pc, #740]	@ (8001d84 <main+0xca4>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	429a      	cmp	r2, r3
 8001aa2:	dc0e      	bgt.n	8001ac2 <main+0x9e2>
 8001aa4:	4bb6      	ldr	r3, [pc, #728]	@ (8001d80 <main+0xca0>)
 8001aa6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aaa:	461a      	mov	r2, r3
 8001aac:	4bb6      	ldr	r3, [pc, #728]	@ (8001d88 <main+0xca8>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	dd06      	ble.n	8001ac2 <main+0x9e2>
 8001ab4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8001ab8:	3b02      	subs	r3, #2
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 8001ac0:	e012      	b.n	8001ae8 <main+0xa08>
	else if(position[2] >= cur_movement[2]){speed --;}
 8001ac2:	4bb2      	ldr	r3, [pc, #712]	@ (8001d8c <main+0xcac>)
 8001ac4:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 8001ac8:	4bb1      	ldr	r3, [pc, #708]	@ (8001d90 <main+0xcb0>)
 8001aca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001ace:	429a      	cmp	r2, r3
 8001ad0:	db07      	blt.n	8001ae2 <main+0xa02>
 8001ad2:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001ad6:	b29b      	uxth	r3, r3
 8001ad8:	3b01      	subs	r3, #1
 8001ada:	b29b      	uxth	r3, r3
 8001adc:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 8001ae0:	e002      	b.n	8001ae8 <main+0xa08>
	else{speed = 0;}
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6

	if(cur_position_pol[0] <= dclr_thr && cur_position_pol[0] > zero_thr && speed < 100){speed = 100;}
 8001ae8:	4ba5      	ldr	r3, [pc, #660]	@ (8001d80 <main+0xca0>)
 8001aea:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001aee:	461a      	mov	r2, r3
 8001af0:	4ba4      	ldr	r3, [pc, #656]	@ (8001d84 <main+0xca4>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	429a      	cmp	r2, r3
 8001af6:	dc0e      	bgt.n	8001b16 <main+0xa36>
 8001af8:	4ba1      	ldr	r3, [pc, #644]	@ (8001d80 <main+0xca0>)
 8001afa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001afe:	461a      	mov	r2, r3
 8001b00:	4ba1      	ldr	r3, [pc, #644]	@ (8001d88 <main+0xca8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dd06      	ble.n	8001b16 <main+0xa36>
 8001b08:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001b0c:	2b63      	cmp	r3, #99	@ 0x63
 8001b0e:	dc02      	bgt.n	8001b16 <main+0xa36>
 8001b10:	2364      	movs	r3, #100	@ 0x64
 8001b12:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6

	if(speed > cur_movement[2]*3){speed = cur_movement[2]*3;}
 8001b16:	f9b7 20b6 	ldrsh.w	r2, [r7, #182]	@ 0xb6
 8001b1a:	4b9d      	ldr	r3, [pc, #628]	@ (8001d90 <main+0xcb0>)
 8001b1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b20:	4619      	mov	r1, r3
 8001b22:	460b      	mov	r3, r1
 8001b24:	005b      	lsls	r3, r3, #1
 8001b26:	440b      	add	r3, r1
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	dd0a      	ble.n	8001b42 <main+0xa62>
 8001b2c:	4b98      	ldr	r3, [pc, #608]	@ (8001d90 <main+0xcb0>)
 8001b2e:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	461a      	mov	r2, r3
 8001b36:	0052      	lsls	r2, r2, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	b29b      	uxth	r3, r3
 8001b3c:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
 8001b40:	e006      	b.n	8001b50 <main+0xa70>
	else if(speed < 0){speed = 0;}
 8001b42:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	da02      	bge.n	8001b50 <main+0xa70>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6

	speed = ((speed*8) + (p_speed*2) + 10-1)/ 10;
 8001b50:	f9b7 30b6 	ldrsh.w	r3, [r7, #182]	@ 0xb6
 8001b54:	009a      	lsls	r2, r3, #2
 8001b56:	f9b7 30b4 	ldrsh.w	r3, [r7, #180]	@ 0xb4
 8001b5a:	4413      	add	r3, r2
 8001b5c:	3305      	adds	r3, #5
 8001b5e:	005b      	lsls	r3, r3, #1
 8001b60:	3b01      	subs	r3, #1
 8001b62:	4a8c      	ldr	r2, [pc, #560]	@ (8001d94 <main+0xcb4>)
 8001b64:	fb82 1203 	smull	r1, r2, r2, r3
 8001b68:	1092      	asrs	r2, r2, #2
 8001b6a:	17db      	asrs	r3, r3, #31
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
	p_speed = speed;
 8001b72:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	@ 0xb6
 8001b76:	f8a7 30b4 	strh.w	r3, [r7, #180]	@ 0xb4

	degree = cur_position_pol[1];
 8001b7a:	4b81      	ldr	r3, [pc, #516]	@ (8001d80 <main+0xca0>)
 8001b7c:	885b      	ldrh	r3, [r3, #2]
 8001b7e:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86


//calculate motor speed from movement speed
	speed_set(rotate, speed, degree, MTRS, 0.7);
 8001b82:	4b85      	ldr	r3, [pc, #532]	@ (8001d98 <main+0xcb8>)
 8001b84:	edd3 7a00 	vldr	s15, [r3]
 8001b88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b8c:	f9b7 10b6 	ldrsh.w	r1, [r7, #182]	@ 0xb6
 8001b90:	f9b7 2086 	ldrsh.w	r2, [r7, #134]	@ 0x86
 8001b94:	ed9f 0a81 	vldr	s0, [pc, #516]	@ 8001d9c <main+0xcbc>
 8001b98:	4b81      	ldr	r3, [pc, #516]	@ (8001da0 <main+0xcc0>)
 8001b9a:	ee17 0a90 	vmov	r0, s15
 8001b9e:	f000 fca3 	bl	80024e8 <_Z9speed_setiiiPsf>

//calculate sending array from motor speed
	set_array(MTRS, send_array);
 8001ba2:	4980      	ldr	r1, [pc, #512]	@ (8001da4 <main+0xcc4>)
 8001ba4:	487e      	ldr	r0, [pc, #504]	@ (8001da0 <main+0xcc0>)
 8001ba6:	f000 fda9 	bl	80026fc <_Z9set_arrayPsPh>

//stop_flag
	if(HAL_GPIO_ReadPin(STRTSW_GPIO_Port, STRTSW_Pin) != 1){stop_flag = 0;}
 8001baa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bae:	487e      	ldr	r0, [pc, #504]	@ (8001da8 <main+0xcc8>)
 8001bb0:	f003 fc90 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b01      	cmp	r3, #1
 8001bb8:	bf14      	ite	ne
 8001bba:	2301      	movne	r3, #1
 8001bbc:	2300      	moveq	r3, #0
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d003      	beq.n	8001bcc <main+0xaec>
 8001bc4:	4b79      	ldr	r3, [pc, #484]	@ (8001dac <main+0xccc>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	701a      	strb	r2, [r3, #0]
 8001bca:	e013      	b.n	8001bf4 <main+0xb14>
//	else if(stop_counter > 10000){stop_flag = 0;}
//	else if(error_counter > 10000){stop_flag = 0;}
	else if(performance.get_shutdown() != 1){stop_flag = 0;}
 8001bcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f000 ffa6 	bl	8002b22 <_ZN11PERFORMANCE12get_shutdownEv>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b01      	cmp	r3, #1
 8001bda:	bf14      	ite	ne
 8001bdc:	2301      	movne	r3, #1
 8001bde:	2300      	moveq	r3, #0
 8001be0:	b2db      	uxtb	r3, r3
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d003      	beq.n	8001bee <main+0xb0e>
 8001be6:	4b71      	ldr	r3, [pc, #452]	@ (8001dac <main+0xccc>)
 8001be8:	2200      	movs	r2, #0
 8001bea:	701a      	strb	r2, [r3, #0]
 8001bec:	e002      	b.n	8001bf4 <main+0xb14>
	else{stop_flag = 1;}
 8001bee:	4b6f      	ldr	r3, [pc, #444]	@ (8001dac <main+0xccc>)
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	701a      	strb	r2, [r3, #0]

//send to motor
	if(stop_flag == 1){
 8001bf4:	4b6d      	ldr	r3, [pc, #436]	@ (8001dac <main+0xccc>)
 8001bf6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bfa:	2b01      	cmp	r3, #1
 8001bfc:	d106      	bne.n	8001c0c <main+0xb2c>
	  HAL_UART_Transmit(&huart6, send_array, 12, 1);
 8001bfe:	2301      	movs	r3, #1
 8001c00:	220c      	movs	r2, #12
 8001c02:	4968      	ldr	r1, [pc, #416]	@ (8001da4 <main+0xcc4>)
 8001c04:	486a      	ldr	r0, [pc, #424]	@ (8001db0 <main+0xcd0>)
 8001c06:	f006 fb8b 	bl	8008320 <HAL_UART_Transmit>
 8001c0a:	e030      	b.n	8001c6e <main+0xb8e>
	}else{
		for(int i=0; i<4; i++){
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001c12:	e022      	b.n	8001c5a <main+0xb7a>
		  send_array[3*i] = 250 + i;
 8001c14:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c18:	b2d9      	uxtb	r1, r3
 8001c1a:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001c1e:	4613      	mov	r3, r2
 8001c20:	005b      	lsls	r3, r3, #1
 8001c22:	4413      	add	r3, r2
 8001c24:	1f8a      	subs	r2, r1, #6
 8001c26:	b2d1      	uxtb	r1, r2
 8001c28:	4a5e      	ldr	r2, [pc, #376]	@ (8001da4 <main+0xcc4>)
 8001c2a:	54d1      	strb	r1, [r2, r3]
		  send_array[3*i + 1] = 210;
 8001c2c:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001c30:	4613      	mov	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	4413      	add	r3, r2
 8001c36:	3301      	adds	r3, #1
 8001c38:	4a5a      	ldr	r2, [pc, #360]	@ (8001da4 <main+0xcc4>)
 8001c3a:	21d2      	movs	r1, #210	@ 0xd2
 8001c3c:	54d1      	strb	r1, [r2, r3]
		  send_array[3*i + 2] = 210;
 8001c3e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 8001c42:	4613      	mov	r3, r2
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	4413      	add	r3, r2
 8001c48:	3302      	adds	r3, #2
 8001c4a:	4a56      	ldr	r2, [pc, #344]	@ (8001da4 <main+0xcc4>)
 8001c4c:	21d2      	movs	r1, #210	@ 0xd2
 8001c4e:	54d1      	strb	r1, [r2, r3]
		for(int i=0; i<4; i++){
 8001c50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c54:	3301      	adds	r3, #1
 8001c56:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001c5a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001c5e:	2b03      	cmp	r3, #3
 8001c60:	ddd8      	ble.n	8001c14 <main+0xb34>
		}
		HAL_UART_Transmit(&huart6, send_array, 12, 1);
 8001c62:	2301      	movs	r3, #1
 8001c64:	220c      	movs	r2, #12
 8001c66:	494f      	ldr	r1, [pc, #316]	@ (8001da4 <main+0xcc4>)
 8001c68:	4851      	ldr	r0, [pc, #324]	@ (8001db0 <main+0xcd0>)
 8001c6a:	f006 fb59 	bl	8008320 <HAL_UART_Transmit>
	}

//send to panel
	uint8_t display_send_array[13];
	for(int i=0; i<13; i++){
 8001c6e:	2300      	movs	r3, #0
 8001c70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001c74:	e010      	b.n	8001c98 <main+0xbb8>
		display_send_array[i] = display[i];
 8001c76:	4a4f      	ldr	r2, [pc, #316]	@ (8001db4 <main+0xcd4>)
 8001c78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c7c:	4413      	add	r3, r2
 8001c7e:	7819      	ldrb	r1, [r3, #0]
 8001c80:	f107 020c 	add.w	r2, r7, #12
 8001c84:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c88:	4413      	add	r3, r2
 8001c8a:	460a      	mov	r2, r1
 8001c8c:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<13; i++){
 8001c8e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c92:	3301      	adds	r3, #1
 8001c94:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001c98:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c9c:	2b0c      	cmp	r3, #12
 8001c9e:	ddea      	ble.n	8001c76 <main+0xb96>
	}

	if(performance.get_fixing() == 1){
 8001ca0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f000 ff49 	bl	8002b3c <_ZN11PERFORMANCE10get_fixingEv>
 8001caa:	4603      	mov	r3, r0
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	bf0c      	ite	eq
 8001cb0:	2301      	moveq	r3, #1
 8001cb2:	2300      	movne	r3, #0
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d054      	beq.n	8001d64 <main+0xc84>
		int16_t fixing1;
		int16_t fixing2;
		fixing1 = circle_position[0] - position[0];
 8001cba:	4b3f      	ldr	r3, [pc, #252]	@ (8001db8 <main+0xcd8>)
 8001cbc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	4b32      	ldr	r3, [pc, #200]	@ (8001d8c <main+0xcac>)
 8001cc4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cc8:	b29b      	uxth	r3, r3
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
		fixing1 = fixing1 / 10;
 8001cd2:	f9b7 3084 	ldrsh.w	r3, [r7, #132]	@ 0x84
 8001cd6:	4a2f      	ldr	r2, [pc, #188]	@ (8001d94 <main+0xcb4>)
 8001cd8:	fb82 1203 	smull	r1, r2, r2, r3
 8001cdc:	1092      	asrs	r2, r2, #2
 8001cde:	17db      	asrs	r3, r3, #31
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
		fixing1 = 24 + fixing1;
 8001ce6:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001cea:	3318      	adds	r3, #24
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
		display_send_array[1] = fixing1+100;
 8001cf2:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	3364      	adds	r3, #100	@ 0x64
 8001cfa:	b2db      	uxtb	r3, r3
 8001cfc:	737b      	strb	r3, [r7, #13]

		display_send_array[2] = circle_position[1] / 10 + 100;
 8001cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8001db8 <main+0xcd8>)
 8001d00:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d04:	4a23      	ldr	r2, [pc, #140]	@ (8001d94 <main+0xcb4>)
 8001d06:	fb82 1203 	smull	r1, r2, r2, r3
 8001d0a:	1092      	asrs	r2, r2, #2
 8001d0c:	17db      	asrs	r3, r3, #31
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	b21b      	sxth	r3, r3
 8001d12:	b2db      	uxtb	r3, r3
 8001d14:	3364      	adds	r3, #100	@ 0x64
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	73bb      	strb	r3, [r7, #14]

		fixing2 = circle_position[2] - position[1] * circle_position[2] / shrink_const;
 8001d1a:	4b27      	ldr	r3, [pc, #156]	@ (8001db8 <main+0xcd8>)
 8001d1c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	4b1a      	ldr	r3, [pc, #104]	@ (8001d8c <main+0xcac>)
 8001d24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4b23      	ldr	r3, [pc, #140]	@ (8001db8 <main+0xcd8>)
 8001d2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d30:	fb01 f303 	mul.w	r3, r1, r3
 8001d34:	4921      	ldr	r1, [pc, #132]	@ (8001dbc <main+0xcdc>)
 8001d36:	8809      	ldrh	r1, [r1, #0]
 8001d38:	fb93 f3f1 	sdiv	r3, r3, r1
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	1ad3      	subs	r3, r2, r3
 8001d40:	b29b      	uxth	r3, r3
 8001d42:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
		fixing2 = fixing2 / 10;
 8001d46:	f9b7 3082 	ldrsh.w	r3, [r7, #130]	@ 0x82
 8001d4a:	4a12      	ldr	r2, [pc, #72]	@ (8001d94 <main+0xcb4>)
 8001d4c:	fb82 1203 	smull	r1, r2, r2, r3
 8001d50:	1092      	asrs	r2, r2, #2
 8001d52:	17db      	asrs	r3, r3, #31
 8001d54:	1ad3      	subs	r3, r2, r3
 8001d56:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
		display_send_array[3] = fixing2;
 8001d5a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8001d5e:	b2db      	uxtb	r3, r3
 8001d60:	73fb      	strb	r3, [r7, #15]
 8001d62:	e009      	b.n	8001d78 <main+0xc98>
	}else{
		display_send_array[1] = display[1] + 100;
 8001d64:	4b13      	ldr	r3, [pc, #76]	@ (8001db4 <main+0xcd4>)
 8001d66:	785b      	ldrb	r3, [r3, #1]
 8001d68:	3364      	adds	r3, #100	@ 0x64
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	737b      	strb	r3, [r7, #13]
		display_send_array[2] = display[2] + 100;
 8001d6e:	4b11      	ldr	r3, [pc, #68]	@ (8001db4 <main+0xcd4>)
 8001d70:	789b      	ldrb	r3, [r3, #2]
 8001d72:	3364      	adds	r3, #100	@ 0x64
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	73bb      	strb	r3, [r7, #14]
	}

	for(int i=0; i<12; i++){
 8001d78:	2300      	movs	r3, #0
 8001d7a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001d7e:	e041      	b.n	8001e04 <main+0xd24>
 8001d80:	200003c0 	.word	0x200003c0
 8001d84:	20000020 	.word	0x20000020
 8001d88:	2000001c 	.word	0x2000001c
 8001d8c:	20000394 	.word	0x20000394
 8001d90:	200003b4 	.word	0x200003b4
 8001d94:	66666667 	.word	0x66666667
 8001d98:	2000039c 	.word	0x2000039c
 8001d9c:	3f333333 	.word	0x3f333333
 8001da0:	20000384 	.word	0x20000384
 8001da4:	20000000 	.word	0x20000000
 8001da8:	40020400 	.word	0x40020400
 8001dac:	20000468 	.word	0x20000468
 8001db0:	20000270 	.word	0x20000270
 8001db4:	2000000c 	.word	0x2000000c
 8001db8:	200003a0 	.word	0x200003a0
 8001dbc:	20000024 	.word	0x20000024
		if(display_send_array[i+1] == 250){display_send_array[i+1]++;}
 8001dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001dc4:	3301      	adds	r3, #1
 8001dc6:	33c8      	adds	r3, #200	@ 0xc8
 8001dc8:	f107 0208 	add.w	r2, r7, #8
 8001dcc:	4413      	add	r3, r2
 8001dce:	f813 3cc4 	ldrb.w	r3, [r3, #-196]
 8001dd2:	2bfa      	cmp	r3, #250	@ 0xfa
 8001dd4:	d111      	bne.n	8001dfa <main+0xd1a>
 8001dd6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001dda:	3301      	adds	r3, #1
 8001ddc:	f103 02c8 	add.w	r2, r3, #200	@ 0xc8
 8001de0:	f107 0108 	add.w	r1, r7, #8
 8001de4:	440a      	add	r2, r1
 8001de6:	f812 2cc4 	ldrb.w	r2, [r2, #-196]
 8001dea:	3201      	adds	r2, #1
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	33c8      	adds	r3, #200	@ 0xc8
 8001df0:	f107 0108 	add.w	r1, r7, #8
 8001df4:	440b      	add	r3, r1
 8001df6:	f803 2cc4 	strb.w	r2, [r3, #-196]
	for(int i=0; i<12; i++){
 8001dfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001dfe:	3301      	adds	r3, #1
 8001e00:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001e04:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001e08:	2b0b      	cmp	r3, #11
 8001e0a:	ddd9      	ble.n	8001dc0 <main+0xce0>
		else{}
	}
	HAL_UART_Transmit(&huart3, display_send_array, 13, 1);
 8001e0c:	f107 010c 	add.w	r1, r7, #12
 8001e10:	2301      	movs	r3, #1
 8001e12:	220d      	movs	r2, #13
 8001e14:	4825      	ldr	r0, [pc, #148]	@ (8001eac <main+0xdcc>)
 8001e16:	f006 fa83 	bl	8008320 <HAL_UART_Transmit>

////END do MOVEMENT

	if(camera[1] == 1){
 8001e1a:	4b25      	ldr	r3, [pc, #148]	@ (8001eb0 <main+0xdd0>)
 8001e1c:	785b      	ldrb	r3, [r3, #1]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d110      	bne.n	8001e44 <main+0xd64>
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001e22:	2201      	movs	r2, #1
 8001e24:	2120      	movs	r1, #32
 8001e26:	4823      	ldr	r0, [pc, #140]	@ (8001eb4 <main+0xdd4>)
 8001e28:	f003 fb6c 	bl	8005504 <HAL_GPIO_WritePin>
		if(camera_pcounter_flag == 0){
 8001e2c:	f997 30c7 	ldrsb.w	r3, [r7, #199]	@ 0xc7
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d103      	bne.n	8001e3c <main+0xd5c>
			camera_pcounter = m_counter;
 8001e34:	4b20      	ldr	r3, [pc, #128]	@ (8001eb8 <main+0xdd8>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
		}
		camera_pcounter_flag = 1;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
 8001e42:	e007      	b.n	8001e54 <main+0xd74>
	}else{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001e44:	2200      	movs	r2, #0
 8001e46:	2120      	movs	r1, #32
 8001e48:	481a      	ldr	r0, [pc, #104]	@ (8001eb4 <main+0xdd4>)
 8001e4a:	f003 fb5b 	bl	8005504 <HAL_GPIO_WritePin>
		camera_pcounter_flag = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	f887 30c7 	strb.w	r3, [r7, #199]	@ 0xc7
	}

	if(m_counter - camera_pcounter > 1000){
 8001e54:	4b18      	ldr	r3, [pc, #96]	@ (8001eb8 <main+0xdd8>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e62:	d904      	bls.n	8001e6e <main+0xd8e>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 120);
 8001e64:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <main+0xddc>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	2278      	movs	r2, #120	@ 0x78
 8001e6a:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e6c:	e00b      	b.n	8001e86 <main+0xda6>
	}else if(m_counter - camera_pcounter > 2000){
 8001e6e:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <main+0xdd8>)
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e7c:	d903      	bls.n	8001e86 <main+0xda6>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 25);
 8001e7e:	4b0f      	ldr	r3, [pc, #60]	@ (8001ebc <main+0xddc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2219      	movs	r2, #25
 8001e84:	635a      	str	r2, [r3, #52]	@ 0x34
	}


//L
	if(m_counter - Ltika_pcounter > 1000){
 8001e86:	4b0c      	ldr	r3, [pc, #48]	@ (8001eb8 <main+0xdd8>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001e8e:	1ad3      	subs	r3, r2, r3
 8001e90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e94:	f67f aa39 	bls.w	800130a <main+0x22a>
	HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8001e98:	2104      	movs	r1, #4
 8001e9a:	4809      	ldr	r0, [pc, #36]	@ (8001ec0 <main+0xde0>)
 8001e9c:	f003 fb4b 	bl	8005536 <HAL_GPIO_TogglePin>
	Ltika_pcounter = m_counter;
 8001ea0:	4b05      	ldr	r3, [pc, #20]	@ (8001eb8 <main+0xdd8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8001ea8:	f7ff ba2f 	b.w	800130a <main+0x22a>
 8001eac:	20000228 	.word	0x20000228
 8001eb0:	20000464 	.word	0x20000464
 8001eb4:	40020000 	.word	0x40020000
 8001eb8:	20000378 	.word	0x20000378
 8001ebc:	20000150 	.word	0x20000150
 8001ec0:	40020400 	.word	0x40020400

08001ec4 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b094      	sub	sp, #80	@ 0x50
 8001ec8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001eca:	f107 031c 	add.w	r3, r7, #28
 8001ece:	2234      	movs	r2, #52	@ 0x34
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f009 f9f0 	bl	800b2b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ed8:	f107 0308 	add.w	r3, r7, #8
 8001edc:	2200      	movs	r2, #0
 8001ede:	601a      	str	r2, [r3, #0]
 8001ee0:	605a      	str	r2, [r3, #4]
 8001ee2:	609a      	str	r2, [r3, #8]
 8001ee4:	60da      	str	r2, [r3, #12]
 8001ee6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ee8:	2300      	movs	r3, #0
 8001eea:	607b      	str	r3, [r7, #4]
 8001eec:	4b34      	ldr	r3, [pc, #208]	@ (8001fc0 <_Z18SystemClock_Configv+0xfc>)
 8001eee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ef0:	4a33      	ldr	r2, [pc, #204]	@ (8001fc0 <_Z18SystemClock_Configv+0xfc>)
 8001ef2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ef6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ef8:	4b31      	ldr	r3, [pc, #196]	@ (8001fc0 <_Z18SystemClock_Configv+0xfc>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	607b      	str	r3, [r7, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f04:	2300      	movs	r3, #0
 8001f06:	603b      	str	r3, [r7, #0]
 8001f08:	4b2e      	ldr	r3, [pc, #184]	@ (8001fc4 <_Z18SystemClock_Configv+0x100>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a2d      	ldr	r2, [pc, #180]	@ (8001fc4 <_Z18SystemClock_Configv+0x100>)
 8001f0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b2b      	ldr	r3, [pc, #172]	@ (8001fc4 <_Z18SystemClock_Configv+0x100>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001f1c:	603b      	str	r3, [r7, #0]
 8001f1e:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f20:	2302      	movs	r3, #2
 8001f22:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f24:	2301      	movs	r3, #1
 8001f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f28:	2310      	movs	r3, #16
 8001f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f2c:	2302      	movs	r3, #2
 8001f2e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f30:	2300      	movs	r3, #0
 8001f32:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001f34:	2310      	movs	r3, #16
 8001f36:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 360;
 8001f38:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001f3c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f3e:	2302      	movs	r3, #2
 8001f40:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001f42:	2302      	movs	r3, #2
 8001f44:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001f46:	2302      	movs	r3, #2
 8001f48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f4a:	f107 031c 	add.w	r3, r7, #28
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f004 fec8 	bl	8006ce4 <HAL_RCC_OscConfig>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	bf14      	ite	ne
 8001f5a:	2301      	movne	r3, #1
 8001f5c:	2300      	moveq	r3, #0
 8001f5e:	b2db      	uxtb	r3, r3
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <_Z18SystemClock_Configv+0xa4>
  {
    Error_Handler();
 8001f64:	f000 fd45 	bl	80029f2 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001f68:	f004 fb24 	bl	80065b4 <HAL_PWREx_EnableOverDrive>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	bf14      	ite	ne
 8001f72:	2301      	movne	r3, #1
 8001f74:	2300      	moveq	r3, #0
 8001f76:	b2db      	uxtb	r3, r3
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <_Z18SystemClock_Configv+0xbc>
  {
    Error_Handler();
 8001f7c:	f000 fd39 	bl	80029f2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f80:	230f      	movs	r3, #15
 8001f82:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f84:	2302      	movs	r3, #2
 8001f86:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f8c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f90:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001f92:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001f96:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f98:	f107 0308 	add.w	r3, r7, #8
 8001f9c:	2105      	movs	r1, #5
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f004 fb58 	bl	8006654 <HAL_RCC_ClockConfig>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	bf14      	ite	ne
 8001faa:	2301      	movne	r3, #1
 8001fac:	2300      	moveq	r3, #0
 8001fae:	b2db      	uxtb	r3, r3
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <_Z18SystemClock_Configv+0xf4>
  {
    Error_Handler();
 8001fb4:	f000 fd1d 	bl	80029f2 <Error_Handler>
  }
}
 8001fb8:	bf00      	nop
 8001fba:	3750      	adds	r7, #80	@ 0x50
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	40023800 	.word	0x40023800
 8001fc4:	40007000 	.word	0x40007000

08001fc8 <_ZL12MX_I2C1_Initv>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fcc:	4b15      	ldr	r3, [pc, #84]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fce:	4a16      	ldr	r2, [pc, #88]	@ (8002028 <_ZL12MX_I2C1_Initv+0x60>)
 8001fd0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001fd2:	4b14      	ldr	r3, [pc, #80]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fd4:	4a15      	ldr	r2, [pc, #84]	@ (800202c <_ZL12MX_I2C1_Initv+0x64>)
 8001fd6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fd8:	4b12      	ldr	r3, [pc, #72]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fde:	4b11      	ldr	r3, [pc, #68]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fe4:	4b0f      	ldr	r3, [pc, #60]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fe6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001fea:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fec:	4b0d      	ldr	r3, [pc, #52]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ffe:	4b09      	ldr	r3, [pc, #36]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8002000:	2200      	movs	r2, #0
 8002002:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002004:	4807      	ldr	r0, [pc, #28]	@ (8002024 <_ZL12MX_I2C1_Initv+0x5c>)
 8002006:	f003 fab1 	bl	800556c <HAL_I2C_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	bf14      	ite	ne
 8002010:	2301      	movne	r3, #1
 8002012:	2300      	moveq	r3, #0
 8002014:	b2db      	uxtb	r3, r3
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <_ZL12MX_I2C1_Initv+0x56>
  {
    Error_Handler();
 800201a:	f000 fcea 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	200000b4 	.word	0x200000b4
 8002028:	40005400 	.word	0x40005400
 800202c:	000186a0 	.word	0x000186a0

08002030 <_ZL12MX_TIM2_Initv>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002036:	f107 0308 	add.w	r3, r7, #8
 800203a:	2200      	movs	r2, #0
 800203c:	601a      	str	r2, [r3, #0]
 800203e:	605a      	str	r2, [r3, #4]
 8002040:	609a      	str	r2, [r3, #8]
 8002042:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002044:	463b      	mov	r3, r7
 8002046:	2200      	movs	r2, #0
 8002048:	601a      	str	r2, [r3, #0]
 800204a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800204c:	4b25      	ldr	r3, [pc, #148]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 800204e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002052:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 89;
 8002054:	4b23      	ldr	r3, [pc, #140]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 8002056:	2259      	movs	r2, #89	@ 0x59
 8002058:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800205a:	4b22      	ldr	r3, [pc, #136]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 800205c:	2200      	movs	r2, #0
 800205e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002060:	4b20      	ldr	r3, [pc, #128]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 8002062:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002066:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002068:	4b1e      	ldr	r3, [pc, #120]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 800206a:	2200      	movs	r2, #0
 800206c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206e:	4b1d      	ldr	r3, [pc, #116]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 8002070:	2200      	movs	r2, #0
 8002072:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002074:	481b      	ldr	r0, [pc, #108]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 8002076:	f005 f8d3 	bl	8007220 <HAL_TIM_Base_Init>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	bf14      	ite	ne
 8002080:	2301      	movne	r3, #1
 8002082:	2300      	moveq	r3, #0
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <_ZL12MX_TIM2_Initv+0x5e>
  {
    Error_Handler();
 800208a:	f000 fcb2 	bl	80029f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800208e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002092:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002094:	f107 0308 	add.w	r3, r7, #8
 8002098:	4619      	mov	r1, r3
 800209a:	4812      	ldr	r0, [pc, #72]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 800209c:	f005 fc54 	bl	8007948 <HAL_TIM_ConfigClockSource>
 80020a0:	4603      	mov	r3, r0
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	bf14      	ite	ne
 80020a6:	2301      	movne	r3, #1
 80020a8:	2300      	moveq	r3, #0
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <_ZL12MX_TIM2_Initv+0x84>
  {
    Error_Handler();
 80020b0:	f000 fc9f 	bl	80029f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b4:	2300      	movs	r3, #0
 80020b6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80020bc:	463b      	mov	r3, r7
 80020be:	4619      	mov	r1, r3
 80020c0:	4808      	ldr	r0, [pc, #32]	@ (80020e4 <_ZL12MX_TIM2_Initv+0xb4>)
 80020c2:	f006 f84d 	bl	8008160 <HAL_TIMEx_MasterConfigSynchronization>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	bf14      	ite	ne
 80020cc:	2301      	movne	r3, #1
 80020ce:	2300      	moveq	r3, #0
 80020d0:	b2db      	uxtb	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d001      	beq.n	80020da <_ZL12MX_TIM2_Initv+0xaa>
  {
    Error_Handler();
 80020d6:	f000 fc8c 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80020da:	bf00      	nop
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	20000108 	.word	0x20000108

080020e8 <_ZL12MX_TIM4_Initv>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08e      	sub	sp, #56	@ 0x38
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020fc:	f107 0320 	add.w	r3, r7, #32
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002106:	1d3b      	adds	r3, r7, #4
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
 8002114:	615a      	str	r2, [r3, #20]
 8002116:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002118:	4b39      	ldr	r3, [pc, #228]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 800211a:	4a3a      	ldr	r2, [pc, #232]	@ (8002204 <_ZL12MX_TIM4_Initv+0x11c>)
 800211c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 1800-1;
 800211e:	4b38      	ldr	r3, [pc, #224]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002120:	f240 7207 	movw	r2, #1799	@ 0x707
 8002124:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002126:	4b36      	ldr	r3, [pc, #216]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 800212c:	4b34      	ldr	r3, [pc, #208]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 800212e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002132:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002134:	4b32      	ldr	r3, [pc, #200]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002136:	2200      	movs	r2, #0
 8002138:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800213a:	4b31      	ldr	r3, [pc, #196]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 800213c:	2200      	movs	r2, #0
 800213e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002140:	482f      	ldr	r0, [pc, #188]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002142:	f005 f86d 	bl	8007220 <HAL_TIM_Base_Init>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	bf14      	ite	ne
 800214c:	2301      	movne	r3, #1
 800214e:	2300      	moveq	r3, #0
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <_ZL12MX_TIM4_Initv+0x72>
  {
    Error_Handler();
 8002156:	f000 fc4c 	bl	80029f2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800215a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800215e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002160:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002164:	4619      	mov	r1, r3
 8002166:	4826      	ldr	r0, [pc, #152]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002168:	f005 fbee 	bl	8007948 <HAL_TIM_ConfigClockSource>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	bf14      	ite	ne
 8002172:	2301      	movne	r3, #1
 8002174:	2300      	moveq	r3, #0
 8002176:	b2db      	uxtb	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d001      	beq.n	8002180 <_ZL12MX_TIM4_Initv+0x98>
  {
    Error_Handler();
 800217c:	f000 fc39 	bl	80029f2 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002180:	481f      	ldr	r0, [pc, #124]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 8002182:	f005 f90d 	bl	80073a0 <HAL_TIM_PWM_Init>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	bf14      	ite	ne
 800218c:	2301      	movne	r3, #1
 800218e:	2300      	moveq	r3, #0
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <_ZL12MX_TIM4_Initv+0xb2>
  {
    Error_Handler();
 8002196:	f000 fc2c 	bl	80029f2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800219e:	2300      	movs	r3, #0
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021a2:	f107 0320 	add.w	r3, r7, #32
 80021a6:	4619      	mov	r1, r3
 80021a8:	4815      	ldr	r0, [pc, #84]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 80021aa:	f005 ffd9 	bl	8008160 <HAL_TIMEx_MasterConfigSynchronization>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	bf14      	ite	ne
 80021b4:	2301      	movne	r3, #1
 80021b6:	2300      	moveq	r3, #0
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <_ZL12MX_TIM4_Initv+0xda>
  {
    Error_Handler();
 80021be:	f000 fc18 	bl	80029f2 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021c2:	2360      	movs	r3, #96	@ 0x60
 80021c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80021c6:	2300      	movs	r3, #0
 80021c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021ca:	2300      	movs	r3, #0
 80021cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021ce:	2300      	movs	r3, #0
 80021d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80021d2:	1d3b      	adds	r3, r7, #4
 80021d4:	2200      	movs	r2, #0
 80021d6:	4619      	mov	r1, r3
 80021d8:	4809      	ldr	r0, [pc, #36]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 80021da:	f005 faf3 	bl	80077c4 <HAL_TIM_PWM_ConfigChannel>
 80021de:	4603      	mov	r3, r0
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	bf14      	ite	ne
 80021e4:	2301      	movne	r3, #1
 80021e6:	2300      	moveq	r3, #0
 80021e8:	b2db      	uxtb	r3, r3
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d001      	beq.n	80021f2 <_ZL12MX_TIM4_Initv+0x10a>
  {
    Error_Handler();
 80021ee:	f000 fc00 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80021f2:	4803      	ldr	r0, [pc, #12]	@ (8002200 <_ZL12MX_TIM4_Initv+0x118>)
 80021f4:	f002 f86c 	bl	80042d0 <HAL_TIM_MspPostInit>

}
 80021f8:	bf00      	nop
 80021fa:	3738      	adds	r7, #56	@ 0x38
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	20000150 	.word	0x20000150
 8002204:	40000800 	.word	0x40000800

08002208 <_ZL13MX_UART5_Initv>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800220c:	4b13      	ldr	r3, [pc, #76]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 800220e:	4a14      	ldr	r2, [pc, #80]	@ (8002260 <_ZL13MX_UART5_Initv+0x58>)
 8002210:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002212:	4b12      	ldr	r3, [pc, #72]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 8002214:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002218:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800221a:	4b10      	ldr	r3, [pc, #64]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002220:	4b0e      	ldr	r3, [pc, #56]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002226:	4b0d      	ldr	r3, [pc, #52]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 8002228:	2200      	movs	r2, #0
 800222a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800222c:	4b0b      	ldr	r3, [pc, #44]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 800222e:	220c      	movs	r2, #12
 8002230:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002232:	4b0a      	ldr	r3, [pc, #40]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002238:	4b08      	ldr	r3, [pc, #32]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 800223a:	2200      	movs	r2, #0
 800223c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800223e:	4807      	ldr	r0, [pc, #28]	@ (800225c <_ZL13MX_UART5_Initv+0x54>)
 8002240:	f006 f81e 	bl	8008280 <HAL_UART_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	bf14      	ite	ne
 800224a:	2301      	movne	r3, #1
 800224c:	2300      	moveq	r3, #0
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <_ZL13MX_UART5_Initv+0x50>
  {
    Error_Handler();
 8002254:	f000 fbcd 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002258:	bf00      	nop
 800225a:	bd80      	pop	{r7, pc}
 800225c:	20000198 	.word	0x20000198
 8002260:	40005000 	.word	0x40005000

08002264 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002268:	4b13      	ldr	r3, [pc, #76]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 800226a:	4a14      	ldr	r2, [pc, #80]	@ (80022bc <_ZL19MX_USART2_UART_Initv+0x58>)
 800226c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800226e:	4b12      	ldr	r3, [pc, #72]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002270:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002274:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002276:	4b10      	ldr	r3, [pc, #64]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800227c:	4b0e      	ldr	r3, [pc, #56]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002282:	4b0d      	ldr	r3, [pc, #52]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002284:	2200      	movs	r2, #0
 8002286:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002288:	4b0b      	ldr	r3, [pc, #44]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 800228a:	220c      	movs	r2, #12
 800228c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800228e:	4b0a      	ldr	r3, [pc, #40]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002294:	4b08      	ldr	r3, [pc, #32]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002296:	2200      	movs	r2, #0
 8002298:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800229a:	4807      	ldr	r0, [pc, #28]	@ (80022b8 <_ZL19MX_USART2_UART_Initv+0x54>)
 800229c:	f005 fff0 	bl	8008280 <HAL_UART_Init>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	bf14      	ite	ne
 80022a6:	2301      	movne	r3, #1
 80022a8:	2300      	moveq	r3, #0
 80022aa:	b2db      	uxtb	r3, r3
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <_ZL19MX_USART2_UART_Initv+0x50>
  {
    Error_Handler();
 80022b0:	f000 fb9f 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80022b4:	bf00      	nop
 80022b6:	bd80      	pop	{r7, pc}
 80022b8:	200001e0 	.word	0x200001e0
 80022bc:	40004400 	.word	0x40004400

080022c0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80022c4:	4b13      	ldr	r3, [pc, #76]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022c6:	4a14      	ldr	r2, [pc, #80]	@ (8002318 <_ZL19MX_USART3_UART_Initv+0x58>)
 80022c8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80022ca:	4b12      	ldr	r3, [pc, #72]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80022d0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022da:	2200      	movs	r2, #0
 80022dc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022e6:	220c      	movs	r2, #12
 80022e8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022ec:	2200      	movs	r2, #0
 80022ee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022f0:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022f2:	2200      	movs	r2, #0
 80022f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022f6:	4807      	ldr	r0, [pc, #28]	@ (8002314 <_ZL19MX_USART3_UART_Initv+0x54>)
 80022f8:	f005 ffc2 	bl	8008280 <HAL_UART_Init>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	bf14      	ite	ne
 8002302:	2301      	movne	r3, #1
 8002304:	2300      	moveq	r3, #0
 8002306:	b2db      	uxtb	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 800230c:	f000 fb71 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002310:	bf00      	nop
 8002312:	bd80      	pop	{r7, pc}
 8002314:	20000228 	.word	0x20000228
 8002318:	40004800 	.word	0x40004800

0800231c <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002320:	4b13      	ldr	r3, [pc, #76]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002322:	4a14      	ldr	r2, [pc, #80]	@ (8002374 <_ZL19MX_USART6_UART_Initv+0x58>)
 8002324:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002326:	4b12      	ldr	r3, [pc, #72]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002328:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800232c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800232e:	4b10      	ldr	r3, [pc, #64]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002330:	2200      	movs	r2, #0
 8002332:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002334:	4b0e      	ldr	r3, [pc, #56]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002336:	2200      	movs	r2, #0
 8002338:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800233a:	4b0d      	ldr	r3, [pc, #52]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 800233c:	2200      	movs	r2, #0
 800233e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002340:	4b0b      	ldr	r3, [pc, #44]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002342:	220c      	movs	r2, #12
 8002344:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002346:	4b0a      	ldr	r3, [pc, #40]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002348:	2200      	movs	r2, #0
 800234a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800234c:	4b08      	ldr	r3, [pc, #32]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 800234e:	2200      	movs	r2, #0
 8002350:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002352:	4807      	ldr	r0, [pc, #28]	@ (8002370 <_ZL19MX_USART6_UART_Initv+0x54>)
 8002354:	f005 ff94 	bl	8008280 <HAL_UART_Init>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	bf14      	ite	ne
 800235e:	2301      	movne	r3, #1
 8002360:	2300      	moveq	r3, #0
 8002362:	b2db      	uxtb	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	d001      	beq.n	800236c <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 8002368:	f000 fb43 	bl	80029f2 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800236c:	bf00      	nop
 800236e:	bd80      	pop	{r7, pc}
 8002370:	20000270 	.word	0x20000270
 8002374:	40011400 	.word	0x40011400

08002378 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800237e:	2300      	movs	r3, #0
 8002380:	607b      	str	r3, [r7, #4]
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <_ZL11MX_DMA_Initv+0x4c>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	4a0f      	ldr	r2, [pc, #60]	@ (80023c4 <_ZL11MX_DMA_Initv+0x4c>)
 8002388:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800238c:	6313      	str	r3, [r2, #48]	@ 0x30
 800238e:	4b0d      	ldr	r3, [pc, #52]	@ (80023c4 <_ZL11MX_DMA_Initv+0x4c>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002392:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002396:	607b      	str	r3, [r7, #4]
 8002398:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800239a:	2200      	movs	r2, #0
 800239c:	2100      	movs	r1, #0
 800239e:	200b      	movs	r0, #11
 80023a0:	f002 fb5d 	bl	8004a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 80023a4:	200b      	movs	r0, #11
 80023a6:	f002 fb76 	bl	8004a96 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	2100      	movs	r1, #0
 80023ae:	2010      	movs	r0, #16
 80023b0:	f002 fb55 	bl	8004a5e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80023b4:	2010      	movs	r0, #16
 80023b6:	f002 fb6e 	bl	8004a96 <HAL_NVIC_EnableIRQ>

}
 80023ba:	bf00      	nop
 80023bc:	3708      	adds	r7, #8
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40023800 	.word	0x40023800

080023c8 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b08a      	sub	sp, #40	@ 0x28
 80023cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023ce:	f107 0314 	add.w	r3, r7, #20
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
 80023da:	60da      	str	r2, [r3, #12]
 80023dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023de:	2300      	movs	r3, #0
 80023e0:	613b      	str	r3, [r7, #16]
 80023e2:	4b3d      	ldr	r3, [pc, #244]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 80023e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e6:	4a3c      	ldr	r2, [pc, #240]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 80023e8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80023ee:	4b3a      	ldr	r3, [pc, #232]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023f6:	613b      	str	r3, [r7, #16]
 80023f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	4b36      	ldr	r3, [pc, #216]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002402:	4a35      	ldr	r2, [pc, #212]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002404:	f043 0301 	orr.w	r3, r3, #1
 8002408:	6313      	str	r3, [r2, #48]	@ 0x30
 800240a:	4b33      	ldr	r3, [pc, #204]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 800240c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800240e:	f003 0301 	and.w	r3, r3, #1
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	60bb      	str	r3, [r7, #8]
 800241a:	4b2f      	ldr	r3, [pc, #188]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241e:	4a2e      	ldr	r2, [pc, #184]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	@ 0x30
 8002426:	4b2c      	ldr	r3, [pc, #176]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	607b      	str	r3, [r7, #4]
 8002436:	4b28      	ldr	r3, [pc, #160]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	4a27      	ldr	r2, [pc, #156]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 800243c:	f043 0302 	orr.w	r3, r3, #2
 8002440:	6313      	str	r3, [r2, #48]	@ 0x30
 8002442:	4b25      	ldr	r3, [pc, #148]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	607b      	str	r3, [r7, #4]
 800244c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	603b      	str	r3, [r7, #0]
 8002452:	4b21      	ldr	r3, [pc, #132]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002456:	4a20      	ldr	r2, [pc, #128]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002458:	f043 0308 	orr.w	r3, r3, #8
 800245c:	6313      	str	r3, [r2, #48]	@ 0x30
 800245e:	4b1e      	ldr	r3, [pc, #120]	@ (80024d8 <_ZL12MX_GPIO_Initv+0x110>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002462:	f003 0308 	and.w	r3, r3, #8
 8002466:	603b      	str	r3, [r7, #0]
 8002468:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Servo_ON_Pin|LED1_Pin, GPIO_PIN_RESET);
 800246a:	2200      	movs	r2, #0
 800246c:	2122      	movs	r1, #34	@ 0x22
 800246e:	481b      	ldr	r0, [pc, #108]	@ (80024dc <_ZL12MX_GPIO_Initv+0x114>)
 8002470:	f003 f848 	bl	8005504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8002474:	2200      	movs	r2, #0
 8002476:	2104      	movs	r1, #4
 8002478:	4819      	ldr	r0, [pc, #100]	@ (80024e0 <_ZL12MX_GPIO_Initv+0x118>)
 800247a:	f003 f843 	bl	8005504 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Servo_ON_Pin LED1_Pin */
  GPIO_InitStruct.Pin = Servo_ON_Pin|LED1_Pin;
 800247e:	2322      	movs	r3, #34	@ 0x22
 8002480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002482:	2301      	movs	r3, #1
 8002484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002486:	2300      	movs	r3, #0
 8002488:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800248a:	2300      	movs	r3, #0
 800248c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800248e:	f107 0314 	add.w	r3, r7, #20
 8002492:	4619      	mov	r1, r3
 8002494:	4811      	ldr	r0, [pc, #68]	@ (80024dc <_ZL12MX_GPIO_Initv+0x114>)
 8002496:	f002 fe89 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LED0_Pin */
  GPIO_InitStruct.Pin = LED0_Pin;
 800249a:	2304      	movs	r3, #4
 800249c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800249e:	2301      	movs	r3, #1
 80024a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024a6:	2300      	movs	r3, #0
 80024a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 80024aa:	f107 0314 	add.w	r3, r7, #20
 80024ae:	4619      	mov	r1, r3
 80024b0:	480b      	ldr	r0, [pc, #44]	@ (80024e0 <_ZL12MX_GPIO_Initv+0x118>)
 80024b2:	f002 fe7b 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pins : STRTSW_Pin TACTSW0_Pin */
  GPIO_InitStruct.Pin = STRTSW_Pin|TACTSW0_Pin;
 80024b6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80024ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024bc:	2300      	movs	r3, #0
 80024be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c0:	2300      	movs	r3, #0
 80024c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4805      	ldr	r0, [pc, #20]	@ (80024e0 <_ZL12MX_GPIO_Initv+0x118>)
 80024cc:	f002 fe6e 	bl	80051ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80024d0:	bf00      	nop
 80024d2:	3728      	adds	r7, #40	@ 0x28
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	40023800 	.word	0x40023800
 80024dc:	40020000 	.word	0x40020000
 80024e0:	40020400 	.word	0x40020400
 80024e4:	00000000 	.word	0x00000000

080024e8 <_Z9speed_setiiiPsf>:

/* USER CODE BEGIN 4 */
void speed_set(int gyro_degree, int goal_speed, int goal_degree, int16_t* mtrspeed, float motor_rate){
 80024e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80024ec:	b08a      	sub	sp, #40	@ 0x28
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6178      	str	r0, [r7, #20]
 80024f2:	6139      	str	r1, [r7, #16]
 80024f4:	60fa      	str	r2, [r7, #12]
 80024f6:	60bb      	str	r3, [r7, #8]
 80024f8:	ed87 0a01 	vstr	s0, [r7, #4]
	goal_degree = goal_degree % 360;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4a7a      	ldr	r2, [pc, #488]	@ (80026e8 <_Z9speed_setiiiPsf+0x200>)
 8002500:	fb82 1203 	smull	r1, r2, r2, r3
 8002504:	441a      	add	r2, r3
 8002506:	1211      	asrs	r1, r2, #8
 8002508:	17da      	asrs	r2, r3, #31
 800250a:	1a8a      	subs	r2, r1, r2
 800250c:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8002510:	fb01 f202 	mul.w	r2, r1, r2
 8002514:	1a9b      	subs	r3, r3, r2
 8002516:	60fb      	str	r3, [r7, #12]
	if(goal_degree < 0){goal_degree += 360;}
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2b00      	cmp	r3, #0
 800251c:	da03      	bge.n	8002526 <_Z9speed_setiiiPsf+0x3e>
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002524:	60fb      	str	r3, [r7, #12]


    int roll_speed;
    if(gyro_degree > 180){gyro_degree -= 360;}
 8002526:	697b      	ldr	r3, [r7, #20]
 8002528:	2bb4      	cmp	r3, #180	@ 0xb4
 800252a:	dd04      	ble.n	8002536 <_Z9speed_setiiiPsf+0x4e>
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002532:	617b      	str	r3, [r7, #20]
 8002534:	e007      	b.n	8002546 <_Z9speed_setiiiPsf+0x5e>
    else if(gyro_degree <-180){gyro_degree += 360;}
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	f113 0fb4 	cmn.w	r3, #180	@ 0xb4
 800253c:	da03      	bge.n	8002546 <_Z9speed_setiiiPsf+0x5e>
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002544:	617b      	str	r3, [r7, #20]
    else{}


    if (gyro_degree > 0){
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	2b00      	cmp	r3, #0
 800254a:	dd11      	ble.n	8002570 <_Z9speed_setiiiPsf+0x88>
        roll_speed = gyro_degree * 50;
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2232      	movs	r2, #50	@ 0x32
 8002550:	fb02 f303 	mul.w	r3, r2, r3
 8002554:	627b      	str	r3, [r7, #36]	@ 0x24
        if (gyro_degree < 2){
 8002556:	697b      	ldr	r3, [r7, #20]
 8002558:	2b01      	cmp	r3, #1
 800255a:	dc01      	bgt.n	8002560 <_Z9speed_setiiiPsf+0x78>
            roll_speed = 0;
 800255c:	2300      	movs	r3, #0
 800255e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        if (roll_speed > 500){
 8002560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002562:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002566:	dd1a      	ble.n	800259e <_Z9speed_setiiiPsf+0xb6>
            roll_speed = 500;
 8002568:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 800256c:	627b      	str	r3, [r7, #36]	@ 0x24
 800256e:	e016      	b.n	800259e <_Z9speed_setiiiPsf+0xb6>
        }
    }else if (gyro_degree < 0){
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	2b00      	cmp	r3, #0
 8002574:	da11      	bge.n	800259a <_Z9speed_setiiiPsf+0xb2>
        roll_speed = gyro_degree * 50;
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2232      	movs	r2, #50	@ 0x32
 800257a:	fb02 f303 	mul.w	r3, r2, r3
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
        if (gyro_degree > -2){
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002586:	db01      	blt.n	800258c <_Z9speed_setiiiPsf+0xa4>
            roll_speed = 0;
 8002588:	2300      	movs	r3, #0
 800258a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
		if (roll_speed < -500){
 800258c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800258e:	f513 7ffa 	cmn.w	r3, #500	@ 0x1f4
 8002592:	da04      	bge.n	800259e <_Z9speed_setiiiPsf+0xb6>
			roll_speed = -500;
 8002594:	4b55      	ldr	r3, [pc, #340]	@ (80026ec <_Z9speed_setiiiPsf+0x204>)
 8002596:	627b      	str	r3, [r7, #36]	@ 0x24
 8002598:	e001      	b.n	800259e <_Z9speed_setiiiPsf+0xb6>
        }

    }else{
        roll_speed = 0;
 800259a:	2300      	movs	r3, #0
 800259c:	627b      	str	r3, [r7, #36]	@ 0x24
    }


	int conv_degree = -goal_degree + 45;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	f1c3 032d 	rsb	r3, r3, #45	@ 0x2d
 80025a4:	623b      	str	r3, [r7, #32]
	if(conv_degree < 0){conv_degree = conv_degree + 360;}
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	da03      	bge.n	80025b4 <_Z9speed_setiiiPsf+0xcc>
 80025ac:	6a3b      	ldr	r3, [r7, #32]
 80025ae:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80025b2:	623b      	str	r3, [r7, #32]

	for(int i=0; i<4; i++){
 80025b4:	2300      	movs	r3, #0
 80025b6:	61fb      	str	r3, [r7, #28]
 80025b8:	e085      	b.n	80026c6 <_Z9speed_setiiiPsf+0x1de>
		mtrspeed[i] = goal_speed * sin((conv_degree + 90.0*i) / 180.0 * 3.1415);
 80025ba:	6938      	ldr	r0, [r7, #16]
 80025bc:	f7fd ff76 	bl	80004ac <__aeabi_i2d>
 80025c0:	4604      	mov	r4, r0
 80025c2:	460d      	mov	r5, r1
 80025c4:	6a38      	ldr	r0, [r7, #32]
 80025c6:	f7fd ff71 	bl	80004ac <__aeabi_i2d>
 80025ca:	4680      	mov	r8, r0
 80025cc:	4689      	mov	r9, r1
 80025ce:	69f8      	ldr	r0, [r7, #28]
 80025d0:	f7fd ff6c 	bl	80004ac <__aeabi_i2d>
 80025d4:	f04f 0200 	mov.w	r2, #0
 80025d8:	4b45      	ldr	r3, [pc, #276]	@ (80026f0 <_Z9speed_setiiiPsf+0x208>)
 80025da:	f7fd ffd1 	bl	8000580 <__aeabi_dmul>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4640      	mov	r0, r8
 80025e4:	4649      	mov	r1, r9
 80025e6:	f7fd fe15 	bl	8000214 <__adddf3>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	4b3f      	ldr	r3, [pc, #252]	@ (80026f4 <_Z9speed_setiiiPsf+0x20c>)
 80025f8:	f7fe f8ec 	bl	80007d4 <__aeabi_ddiv>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4610      	mov	r0, r2
 8002602:	4619      	mov	r1, r3
 8002604:	a336      	add	r3, pc, #216	@ (adr r3, 80026e0 <_Z9speed_setiiiPsf+0x1f8>)
 8002606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260a:	f7fd ffb9 	bl	8000580 <__aeabi_dmul>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	ec43 2b17 	vmov	d7, r2, r3
 8002616:	eeb0 0a47 	vmov.f32	s0, s14
 800261a:	eef0 0a67 	vmov.f32	s1, s15
 800261e:	f006 fd53 	bl	80090c8 <sin>
 8002622:	ec53 2b10 	vmov	r2, r3, d0
 8002626:	4620      	mov	r0, r4
 8002628:	4629      	mov	r1, r5
 800262a:	f7fd ffa9 	bl	8000580 <__aeabi_dmul>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4610      	mov	r0, r2
 8002634:	4619      	mov	r1, r3
 8002636:	69fb      	ldr	r3, [r7, #28]
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	18d4      	adds	r4, r2, r3
 800263e:	f7fe fa4f 	bl	8000ae0 <__aeabi_d2iz>
 8002642:	4603      	mov	r3, r0
 8002644:	b21b      	sxth	r3, r3
 8002646:	8023      	strh	r3, [r4, #0]
		mtrspeed[i] = (mtrspeed[i] * motor_rate) + (roll_speed * (1.0 - motor_rate));
 8002648:	69fb      	ldr	r3, [r7, #28]
 800264a:	005b      	lsls	r3, r3, #1
 800264c:	68ba      	ldr	r2, [r7, #8]
 800264e:	4413      	add	r3, r2
 8002650:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002654:	ee07 3a90 	vmov	s15, r3
 8002658:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800265c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002660:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002664:	ee17 0a90 	vmov	r0, s15
 8002668:	f7fd ff32 	bl	80004d0 <__aeabi_f2d>
 800266c:	4604      	mov	r4, r0
 800266e:	460d      	mov	r5, r1
 8002670:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002672:	f7fd ff1b 	bl	80004ac <__aeabi_i2d>
 8002676:	4680      	mov	r8, r0
 8002678:	4689      	mov	r9, r1
 800267a:	6878      	ldr	r0, [r7, #4]
 800267c:	f7fd ff28 	bl	80004d0 <__aeabi_f2d>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	f04f 0000 	mov.w	r0, #0
 8002688:	491b      	ldr	r1, [pc, #108]	@ (80026f8 <_Z9speed_setiiiPsf+0x210>)
 800268a:	f7fd fdc1 	bl	8000210 <__aeabi_dsub>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4640      	mov	r0, r8
 8002694:	4649      	mov	r1, r9
 8002696:	f7fd ff73 	bl	8000580 <__aeabi_dmul>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4620      	mov	r0, r4
 80026a0:	4629      	mov	r1, r5
 80026a2:	f7fd fdb7 	bl	8000214 <__adddf3>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	68ba      	ldr	r2, [r7, #8]
 80026b4:	18d4      	adds	r4, r2, r3
 80026b6:	f7fe fa13 	bl	8000ae0 <__aeabi_d2iz>
 80026ba:	4603      	mov	r3, r0
 80026bc:	b21b      	sxth	r3, r3
 80026be:	8023      	strh	r3, [r4, #0]
	for(int i=0; i<4; i++){
 80026c0:	69fb      	ldr	r3, [r7, #28]
 80026c2:	3301      	adds	r3, #1
 80026c4:	61fb      	str	r3, [r7, #28]
 80026c6:	69fb      	ldr	r3, [r7, #28]
 80026c8:	2b03      	cmp	r3, #3
 80026ca:	f77f af76 	ble.w	80025ba <_Z9speed_setiiiPsf+0xd2>
	}
}
 80026ce:	bf00      	nop
 80026d0:	bf00      	nop
 80026d2:	3728      	adds	r7, #40	@ 0x28
 80026d4:	46bd      	mov	sp, r7
 80026d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80026da:	bf00      	nop
 80026dc:	f3af 8000 	nop.w
 80026e0:	c083126f 	.word	0xc083126f
 80026e4:	400921ca 	.word	0x400921ca
 80026e8:	b60b60b7 	.word	0xb60b60b7
 80026ec:	fffffe0c 	.word	0xfffffe0c
 80026f0:	40568000 	.word	0x40568000
 80026f4:	40668000 	.word	0x40668000
 80026f8:	3ff00000 	.word	0x3ff00000

080026fc <_Z9set_arrayPsPh>:

void set_array(int16_t* mtrspeed, uint8_t* sendarray){
 80026fc:	b480      	push	{r7}
 80026fe:	b087      	sub	sp, #28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
 8002704:	6039      	str	r1, [r7, #0]
	uint16_t conv_mtrspeed[4];
	for(int i=0; i<4; i++){conv_mtrspeed[i] = 10000 - (mtrspeed[i] + 5000);}
 8002706:	2300      	movs	r3, #0
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	e013      	b.n	8002734 <_Z9set_arrayPsPh+0x38>
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	687a      	ldr	r2, [r7, #4]
 8002712:	4413      	add	r3, r2
 8002714:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002718:	b29b      	uxth	r3, r3
 800271a:	f5c3 539c 	rsb	r3, r3, #4992	@ 0x1380
 800271e:	3308      	adds	r3, #8
 8002720:	b29a      	uxth	r2, r3
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	005b      	lsls	r3, r3, #1
 8002726:	3318      	adds	r3, #24
 8002728:	443b      	add	r3, r7
 800272a:	f823 2c10 	strh.w	r2, [r3, #-16]
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	3301      	adds	r3, #1
 8002732:	617b      	str	r3, [r7, #20]
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	2b03      	cmp	r3, #3
 8002738:	dde8      	ble.n	800270c <_Z9set_arrayPsPh+0x10>
	for(int i=0; i<4; i++){
 800273a:	2300      	movs	r3, #0
 800273c:	613b      	str	r3, [r7, #16]
 800273e:	e03a      	b.n	80027b6 <_Z9set_arrayPsPh+0xba>
		sendarray[3*i] = 250+i;
 8002740:	693b      	ldr	r3, [r7, #16]
 8002742:	b2d9      	uxtb	r1, r3
 8002744:	693a      	ldr	r2, [r7, #16]
 8002746:	4613      	mov	r3, r2
 8002748:	005b      	lsls	r3, r3, #1
 800274a:	4413      	add	r3, r2
 800274c:	461a      	mov	r2, r3
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	4413      	add	r3, r2
 8002752:	1f8a      	subs	r2, r1, #6
 8002754:	b2d2      	uxtb	r2, r2
 8002756:	701a      	strb	r2, [r3, #0]
		sendarray[3*i+1] = conv_mtrspeed[i] % 100;
 8002758:	693b      	ldr	r3, [r7, #16]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	3318      	adds	r3, #24
 800275e:	443b      	add	r3, r7
 8002760:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002764:	4a19      	ldr	r2, [pc, #100]	@ (80027cc <_Z9set_arrayPsPh+0xd0>)
 8002766:	fba2 1203 	umull	r1, r2, r2, r3
 800276a:	0952      	lsrs	r2, r2, #5
 800276c:	2164      	movs	r1, #100	@ 0x64
 800276e:	fb01 f202 	mul.w	r2, r1, r2
 8002772:	1a9b      	subs	r3, r3, r2
 8002774:	b299      	uxth	r1, r3
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	4613      	mov	r3, r2
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	4413      	add	r3, r2
 800277e:	3301      	adds	r3, #1
 8002780:	683a      	ldr	r2, [r7, #0]
 8002782:	4413      	add	r3, r2
 8002784:	b2ca      	uxtb	r2, r1
 8002786:	701a      	strb	r2, [r3, #0]
		sendarray[3*i+2] = conv_mtrspeed[i] / 100;
 8002788:	693b      	ldr	r3, [r7, #16]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	3318      	adds	r3, #24
 800278e:	443b      	add	r3, r7
 8002790:	f833 3c10 	ldrh.w	r3, [r3, #-16]
 8002794:	4a0d      	ldr	r2, [pc, #52]	@ (80027cc <_Z9set_arrayPsPh+0xd0>)
 8002796:	fba2 2303 	umull	r2, r3, r2, r3
 800279a:	095b      	lsrs	r3, r3, #5
 800279c:	b299      	uxth	r1, r3
 800279e:	693a      	ldr	r2, [r7, #16]
 80027a0:	4613      	mov	r3, r2
 80027a2:	005b      	lsls	r3, r3, #1
 80027a4:	4413      	add	r3, r2
 80027a6:	3302      	adds	r3, #2
 80027a8:	683a      	ldr	r2, [r7, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	b2ca      	uxtb	r2, r1
 80027ae:	701a      	strb	r2, [r3, #0]
	for(int i=0; i<4; i++){
 80027b0:	693b      	ldr	r3, [r7, #16]
 80027b2:	3301      	adds	r3, #1
 80027b4:	613b      	str	r3, [r7, #16]
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	2b03      	cmp	r3, #3
 80027ba:	ddc1      	ble.n	8002740 <_Z9set_arrayPsPh+0x44>
	}
}
 80027bc:	bf00      	nop
 80027be:	bf00      	nop
 80027c0:	371c      	adds	r7, #28
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	51eb851f 	.word	0x51eb851f

080027d0 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h>:

void readBuf(UART_HandleTypeDef* uart, uint8_t* buf, int buf_size, uint8_t* data, int data_size, uint8_t id, uint8_t* p_wrtpt, uint8_t* p_rdpt, uint16_t* stop_counter, uint16_t* error_counter, uint8_t go_back){
 80027d0:	b480      	push	{r7}
 80027d2:	b08d      	sub	sp, #52	@ 0x34
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	60b9      	str	r1, [r7, #8]
 80027da:	607a      	str	r2, [r7, #4]
 80027dc:	603b      	str	r3, [r7, #0]
	int wrt_pt = uart->hdmarx->Instance->NDTR;
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	685b      	ldr	r3, [r3, #4]
 80027e6:	61bb      	str	r3, [r7, #24]
	wrt_pt= buf_size - wrt_pt;
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	1ad3      	subs	r3, r2, r3
 80027ee:	61bb      	str	r3, [r7, #24]
	int rd_pt;

	if(wrt_pt != *p_rdpt){//wrt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 80027f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	461a      	mov	r2, r3
 80027f6:	69bb      	ldr	r3, [r7, #24]
 80027f8:	4293      	cmp	r3, r2
 80027fa:	d031      	beq.n	8002860 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x90>
		if(buf[*p_rdpt] == 255){//p_rdpt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 80027fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	461a      	mov	r2, r3
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	4413      	add	r3, r2
 8002806:	781b      	ldrb	r3, [r3, #0]
 8002808:	2bff      	cmp	r3, #255	@ 0xff
 800280a:	d116      	bne.n	800283a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x6a>
			if(wrt_pt != *p_wrtpt){//wrt_pt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=
 800280c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800280e:	781b      	ldrb	r3, [r3, #0]
 8002810:	461a      	mov	r2, r3
 8002812:	69bb      	ldr	r3, [r7, #24]
 8002814:	4293      	cmp	r3, r2
 8002816:	d006      	beq.n	8002826 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x56>
//
				*stop_counter = 0;
 8002818:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281a:	2200      	movs	r2, #0
 800281c:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 800281e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002820:	781b      	ldrb	r3, [r3, #0]
 8002822:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002824:	e049      	b.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}else{//wrt_pt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
				(*stop_counter)++;
 8002826:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002828:	881b      	ldrh	r3, [r3, #0]
 800282a:	3301      	adds	r3, #1
 800282c:	b29a      	uxth	r2, r3
 800282e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002830:	801a      	strh	r2, [r3, #0]
				rd_pt = *p_rdpt;
 8002832:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002838:	e03f      	b.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
			}
		}else{//p_rdpt=????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*error_counter)++;
 800283a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	3301      	adds	r3, #1
 8002840:	b29a      	uxth	r2, r3
 8002842:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002844:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 8002846:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	1ad3      	subs	r3, r2, r3
 800284e:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 8002850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002852:	2b00      	cmp	r3, #0
 8002854:	da31      	bge.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 8002856:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	4413      	add	r3, r2
 800285c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800285e:	e02c      	b.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}
	}else{//wrt????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????,????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
		int front_pt = wrt_pt + 1;
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	3301      	adds	r3, #1
 8002864:	62bb      	str	r3, [r7, #40]	@ 0x28
			if(front_pt>buf_size-1){front_pt -= buf_size;}
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800286a:	429a      	cmp	r2, r3
 800286c:	dc03      	bgt.n	8002876 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xa6>
 800286e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	1ad3      	subs	r3, r2, r3
 8002874:	62bb      	str	r3, [r7, #40]	@ 0x28

		if(buf[front_pt] == 255){
 8002876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002878:	68ba      	ldr	r2, [r7, #8]
 800287a:	4413      	add	r3, r2
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2bff      	cmp	r3, #255	@ 0xff
 8002880:	d109      	bne.n	8002896 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xc6>
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*stop_counter)++;
 8002882:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002884:	881b      	ldrh	r3, [r3, #0]
 8002886:	3301      	adds	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800288c:	801a      	strh	r2, [r3, #0]
			rd_pt = *p_rdpt;
 800288e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002894:	e011      	b.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
		}else{
//????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
			(*error_counter)++;
 8002896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002898:	881b      	ldrh	r3, [r3, #0]
 800289a:	3301      	adds	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028a0:	801a      	strh	r2, [r3, #0]
			rd_pt = wrt_pt - go_back;
 80028a2:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80028a6:	69ba      	ldr	r2, [r7, #24]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if(rd_pt < 0){rd_pt += buf_size;}
 80028ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	da03      	bge.n	80028ba <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xea>
 80028b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	4413      	add	r3, r2
 80028b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		}
	}

	if(*stop_counter > 65500){*stop_counter = 65500;}
 80028ba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028bc:	881b      	ldrh	r3, [r3, #0]
 80028be:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d903      	bls.n	80028ce <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0xfe>
 80028c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028c8:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 80028cc:	801a      	strh	r2, [r3, #0]
	if(*error_counter > 65500){*error_counter = 65500;}
 80028ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028d0:	881b      	ldrh	r3, [r3, #0]
 80028d2:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d903      	bls.n	80028e2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
 80028da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80028dc:	f64f 72dc 	movw	r2, #65500	@ 0xffdc
 80028e0:	801a      	strh	r2, [r3, #0]


	while(1){
		int dif_pt = wrt_pt - rd_pt;
 80028e2:	69ba      	ldr	r2, [r7, #24]
 80028e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028e6:	1ad3      	subs	r3, r2, r3
 80028e8:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt < 0){dif_pt += buf_size;}
 80028ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	da03      	bge.n	80028f8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x128>
 80028f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4413      	add	r3, r2
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
		if(dif_pt <= go_back/2){break;}
 80028f8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 80028fc:	085b      	lsrs	r3, r3, #1
 80028fe:	b2db      	uxtb	r3, r3
 8002900:	461a      	mov	r2, r3
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	4293      	cmp	r3, r2
 8002906:	dd65      	ble.n	80029d4 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x204>

		rd_pt++;
 8002908:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800290a:	3301      	adds	r3, #1
 800290c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if(rd_pt>buf_size-1){rd_pt -= buf_size;}
 800290e:	687a      	ldr	r2, [r7, #4]
 8002910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002912:	429a      	cmp	r2, r3
 8002914:	dc03      	bgt.n	800291e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x14e>
 8002916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if(buf[rd_pt] == 250+id){
 800291e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002920:	68ba      	ldr	r2, [r7, #8]
 8002922:	4413      	add	r3, r2
 8002924:	781b      	ldrb	r3, [r3, #0]
 8002926:	461a      	mov	r2, r3
 8002928:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800292c:	33fa      	adds	r3, #250	@ 0xfa
 800292e:	429a      	cmp	r2, r3
 8002930:	d14a      	bne.n	80029c8 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1f8>
			int goal_rdpt = rd_pt + data_size;//data_size0????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????,25????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????????
 8002932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002936:	4413      	add	r3, r2
 8002938:	617b      	str	r3, [r7, #20]

				if(goal_rdpt>buf_size-1){goal_rdpt -= buf_size;}
 800293a:	687a      	ldr	r2, [r7, #4]
 800293c:	697b      	ldr	r3, [r7, #20]
 800293e:	429a      	cmp	r2, r3
 8002940:	dc03      	bgt.n	800294a <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x17a>
 8002942:	697a      	ldr	r2, [r7, #20]
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	617b      	str	r3, [r7, #20]
			int temp_rdpt = rd_pt;
 800294a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800294c:	623b      	str	r3, [r7, #32]

			buf[rd_pt] = 255;
 800294e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002950:	68ba      	ldr	r2, [r7, #8]
 8002952:	4413      	add	r3, r2
 8002954:	22ff      	movs	r2, #255	@ 0xff
 8002956:	701a      	strb	r2, [r3, #0]

			for(int i=0; i<data_size; i++){
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
 800295c:	e01a      	b.n	8002994 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1c4>
				temp_rdpt += 1;
 800295e:	6a3b      	ldr	r3, [r7, #32]
 8002960:	3301      	adds	r3, #1
 8002962:	623b      	str	r3, [r7, #32]
					if(temp_rdpt>buf_size-1){temp_rdpt -= buf_size;}
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	429a      	cmp	r2, r3
 800296a:	dc03      	bgt.n	8002974 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1a4>
 800296c:	6a3a      	ldr	r2, [r7, #32]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	1ad3      	subs	r3, r2, r3
 8002972:	623b      	str	r3, [r7, #32]

				data[i] = buf[temp_rdpt];
 8002974:	6a3b      	ldr	r3, [r7, #32]
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	441a      	add	r2, r3
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	6839      	ldr	r1, [r7, #0]
 800297e:	440b      	add	r3, r1
 8002980:	7812      	ldrb	r2, [r2, #0]
 8002982:	701a      	strb	r2, [r3, #0]
				buf[temp_rdpt] = 255;
 8002984:	6a3b      	ldr	r3, [r7, #32]
 8002986:	68ba      	ldr	r2, [r7, #8]
 8002988:	4413      	add	r3, r2
 800298a:	22ff      	movs	r2, #255	@ 0xff
 800298c:	701a      	strb	r2, [r3, #0]
			for(int i=0; i<data_size; i++){
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fa      	ldr	r2, [r7, #28]
 8002996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002998:	429a      	cmp	r2, r3
 800299a:	dbe0      	blt.n	800295e <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x18e>
			}

			rd_pt = temp_rdpt;
 800299c:	6a3b      	ldr	r3, [r7, #32]
 800299e:	62fb      	str	r3, [r7, #44]	@ 0x2c

			dif_pt = wrt_pt - rd_pt;
 80029a0:	69ba      	ldr	r2, [r7, #24]
 80029a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029a4:	1ad3      	subs	r3, r2, r3
 80029a6:	627b      	str	r3, [r7, #36]	@ 0x24
				if(dif_pt < 0){dif_pt += buf_size;}
 80029a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	da03      	bge.n	80029b6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x1e6>
 80029ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	4413      	add	r3, r2
 80029b4:	627b      	str	r3, [r7, #36]	@ 0x24
			if(dif_pt >= buf_size/2){}
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	0fda      	lsrs	r2, r3, #31
 80029ba:	4413      	add	r3, r2
 80029bc:	105b      	asrs	r3, r3, #1
 80029be:	461a      	mov	r2, r3
 80029c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029c2:	4293      	cmp	r3, r2
 80029c4:	da8d      	bge.n	80028e2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
			else{break;}
 80029c6:	e006      	b.n	80029d6 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x206>
		}else{buf[rd_pt] = 255;}
 80029c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	4413      	add	r3, r2
 80029ce:	22ff      	movs	r2, #255	@ 0xff
 80029d0:	701a      	strb	r2, [r3, #0]
	}
 80029d2:	e786      	b.n	80028e2 <_Z7readBufP20__UART_HandleTypeDefPhiS1_ihS1_S1_PtS2_h+0x112>
		if(dif_pt <= go_back/2){break;}
 80029d4:	bf00      	nop

	*p_rdpt = rd_pt;
 80029d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80029d8:	b2da      	uxtb	r2, r3
 80029da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029dc:	701a      	strb	r2, [r3, #0]
//	*p_wrtpt = buf_size - (uart->hdmarx->Instance->CNDTR);
	*p_wrtpt = wrt_pt;
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	b2da      	uxtb	r2, r3
 80029e2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029e4:	701a      	strb	r2, [r3, #0]
}
 80029e6:	bf00      	nop
 80029e8:	3734      	adds	r7, #52	@ 0x34
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029f2:	b480      	push	{r7}
 80029f4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80029f6:	b672      	cpsid	i
}
 80029f8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80029fa:	bf00      	nop
 80029fc:	e7fd      	b.n	80029fa <Error_Handler+0x8>

080029fe <_ZSt3powIsiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80029fe:	b5b0      	push	{r4, r5, r7, lr}
 8002a00:	b082      	sub	sp, #8
 8002a02:	af00      	add	r7, sp, #0
 8002a04:	4603      	mov	r3, r0
 8002a06:	6039      	str	r1, [r7, #0]
 8002a08:	80fb      	strh	r3, [r7, #6]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8002a0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7fd fd4c 	bl	80004ac <__aeabi_i2d>
 8002a14:	4604      	mov	r4, r0
 8002a16:	460d      	mov	r5, r1
 8002a18:	6838      	ldr	r0, [r7, #0]
 8002a1a:	f7fd fd47 	bl	80004ac <__aeabi_i2d>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	460b      	mov	r3, r1
 8002a22:	ec43 2b11 	vmov	d1, r2, r3
 8002a26:	ec45 4b10 	vmov	d0, r4, r5
 8002a2a:	f006 fadd 	bl	8008fe8 <pow>
 8002a2e:	eeb0 7a40 	vmov.f32	s14, s0
 8002a32:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002a36:	eeb0 0a47 	vmov.f32	s0, s14
 8002a3a:	eef0 0a67 	vmov.f32	s1, s15
 8002a3e:	3708      	adds	r7, #8
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bdb0      	pop	{r4, r5, r7, pc}

08002a44 <_ZSt5atan2IssEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
    atan2(_Tp __y, _Up __x)
 8002a44:	b5b0      	push	{r4, r5, r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	460a      	mov	r2, r1
 8002a4e:	80fb      	strh	r3, [r7, #6]
 8002a50:	4613      	mov	r3, r2
 8002a52:	80bb      	strh	r3, [r7, #4]
      return atan2(__type(__y), __type(__x));
 8002a54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fd fd27 	bl	80004ac <__aeabi_i2d>
 8002a5e:	4604      	mov	r4, r0
 8002a60:	460d      	mov	r5, r1
 8002a62:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fd fd20 	bl	80004ac <__aeabi_i2d>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	ec43 2b11 	vmov	d1, r2, r3
 8002a74:	ec45 4b10 	vmov	d0, r4, r5
 8002a78:	f006 fab4 	bl	8008fe4 <atan2>
 8002a7c:	eeb0 7a40 	vmov.f32	s14, s0
 8002a80:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002a84:	eeb0 0a47 	vmov.f32	s0, s14
 8002a88:	eef0 0a67 	vmov.f32	s1, s15
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bdb0      	pop	{r4, r5, r7, pc}

08002a92 <_ZN11PERFORMANCEC1EPtPhPsS1_S2_S2_>:

#include "performance.h"

PERFORMANCE::PERFORMANCE(uint16_t* ptr_perform_array, uint8_t* ptr_camera_array, int16_t* ptr_movement_array, uint8_t* ptr_display_array, int16_t* ptr_circle_position_array, int16_t* ptr_position_array){
 8002a92:	b480      	push	{r7}
 8002a94:	b085      	sub	sp, #20
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	60f8      	str	r0, [r7, #12]
 8002a9a:	60b9      	str	r1, [r7, #8]
 8002a9c:	607a      	str	r2, [r7, #4]
 8002a9e:	603b      	str	r3, [r7, #0]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2201      	movs	r2, #1
 8002aa4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	3330      	adds	r3, #48	@ 0x30
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	741a      	strb	r2, [r3, #16]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	220a      	movs	r2, #10
 8002acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	22fb      	movs	r2, #251	@ 0xfb
 8002ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	2232      	movs	r2, #50	@ 0x32
 8002adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	2205      	movs	r2, #5
 8002ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2296      	movs	r2, #150	@ 0x96
 8002aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	perform_array = ptr_perform_array;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	68ba      	ldr	r2, [r7, #8]
 8002af4:	601a      	str	r2, [r3, #0]
	camera_array = ptr_camera_array;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	687a      	ldr	r2, [r7, #4]
 8002afa:	605a      	str	r2, [r3, #4]
	movement_array = ptr_movement_array;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	609a      	str	r2, [r3, #8]
	display_array = ptr_display_array;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	69ba      	ldr	r2, [r7, #24]
 8002b06:	60da      	str	r2, [r3, #12]
	circle_position_array = ptr_circle_position_array;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	69fa      	ldr	r2, [r7, #28]
 8002b0c:	615a      	str	r2, [r3, #20]
	position_array = ptr_position_array;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6a3a      	ldr	r2, [r7, #32]
 8002b12:	619a      	str	r2, [r3, #24]
}
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4618      	mov	r0, r3
 8002b18:	3714      	adds	r7, #20
 8002b1a:	46bd      	mov	sp, r7
 8002b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b20:	4770      	bx	lr

08002b22 <_ZN11PERFORMANCE12get_shutdownEv>:


int PERFORMANCE::get_shutdown(){
 8002b22:	b480      	push	{r7}
 8002b24:	b083      	sub	sp, #12
 8002b26:	af00      	add	r7, sp, #0
 8002b28:	6078      	str	r0, [r7, #4]
	return shdn_flag;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
}
 8002b30:	4618      	mov	r0, r3
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <_ZN11PERFORMANCE10get_fixingEv>:

int PERFORMANCE::get_fixing(){
 8002b3c:	b480      	push	{r7}
 8002b3e:	b083      	sub	sp, #12
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	return fix_flag;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr

08002b56 <_ZN11PERFORMANCE17get_target_statusEm>:

void PERFORMANCE::get_target_status(uint32_t time){
 8002b56:	b480      	push	{r7}
 8002b58:	b083      	sub	sp, #12
 8002b5a:	af00      	add	r7, sp, #0
 8002b5c:	6078      	str	r0, [r7, #4]
 8002b5e:	6039      	str	r1, [r7, #0]

	if(perform_array[0] == 0){
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	881b      	ldrh	r3, [r3, #0]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	f040 80e0 	bne.w	8002d2c <_ZN11PERFORMANCE17get_target_statusEm+0x1d6>
		shdn_flag = 1;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2201      	movs	r2, #1
 8002b70:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
//		display_array[9] = V_standard;//background_V
//		display_array[10] = perform_array[3];//frame_H
//		display_array[11] = S_standard;//frame_S
//		display_array[12] = V_standard;//frame_V

		fix_flag = 1;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2201      	movs	r2, #1
 8002b78:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		circle_position_array[0] = 0;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	2200      	movs	r2, #0
 8002b82:	801a      	strh	r2, [r3, #0]
		circle_position_array[1] = 24 * 10;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	3302      	adds	r3, #2
 8002b8a:	22f0      	movs	r2, #240	@ 0xf0
 8002b8c:	801a      	strh	r2, [r3, #0]
		circle_position_array[2] = r_standard * 10;//r
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b94:	461a      	mov	r2, r3
 8002b96:	0092      	lsls	r2, r2, #2
 8002b98:	4413      	add	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	b29a      	uxth	r2, r3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	695b      	ldr	r3, [r3, #20]
 8002ba2:	3304      	adds	r3, #4
 8002ba4:	b212      	sxth	r2, r2
 8002ba6:	801a      	strh	r2, [r3, #0]

		movement_array[0] = 2000;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002bb0:	801a      	strh	r2, [r3, #0]
		movement_array[1] = 0;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	689b      	ldr	r3, [r3, #8]
 8002bb6:	3302      	adds	r3, #2
 8002bb8:	2200      	movs	r2, #0
 8002bba:	801a      	strh	r2, [r3, #0]
		movement_array[2] = 200;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	3304      	adds	r3, #4
 8002bc2:	22c8      	movs	r2, #200	@ 0xc8
 8002bc4:	801a      	strh	r2, [r3, #0]

		display_array[1] = 24;//x
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	3301      	adds	r3, #1
 8002bcc:	2218      	movs	r2, #24
 8002bce:	701a      	strb	r2, [r3, #0]
		display_array[2] = 24;//y
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	3302      	adds	r3, #2
 8002bd6:	2218      	movs	r2, #24
 8002bd8:	701a      	strb	r2, [r3, #0]
		display_array[3] = r_standard;//r
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	3303      	adds	r3, #3
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 8002be6:	701a      	strb	r2, [r3, #0]
		display_array[4] = perform_array[3];//circle_H
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	3306      	adds	r3, #6
 8002bee:	881a      	ldrh	r2, [r3, #0]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	b2d2      	uxtb	r2, r2
 8002bf8:	701a      	strb	r2, [r3, #0]
		display_array[5] = S_standard;//circle_S
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	3305      	adds	r3, #5
 8002c00:	687a      	ldr	r2, [r7, #4]
 8002c02:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002c06:	701a      	strb	r2, [r3, #0]
		display_array[6] = V_standard;//circle_V
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	3306      	adds	r3, #6
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002c14:	701a      	strb	r2, [r3, #0]
		display_array[7] = perform_array[3];//background_H
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	3306      	adds	r3, #6
 8002c1c:	881a      	ldrh	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	68db      	ldr	r3, [r3, #12]
 8002c22:	3307      	adds	r3, #7
 8002c24:	b2d2      	uxtb	r2, r2
 8002c26:	701a      	strb	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	68db      	ldr	r3, [r3, #12]
 8002c2c:	3308      	adds	r3, #8
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002c34:	701a      	strb	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	3309      	adds	r3, #9
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002c42:	701a      	strb	r2, [r3, #0]
		display_array[10] = perform_array[3];//frame_H
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	3306      	adds	r3, #6
 8002c4a:	881a      	ldrh	r2, [r3, #0]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	68db      	ldr	r3, [r3, #12]
 8002c50:	330a      	adds	r3, #10
 8002c52:	b2d2      	uxtb	r2, r2
 8002c54:	701a      	strb	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	68db      	ldr	r3, [r3, #12]
 8002c5a:	330b      	adds	r3, #11
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002c62:	701a      	strb	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	68db      	ldr	r3, [r3, #12]
 8002c68:	330c      	adds	r3, #12
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002c70:	701a      	strb	r2, [r3, #0]


		if(camera_array[1] == 1){display_array[4] = camera_array[0];}
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	3301      	adds	r3, #1
 8002c78:	781b      	ldrb	r3, [r3, #0]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d107      	bne.n	8002c8e <_ZN11PERFORMANCE17get_target_statusEm+0x138>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	685a      	ldr	r2, [r3, #4]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	3304      	adds	r3, #4
 8002c88:	7812      	ldrb	r2, [r2, #0]
 8002c8a:	701a      	strb	r2, [r3, #0]
 8002c8c:	e008      	b.n	8002ca0 <_ZN11PERFORMANCE17get_target_statusEm+0x14a>
		else{display_array[4] = perform_array[3];}
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	3306      	adds	r3, #6
 8002c94:	881a      	ldrh	r2, [r3, #0]
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	3304      	adds	r3, #4
 8002c9c:	b2d2      	uxtb	r2, r2
 8002c9e:	701a      	strb	r2, [r3, #0]



		mode_flag[0] = 0;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
		mode_flag[1] = 0;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		mode_flag[2] = 0;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
		mode_flag[3] = 0;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
		mode_flag[4] = 0;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		mode_flag[5] = 0;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
		mode_flag[6] = 0;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
		mode_flag[7] = 0;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
		mode_flag[8] = 0;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
		mode_flag[9] = 0;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2200      	movs	r2, #0
 8002cec:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		mode_flag[10] = 0;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
		mode_flag[11] = 0;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
		mode_flag[12] = 0;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2200      	movs	r2, #0
 8002d04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
		mode_flag[13] = 0;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
		mode_flag[14] = 0;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
		mode_flag[15] = 0;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		mode_flag[16] = 0;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		display_array[10] = 0;//frame_H
		display_array[11] = 0;//frame_S
		display_array[12] = 0;//frame_V

	}
}
 8002d28:	f001 ba20 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 1){//1~15
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	881b      	ldrh	r3, [r3, #0]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	f040 811d 	bne.w	8002f72 <_ZN11PERFORMANCE17get_target_statusEm+0x41c>
		shdn_flag = 1;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		if(mode_flag[1] == 0){
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d17e      	bne.n	8002e48 <_ZN11PERFORMANCE17get_target_statusEm+0x2f2>
			fix_flag = 0;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
			katamuki = 1;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			p_beat = first_beat = perform_array[2];
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	889a      	ldrh	r2, [r3, #4]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	851a      	strh	r2, [r3, #40]	@ 0x28
			p_count = first_count = perform_array[1];
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	885a      	ldrh	r2, [r3, #2]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	84da      	strh	r2, [r3, #38]	@ 0x26
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	849a      	strh	r2, [r3, #36]	@ 0x24
			movement_array[0] = 2000;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002d86:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	689b      	ldr	r3, [r3, #8]
 8002d8c:	3302      	adds	r3, #2
 8002d8e:	2200      	movs	r2, #0
 8002d90:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	3304      	adds	r3, #4
 8002d98:	22c8      	movs	r2, #200	@ 0xc8
 8002d9a:	801a      	strh	r2, [r3, #0]
			display_array[1] = 24;//x
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	3301      	adds	r3, #1
 8002da2:	2218      	movs	r2, #24
 8002da4:	701a      	strb	r2, [r3, #0]
			display_array[2] = 24;//y
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	3302      	adds	r3, #2
 8002dac:	2218      	movs	r2, #24
 8002dae:	701a      	strb	r2, [r3, #0]
			display_array[3] = r_standard;//r
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	68db      	ldr	r3, [r3, #12]
 8002db4:	3303      	adds	r3, #3
 8002db6:	687a      	ldr	r2, [r7, #4]
 8002db8:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 8002dbc:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3];//circle_H
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	3306      	adds	r3, #6
 8002dc4:	881a      	ldrh	r2, [r3, #0]
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	68db      	ldr	r3, [r3, #12]
 8002dca:	3304      	adds	r3, #4
 8002dcc:	b2d2      	uxtb	r2, r2
 8002dce:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	3305      	adds	r3, #5
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002ddc:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	3306      	adds	r3, #6
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002dea:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	3306      	adds	r3, #6
 8002df2:	881a      	ldrh	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	68db      	ldr	r3, [r3, #12]
 8002df8:	3307      	adds	r3, #7
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	3308      	adds	r3, #8
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002e0a:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	3309      	adds	r3, #9
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002e18:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	3306      	adds	r3, #6
 8002e20:	881a      	ldrh	r2, [r3, #0]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	68db      	ldr	r3, [r3, #12]
 8002e26:	330a      	adds	r3, #10
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	68db      	ldr	r3, [r3, #12]
 8002e30:	330b      	adds	r3, #11
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8002e38:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	330c      	adds	r3, #12
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8002e46:	701a      	strb	r2, [r3, #0]
		if(camera_array[1] == 1){display_array[4] = 20;}
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	2b01      	cmp	r3, #1
 8002e52:	d105      	bne.n	8002e60 <_ZN11PERFORMANCE17get_target_statusEm+0x30a>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	3304      	adds	r3, #4
 8002e5a:	2214      	movs	r2, #20
 8002e5c:	701a      	strb	r2, [r3, #0]
 8002e5e:	e008      	b.n	8002e72 <_ZN11PERFORMANCE17get_target_statusEm+0x31c>
		else{display_array[4] = perform_array[3];}
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	3306      	adds	r3, #6
 8002e66:	881a      	ldrh	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	3304      	adds	r3, #4
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	701a      	strb	r2, [r3, #0]
		if((perform_array[2] >= 8 && perform_array[1] - p_count) >= 1){
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	3304      	adds	r3, #4
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	2b07      	cmp	r3, #7
 8002e7c:	d909      	bls.n	8002e92 <_ZN11PERFORMANCE17get_target_statusEm+0x33c>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	3302      	adds	r3, #2
 8002e84:	881a      	ldrh	r2, [r3, #0]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8002e8a:	429a      	cmp	r2, r3
 8002e8c:	d001      	beq.n	8002e92 <_ZN11PERFORMANCE17get_target_statusEm+0x33c>
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e000      	b.n	8002e94 <_ZN11PERFORMANCE17get_target_statusEm+0x33e>
 8002e92:	2300      	movs	r3, #0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	dd66      	ble.n	8002f66 <_ZN11PERFORMANCE17get_target_statusEm+0x410>
			if(display_array[3] > 4 && display_array[3] < 20 && katamuki == -1){
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	68db      	ldr	r3, [r3, #12]
 8002e9c:	3303      	adds	r3, #3
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b04      	cmp	r3, #4
 8002ea2:	d916      	bls.n	8002ed2 <_ZN11PERFORMANCE17get_target_statusEm+0x37c>
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	3303      	adds	r3, #3
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b13      	cmp	r3, #19
 8002eae:	d810      	bhi.n	8002ed2 <_ZN11PERFORMANCE17get_target_statusEm+0x37c>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8002eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eba:	d10a      	bne.n	8002ed2 <_ZN11PERFORMANCE17get_target_statusEm+0x37c>
				display_array[3] -= 2;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	3303      	adds	r3, #3
 8002ec2:	781a      	ldrb	r2, [r3, #0]
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	3303      	adds	r3, #3
 8002eca:	3a02      	subs	r2, #2
 8002ecc:	b2d2      	uxtb	r2, r2
 8002ece:	701a      	strb	r2, [r3, #0]
 8002ed0:	e044      	b.n	8002f5c <_ZN11PERFORMANCE17get_target_statusEm+0x406>
			}else if(display_array[3] > 4 && display_array[3] < 20 && katamuki == 1){
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	3303      	adds	r3, #3
 8002ed8:	781b      	ldrb	r3, [r3, #0]
 8002eda:	2b04      	cmp	r3, #4
 8002edc:	d915      	bls.n	8002f0a <_ZN11PERFORMANCE17get_target_statusEm+0x3b4>
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	3303      	adds	r3, #3
 8002ee4:	781b      	ldrb	r3, [r3, #0]
 8002ee6:	2b13      	cmp	r3, #19
 8002ee8:	d80f      	bhi.n	8002f0a <_ZN11PERFORMANCE17get_target_statusEm+0x3b4>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d10a      	bne.n	8002f0a <_ZN11PERFORMANCE17get_target_statusEm+0x3b4>
				display_array[3] += 2;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	3303      	adds	r3, #3
 8002efa:	781a      	ldrb	r2, [r3, #0]
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	3303      	adds	r3, #3
 8002f02:	3202      	adds	r2, #2
 8002f04:	b2d2      	uxtb	r2, r2
 8002f06:	701a      	strb	r2, [r3, #0]
 8002f08:	e028      	b.n	8002f5c <_ZN11PERFORMANCE17get_target_statusEm+0x406>
			}else if(display_array[3] <= 4){
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	3303      	adds	r3, #3
 8002f10:	781b      	ldrb	r3, [r3, #0]
 8002f12:	2b04      	cmp	r3, #4
 8002f14:	d80e      	bhi.n	8002f34 <_ZN11PERFORMANCE17get_target_statusEm+0x3de>
				katamuki = 1;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				display_array[3] += 2;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	3303      	adds	r3, #3
 8002f24:	781a      	ldrb	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	3303      	adds	r3, #3
 8002f2c:	3202      	adds	r2, #2
 8002f2e:	b2d2      	uxtb	r2, r2
 8002f30:	701a      	strb	r2, [r3, #0]
 8002f32:	e013      	b.n	8002f5c <_ZN11PERFORMANCE17get_target_statusEm+0x406>
			}else if(display_array[3] >= 20){
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	3303      	adds	r3, #3
 8002f3a:	781b      	ldrb	r3, [r3, #0]
 8002f3c:	2b13      	cmp	r3, #19
 8002f3e:	d90d      	bls.n	8002f5c <_ZN11PERFORMANCE17get_target_statusEm+0x406>
				katamuki = -1;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	22ff      	movs	r2, #255	@ 0xff
 8002f44:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				display_array[3] -= 2;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	68db      	ldr	r3, [r3, #12]
 8002f4c:	3303      	adds	r3, #3
 8002f4e:	781a      	ldrb	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	3303      	adds	r3, #3
 8002f56:	3a02      	subs	r2, #2
 8002f58:	b2d2      	uxtb	r2, r2
 8002f5a:	701a      	strb	r2, [r3, #0]
			p_count = perform_array[1];
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	885a      	ldrh	r2, [r3, #2]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	849a      	strh	r2, [r3, #36]	@ 0x24
		mode_flag[1] = 1;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2201      	movs	r2, #1
 8002f6a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
}
 8002f6e:	f001 b8fd 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 2){// 16~47
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	881b      	ldrh	r3, [r3, #0]
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	f040 81ba 	bne.w	80032f2 <_ZN11PERFORMANCE17get_target_statusEm+0x79c>
		shdn_flag = 1;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		if(mode_flag[2] == 0){
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d17d      	bne.n	800308c <_ZN11PERFORMANCE17get_target_statusEm+0x536>
			p_beat = first_beat = perform_array[2];
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	889a      	ldrh	r2, [r3, #4]
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
			p_count = first_count = perform_array[1];
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	885a      	ldrh	r2, [r3, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	84da      	strh	r2, [r3, #38]	@ 0x26
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	849a      	strh	r2, [r3, #36]	@ 0x24
			flame_H_goal = perform_array[3] + 128;//
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	3306      	adds	r3, #6
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	3b80      	subs	r3, #128	@ 0x80
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
				flame_H_goal %= 256;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
			first_position_array[0] = position_array[0];
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	699b      	ldr	r3, [r3, #24]
 8002fd8:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	821a      	strh	r2, [r3, #16]
			first_position_array[1] = position_array[1];
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	699b      	ldr	r3, [r3, #24]
 8002fe4:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	825a      	strh	r2, [r3, #18]
			movement_array[0] = 2000;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	689b      	ldr	r3, [r3, #8]
 8002ff0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002ff4:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	3302      	adds	r3, #2
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	3304      	adds	r3, #4
 8003006:	22c8      	movs	r2, #200	@ 0xc8
 8003008:	801a      	strh	r2, [r3, #0]
			display_array[4] = 0;//circle_H
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	3304      	adds	r3, #4
 8003010:	2200      	movs	r2, #0
 8003012:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	68db      	ldr	r3, [r3, #12]
 8003018:	3305      	adds	r3, #5
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003020:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	3306      	adds	r3, #6
 8003028:	687a      	ldr	r2, [r7, #4]
 800302a:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 800302e:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	3306      	adds	r3, #6
 8003036:	881a      	ldrh	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	68db      	ldr	r3, [r3, #12]
 800303c:	3307      	adds	r3, #7
 800303e:	b2d2      	uxtb	r2, r2
 8003040:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	68db      	ldr	r3, [r3, #12]
 8003046:	3308      	adds	r3, #8
 8003048:	687a      	ldr	r2, [r7, #4]
 800304a:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 800304e:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68db      	ldr	r3, [r3, #12]
 8003054:	3309      	adds	r3, #9
 8003056:	687a      	ldr	r2, [r7, #4]
 8003058:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 800305c:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	3306      	adds	r3, #6
 8003064:	881a      	ldrh	r2, [r3, #0]
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	330a      	adds	r3, #10
 800306c:	b2d2      	uxtb	r2, r2
 800306e:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	330b      	adds	r3, #11
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 800307c:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	330c      	adds	r3, #12
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 800308a:	701a      	strb	r2, [r3, #0]
		if(perform_array[2] >= 16 && perform_array[2] < 20 && (perform_array[1] - p_count) >= 2){
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	3304      	adds	r3, #4
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	2b0f      	cmp	r3, #15
 8003096:	d936      	bls.n	8003106 <_ZN11PERFORMANCE17get_target_statusEm+0x5b0>
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	3304      	adds	r3, #4
 800309e:	881b      	ldrh	r3, [r3, #0]
 80030a0:	2b13      	cmp	r3, #19
 80030a2:	d830      	bhi.n	8003106 <_ZN11PERFORMANCE17get_target_statusEm+0x5b0>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	3302      	adds	r3, #2
 80030aa:	881b      	ldrh	r3, [r3, #0]
 80030ac:	461a      	mov	r2, r3
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80030b2:	1ad3      	subs	r3, r2, r3
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	dd26      	ble.n	8003106 <_ZN11PERFORMANCE17get_target_statusEm+0x5b0>
			if(display_array[3] < r_standard){//
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	68db      	ldr	r3, [r3, #12]
 80030bc:	3303      	adds	r3, #3
 80030be:	781a      	ldrb	r2, [r3, #0]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d207      	bcs.n	80030da <_ZN11PERFORMANCE17get_target_statusEm+0x584>
				display_array[3]++;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	68db      	ldr	r3, [r3, #12]
 80030ce:	3303      	adds	r3, #3
 80030d0:	781a      	ldrb	r2, [r3, #0]
 80030d2:	3201      	adds	r2, #1
 80030d4:	b2d2      	uxtb	r2, r2
 80030d6:	701a      	strb	r2, [r3, #0]
 80030d8:	e00f      	b.n	80030fa <_ZN11PERFORMANCE17get_target_statusEm+0x5a4>
			}else if(display_array[3] > r_standard){
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	68db      	ldr	r3, [r3, #12]
 80030de:	3303      	adds	r3, #3
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030e8:	429a      	cmp	r2, r3
 80030ea:	d906      	bls.n	80030fa <_ZN11PERFORMANCE17get_target_statusEm+0x5a4>
				display_array[3]--;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	3303      	adds	r3, #3
 80030f2:	781a      	ldrb	r2, [r3, #0]
 80030f4:	3a01      	subs	r2, #1
 80030f6:	b2d2      	uxtb	r2, r2
 80030f8:	701a      	strb	r2, [r3, #0]
			p_count = perform_array[1];
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	885a      	ldrh	r2, [r3, #2]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	849a      	strh	r2, [r3, #36]	@ 0x24
 8003104:	e0ef      	b.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
		}else if(perform_array[2] >= 20 && perform_array[2] < 24 && (perform_array[1] - p_count) >= 1){
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	3304      	adds	r3, #4
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	2b13      	cmp	r3, #19
 8003110:	d934      	bls.n	800317c <_ZN11PERFORMANCE17get_target_statusEm+0x626>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	3304      	adds	r3, #4
 8003118:	881b      	ldrh	r3, [r3, #0]
 800311a:	2b17      	cmp	r3, #23
 800311c:	d82e      	bhi.n	800317c <_ZN11PERFORMANCE17get_target_statusEm+0x626>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	3302      	adds	r3, #2
 8003124:	881b      	ldrh	r3, [r3, #0]
 8003126:	461a      	mov	r2, r3
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b00      	cmp	r3, #0
 8003130:	dd24      	ble.n	800317c <_ZN11PERFORMANCE17get_target_statusEm+0x626>
			if(display_array[10] != flame_H_goal){
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	330a      	adds	r3, #10
 8003138:	781a      	ldrb	r2, [r3, #0]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8003140:	429a      	cmp	r2, r3
 8003142:	d00e      	beq.n	8003162 <_ZN11PERFORMANCE17get_target_statusEm+0x60c>
				display_array[10]++;
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	330a      	adds	r3, #10
 800314a:	781a      	ldrb	r2, [r3, #0]
 800314c:	3201      	adds	r2, #1
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	701a      	strb	r2, [r3, #0]
				display_array[10] %= 256;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	68da      	ldr	r2, [r3, #12]
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	68db      	ldr	r3, [r3, #12]
 800315a:	330a      	adds	r3, #10
 800315c:	7a92      	ldrb	r2, [r2, #10]
 800315e:	701a      	strb	r2, [r3, #0]
 8003160:	e006      	b.n	8003170 <_ZN11PERFORMANCE17get_target_statusEm+0x61a>
				display_array[10] = flame_H_goal;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	330a      	adds	r3, #10
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	f892 202d 	ldrb.w	r2, [r2, #45]	@ 0x2d
 800316e:	701a      	strb	r2, [r3, #0]
			p_count = perform_array[1];
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	885a      	ldrh	r2, [r3, #2]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	849a      	strh	r2, [r3, #36]	@ 0x24
 800317a:	e0b4      	b.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
		}else if(perform_array[2] >= 24){
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	3304      	adds	r3, #4
 8003182:	881b      	ldrh	r3, [r3, #0]
 8003184:	2b17      	cmp	r3, #23
 8003186:	d95f      	bls.n	8003248 <_ZN11PERFORMANCE17get_target_statusEm+0x6f2>
			movement_array[0] = 500;//
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8003190:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 700;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	689b      	ldr	r3, [r3, #8]
 8003196:	3302      	adds	r3, #2
 8003198:	f44f 722f 	mov.w	r2, #700	@ 0x2bc
 800319c:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	3304      	adds	r3, #4
 80031a4:	22c8      	movs	r2, #200	@ 0xc8
 80031a6:	801a      	strh	r2, [r3, #0]
			circle_position_array[0] = first_position_array[0];
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	695b      	ldr	r3, [r3, #20]
 80031ac:	687a      	ldr	r2, [r7, #4]
 80031ae:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 80031b2:	801a      	strh	r2, [r3, #0]
			circle_position_array[1] = 24 * 10;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	695b      	ldr	r3, [r3, #20]
 80031b8:	3302      	adds	r3, #2
 80031ba:	22f0      	movs	r2, #240	@ 0xf0
 80031bc:	801a      	strh	r2, [r3, #0]
			circle_position_array[2] = r_standard * 10;//r
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031c4:	461a      	mov	r2, r3
 80031c6:	0092      	lsls	r2, r2, #2
 80031c8:	4413      	add	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	695b      	ldr	r3, [r3, #20]
 80031d2:	3304      	adds	r3, #4
 80031d4:	b212      	sxth	r2, r2
 80031d6:	801a      	strh	r2, [r3, #0]
			if(circle_position_array[0] - position_array[0] < 120){
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031e0:	461a      	mov	r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	699b      	ldr	r3, [r3, #24]
 80031e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b77      	cmp	r3, #119	@ 0x77
 80031ee:	dc04      	bgt.n	80031fa <_ZN11PERFORMANCE17get_target_statusEm+0x6a4>
				fix_flag = 1;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
 80031f8:	e020      	b.n	800323c <_ZN11PERFORMANCE17get_target_statusEm+0x6e6>
			}else if(circle_position_array[0] - position_array[0] >= 120){//
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	695b      	ldr	r3, [r3, #20]
 80031fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003202:	461a      	mov	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	699b      	ldr	r3, [r3, #24]
 8003208:	f9b3 3000 	ldrsh.w	r3, [r3]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b77      	cmp	r3, #119	@ 0x77
 8003210:	dd14      	ble.n	800323c <_ZN11PERFORMANCE17get_target_statusEm+0x6e6>
				fix_flag = 0;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
				display_array[1] = 35;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	68db      	ldr	r3, [r3, #12]
 800321e:	3301      	adds	r3, #1
 8003220:	2223      	movs	r2, #35	@ 0x23
 8003222:	701a      	strb	r2, [r3, #0]
				display_array[2] = 24;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	68db      	ldr	r3, [r3, #12]
 8003228:	3302      	adds	r3, #2
 800322a:	2218      	movs	r2, #24
 800322c:	701a      	strb	r2, [r3, #0]
				display_array[3] = r_standard;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	68db      	ldr	r3, [r3, #12]
 8003232:	3303      	adds	r3, #3
 8003234:	687a      	ldr	r2, [r7, #4]
 8003236:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 800323a:	701a      	strb	r2, [r3, #0]
			p_count = perform_array[1];
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	885a      	ldrh	r2, [r3, #2]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	849a      	strh	r2, [r3, #36]	@ 0x24
 8003246:	e04e      	b.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
		}else if(position_array[0] <= 600 && perform_array[2] - first_beat > 8){//
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003250:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 8003254:	dc47      	bgt.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	3304      	adds	r3, #4
 800325c:	881b      	ldrh	r3, [r3, #0]
 800325e:	461a      	mov	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003264:	1ad3      	subs	r3, r2, r3
 8003266:	2b08      	cmp	r3, #8
 8003268:	dd3d      	ble.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
			fix_flag = 0;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
			if((perform_array[1] - p_count) >= 2){
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	3302      	adds	r3, #2
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	461a      	mov	r2, r3
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	2b01      	cmp	r3, #1
 8003284:	dd2f      	ble.n	80032e6 <_ZN11PERFORMANCE17get_target_statusEm+0x790>
				if(display_array[1] >= 24){
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	3301      	adds	r3, #1
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2b17      	cmp	r3, #23
 8003290:	d913      	bls.n	80032ba <_ZN11PERFORMANCE17get_target_statusEm+0x764>
					display_array[1]--;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	68db      	ldr	r3, [r3, #12]
 8003296:	3301      	adds	r3, #1
 8003298:	781a      	ldrb	r2, [r3, #0]
 800329a:	3a01      	subs	r2, #1
 800329c:	b2d2      	uxtb	r2, r2
 800329e:	701a      	strb	r2, [r3, #0]
					display_array[2] = 24;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	68db      	ldr	r3, [r3, #12]
 80032a4:	3302      	adds	r3, #2
 80032a6:	2218      	movs	r2, #24
 80032a8:	701a      	strb	r2, [r3, #0]
					display_array[3] = r_standard;
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	68db      	ldr	r3, [r3, #12]
 80032ae:	3303      	adds	r3, #3
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 80032b6:	701a      	strb	r2, [r3, #0]
 80032b8:	e010      	b.n	80032dc <_ZN11PERFORMANCE17get_target_statusEm+0x786>
					display_array[1] = 24;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68db      	ldr	r3, [r3, #12]
 80032be:	3301      	adds	r3, #1
 80032c0:	2218      	movs	r2, #24
 80032c2:	701a      	strb	r2, [r3, #0]
					display_array[2] = 24;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	68db      	ldr	r3, [r3, #12]
 80032c8:	3302      	adds	r3, #2
 80032ca:	2218      	movs	r2, #24
 80032cc:	701a      	strb	r2, [r3, #0]
					display_array[3] = r_standard;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	68db      	ldr	r3, [r3, #12]
 80032d2:	3303      	adds	r3, #3
 80032d4:	687a      	ldr	r2, [r7, #4]
 80032d6:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 80032da:	701a      	strb	r2, [r3, #0]
				p_count = perform_array[1];
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	885a      	ldrh	r2, [r3, #2]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	849a      	strh	r2, [r3, #36]	@ 0x24
		mode_flag[2] = 1;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
}
 80032ee:	f000 bf3d 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 3){// 48~79
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	2b03      	cmp	r3, #3
 80032fa:	d145      	bne.n	8003388 <_ZN11PERFORMANCE17get_target_statusEm+0x832>
		shdn_flag = 0;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[3] = 1;//
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2201      	movs	r2, #1
 8003308:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
		display_array[1] = 0;//x
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	3301      	adds	r3, #1
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	3302      	adds	r3, #2
 800331c:	2200      	movs	r2, #0
 800331e:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	3303      	adds	r3, #3
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	68db      	ldr	r3, [r3, #12]
 800332e:	3304      	adds	r3, #4
 8003330:	2200      	movs	r2, #0
 8003332:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	3305      	adds	r3, #5
 800333a:	2200      	movs	r2, #0
 800333c:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	68db      	ldr	r3, [r3, #12]
 8003342:	3306      	adds	r3, #6
 8003344:	2200      	movs	r2, #0
 8003346:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	68db      	ldr	r3, [r3, #12]
 800334c:	3307      	adds	r3, #7
 800334e:	2200      	movs	r2, #0
 8003350:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	68db      	ldr	r3, [r3, #12]
 8003356:	3308      	adds	r3, #8
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	3309      	adds	r3, #9
 8003362:	2200      	movs	r2, #0
 8003364:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	68db      	ldr	r3, [r3, #12]
 800336a:	330a      	adds	r3, #10
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	330b      	adds	r3, #11
 8003376:	2200      	movs	r2, #0
 8003378:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	68db      	ldr	r3, [r3, #12]
 800337e:	330c      	adds	r3, #12
 8003380:	2200      	movs	r2, #0
 8003382:	701a      	strb	r2, [r3, #0]
}
 8003384:	f000 bef2 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 4){// 80~111
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	881b      	ldrh	r3, [r3, #0]
 800338e:	2b04      	cmp	r3, #4
 8003390:	d145      	bne.n	800341e <_ZN11PERFORMANCE17get_target_statusEm+0x8c8>
		shdn_flag = 0;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[4] = 1;//
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
		display_array[1] = 0;//x
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	3301      	adds	r3, #1
 80033a8:	2200      	movs	r2, #0
 80033aa:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	3302      	adds	r3, #2
 80033b2:	2200      	movs	r2, #0
 80033b4:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	68db      	ldr	r3, [r3, #12]
 80033ba:	3303      	adds	r3, #3
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	68db      	ldr	r3, [r3, #12]
 80033c4:	3304      	adds	r3, #4
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	68db      	ldr	r3, [r3, #12]
 80033ce:	3305      	adds	r3, #5
 80033d0:	2200      	movs	r2, #0
 80033d2:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	3306      	adds	r3, #6
 80033da:	2200      	movs	r2, #0
 80033dc:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68db      	ldr	r3, [r3, #12]
 80033e2:	3307      	adds	r3, #7
 80033e4:	2200      	movs	r2, #0
 80033e6:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	3308      	adds	r3, #8
 80033ee:	2200      	movs	r2, #0
 80033f0:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	68db      	ldr	r3, [r3, #12]
 80033f6:	3309      	adds	r3, #9
 80033f8:	2200      	movs	r2, #0
 80033fa:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	68db      	ldr	r3, [r3, #12]
 8003400:	330a      	adds	r3, #10
 8003402:	2200      	movs	r2, #0
 8003404:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	330b      	adds	r3, #11
 800340c:	2200      	movs	r2, #0
 800340e:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	330c      	adds	r3, #12
 8003416:	2200      	movs	r2, #0
 8003418:	701a      	strb	r2, [r3, #0]
}
 800341a:	f000 bea7 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 5){// 112~127
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	881b      	ldrh	r3, [r3, #0]
 8003424:	2b05      	cmp	r3, #5
 8003426:	d145      	bne.n	80034b4 <_ZN11PERFORMANCE17get_target_statusEm+0x95e>
		shdn_flag = 0;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[5] = 1;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
		display_array[1] = 0;//x
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	68db      	ldr	r3, [r3, #12]
 800343c:	3301      	adds	r3, #1
 800343e:	2200      	movs	r2, #0
 8003440:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	3302      	adds	r3, #2
 8003448:	2200      	movs	r2, #0
 800344a:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	3303      	adds	r3, #3
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	68db      	ldr	r3, [r3, #12]
 800345a:	3304      	adds	r3, #4
 800345c:	2200      	movs	r2, #0
 800345e:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	3305      	adds	r3, #5
 8003466:	2200      	movs	r2, #0
 8003468:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	3306      	adds	r3, #6
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	68db      	ldr	r3, [r3, #12]
 8003478:	3307      	adds	r3, #7
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	68db      	ldr	r3, [r3, #12]
 8003482:	3308      	adds	r3, #8
 8003484:	2200      	movs	r2, #0
 8003486:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	3309      	adds	r3, #9
 800348e:	2200      	movs	r2, #0
 8003490:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	68db      	ldr	r3, [r3, #12]
 8003496:	330a      	adds	r3, #10
 8003498:	2200      	movs	r2, #0
 800349a:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	68db      	ldr	r3, [r3, #12]
 80034a0:	330b      	adds	r3, #11
 80034a2:	2200      	movs	r2, #0
 80034a4:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	68db      	ldr	r3, [r3, #12]
 80034aa:	330c      	adds	r3, #12
 80034ac:	2200      	movs	r2, #0
 80034ae:	701a      	strb	r2, [r3, #0]
}
 80034b0:	f000 be5c 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 6){// 128~142
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	2b06      	cmp	r3, #6
 80034bc:	f040 80bf 	bne.w	800363e <_ZN11PERFORMANCE17get_target_statusEm+0xae8>
		shdn_flag = 1;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		if(mode_flag[6] == 0){
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d13b      	bne.n	800354a <_ZN11PERFORMANCE17get_target_statusEm+0x9f4>
			display_array[1] = 0;//x
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	68db      	ldr	r3, [r3, #12]
 80034d6:	3301      	adds	r3, #1
 80034d8:	2200      	movs	r2, #0
 80034da:	701a      	strb	r2, [r3, #0]
			display_array[2] = 0;//y
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	68db      	ldr	r3, [r3, #12]
 80034e0:	3302      	adds	r3, #2
 80034e2:	2200      	movs	r2, #0
 80034e4:	701a      	strb	r2, [r3, #0]
			display_array[3] = 0;//r
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	3303      	adds	r3, #3
 80034ec:	2200      	movs	r2, #0
 80034ee:	701a      	strb	r2, [r3, #0]
			display_array[4] = 0;//circle_H
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68db      	ldr	r3, [r3, #12]
 80034f4:	3304      	adds	r3, #4
 80034f6:	2200      	movs	r2, #0
 80034f8:	701a      	strb	r2, [r3, #0]
			display_array[5] = 0;//circle_S
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	68db      	ldr	r3, [r3, #12]
 80034fe:	3305      	adds	r3, #5
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]
			display_array[6] = 0;//circle_V
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	3306      	adds	r3, #6
 800350a:	2200      	movs	r2, #0
 800350c:	701a      	strb	r2, [r3, #0]
			display_array[7] = 0;//background_H
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	68db      	ldr	r3, [r3, #12]
 8003512:	3307      	adds	r3, #7
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]
			display_array[8] = 0;//background_S
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	3308      	adds	r3, #8
 800351e:	2200      	movs	r2, #0
 8003520:	701a      	strb	r2, [r3, #0]
			display_array[9] = 0;//background_V
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	68db      	ldr	r3, [r3, #12]
 8003526:	3309      	adds	r3, #9
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]
			display_array[10] = 0;//frame_H
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	330a      	adds	r3, #10
 8003532:	2200      	movs	r2, #0
 8003534:	701a      	strb	r2, [r3, #0]
			display_array[11] = 0;//frame_S
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
 800353a:	330b      	adds	r3, #11
 800353c:	2200      	movs	r2, #0
 800353e:	701a      	strb	r2, [r3, #0]
			display_array[12] = 0;//frame_V
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	68db      	ldr	r3, [r3, #12]
 8003544:	330c      	adds	r3, #12
 8003546:	2200      	movs	r2, #0
 8003548:	701a      	strb	r2, [r3, #0]
		if(perform_array[2] >= 136){
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	3304      	adds	r3, #4
 8003550:	881b      	ldrh	r3, [r3, #0]
 8003552:	2b87      	cmp	r3, #135	@ 0x87
 8003554:	d96d      	bls.n	8003632 <_ZN11PERFORMANCE17get_target_statusEm+0xadc>
			movement_array[0] = 2000;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800355e:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	3302      	adds	r3, #2
 8003566:	2200      	movs	r2, #0
 8003568:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	689b      	ldr	r3, [r3, #8]
 800356e:	3304      	adds	r3, #4
 8003570:	22c8      	movs	r2, #200	@ 0xc8
 8003572:	801a      	strh	r2, [r3, #0]
			display_array[1] = 24;//x
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	68db      	ldr	r3, [r3, #12]
 8003578:	3301      	adds	r3, #1
 800357a:	2218      	movs	r2, #24
 800357c:	701a      	strb	r2, [r3, #0]
			display_array[2] = 24;//y
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	3302      	adds	r3, #2
 8003584:	2218      	movs	r2, #24
 8003586:	701a      	strb	r2, [r3, #0]
			display_array[3] = r_standard;//r
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	3303      	adds	r3, #3
 800358e:	687a      	ldr	r2, [r7, #4]
 8003590:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 8003594:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3] + 128;//circle_H
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	3306      	adds	r3, #6
 800359c:	881b      	ldrh	r3, [r3, #0]
 800359e:	b2da      	uxtb	r2, r3
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	3304      	adds	r3, #4
 80035a6:	3a80      	subs	r2, #128	@ 0x80
 80035a8:	b2d2      	uxtb	r2, r2
 80035aa:	701a      	strb	r2, [r3, #0]
				display_array[4] %= 256;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	68db      	ldr	r3, [r3, #12]
 80035b4:	3304      	adds	r3, #4
 80035b6:	7912      	ldrb	r2, [r2, #4]
 80035b8:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	68db      	ldr	r3, [r3, #12]
 80035be:	3305      	adds	r3, #5
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80035c6:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	3306      	adds	r3, #6
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 80035d4:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	3306      	adds	r3, #6
 80035dc:	881a      	ldrh	r2, [r3, #0]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68db      	ldr	r3, [r3, #12]
 80035e2:	3307      	adds	r3, #7
 80035e4:	b2d2      	uxtb	r2, r2
 80035e6:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	68db      	ldr	r3, [r3, #12]
 80035ec:	3308      	adds	r3, #8
 80035ee:	687a      	ldr	r2, [r7, #4]
 80035f0:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80035f4:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	3309      	adds	r3, #9
 80035fc:	687a      	ldr	r2, [r7, #4]
 80035fe:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003602:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	3306      	adds	r3, #6
 800360a:	881a      	ldrh	r2, [r3, #0]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	68db      	ldr	r3, [r3, #12]
 8003610:	330a      	adds	r3, #10
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	330b      	adds	r3, #11
 800361c:	687a      	ldr	r2, [r7, #4]
 800361e:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003622:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	330c      	adds	r3, #12
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003630:	701a      	strb	r2, [r3, #0]
		mode_flag[6] = 1;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2201      	movs	r2, #1
 8003636:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
}
 800363a:	f000 bd97 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 7){// 143~158
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	2b07      	cmp	r3, #7
 8003646:	f040 80af 	bne.w	80037a8 <_ZN11PERFORMANCE17get_target_statusEm+0xc52>
		shdn_flag = 1;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		if(mode_flag[7] == 0){
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3037 	ldrb.w	r3, [r3, #55]	@ 0x37
 8003658:	2b00      	cmp	r3, #0
 800365a:	d16b      	bne.n	8003734 <_ZN11PERFORMANCE17get_target_statusEm+0xbde>
			movement_array[0] = 2000;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	689b      	ldr	r3, [r3, #8]
 8003660:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003664:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
 800366a:	3302      	adds	r3, #2
 800366c:	2200      	movs	r2, #0
 800366e:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	3304      	adds	r3, #4
 8003676:	22c8      	movs	r2, #200	@ 0xc8
 8003678:	801a      	strh	r2, [r3, #0]
			display_array[1] = 0;//x
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	3301      	adds	r3, #1
 8003680:	2200      	movs	r2, #0
 8003682:	701a      	strb	r2, [r3, #0]
			display_array[2] = 0;//y
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	3302      	adds	r3, #2
 800368a:	2200      	movs	r2, #0
 800368c:	701a      	strb	r2, [r3, #0]
			display_array[3] = 0;//r
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	68db      	ldr	r3, [r3, #12]
 8003692:	3303      	adds	r3, #3
 8003694:	2200      	movs	r2, #0
 8003696:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3] + 128;//circle_H
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	3306      	adds	r3, #6
 800369e:	881b      	ldrh	r3, [r3, #0]
 80036a0:	b2da      	uxtb	r2, r3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	68db      	ldr	r3, [r3, #12]
 80036a6:	3304      	adds	r3, #4
 80036a8:	3a80      	subs	r2, #128	@ 0x80
 80036aa:	b2d2      	uxtb	r2, r2
 80036ac:	701a      	strb	r2, [r3, #0]
				display_array[4] %= 256;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	68db      	ldr	r3, [r3, #12]
 80036b6:	3304      	adds	r3, #4
 80036b8:	7912      	ldrb	r2, [r2, #4]
 80036ba:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	3305      	adds	r3, #5
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80036c8:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	3306      	adds	r3, #6
 80036d0:	687a      	ldr	r2, [r7, #4]
 80036d2:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 80036d6:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	3306      	adds	r3, #6
 80036de:	881a      	ldrh	r2, [r3, #0]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	3307      	adds	r3, #7
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68db      	ldr	r3, [r3, #12]
 80036ee:	3308      	adds	r3, #8
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80036f6:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	3309      	adds	r3, #9
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003704:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	3306      	adds	r3, #6
 800370c:	881a      	ldrh	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	68db      	ldr	r3, [r3, #12]
 8003712:	330a      	adds	r3, #10
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	330b      	adds	r3, #11
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003724:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	330c      	adds	r3, #12
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003732:	701a      	strb	r2, [r3, #0]
		if(perform_array[2] >= 144){
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	3304      	adds	r3, #4
 800373a:	881b      	ldrh	r3, [r3, #0]
 800373c:	2b8f      	cmp	r3, #143	@ 0x8f
 800373e:	d92d      	bls.n	800379c <_ZN11PERFORMANCE17get_target_statusEm+0xc46>
			shdn_flag = 0;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
			display_array[4] ++;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	3304      	adds	r3, #4
 800374e:	781a      	ldrb	r2, [r3, #0]
 8003750:	3201      	adds	r2, #1
 8003752:	b2d2      	uxtb	r2, r2
 8003754:	701a      	strb	r2, [r3, #0]
				display_array[4] %= 256;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68da      	ldr	r2, [r3, #12]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	68db      	ldr	r3, [r3, #12]
 800375e:	3304      	adds	r3, #4
 8003760:	7912      	ldrb	r2, [r2, #4]
 8003762:	701a      	strb	r2, [r3, #0]
			display_array[7] ++;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	3307      	adds	r3, #7
 800376a:	781a      	ldrb	r2, [r3, #0]
 800376c:	3201      	adds	r2, #1
 800376e:	b2d2      	uxtb	r2, r2
 8003770:	701a      	strb	r2, [r3, #0]
				display_array[4] %= 256;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	68db      	ldr	r3, [r3, #12]
 800377a:	3304      	adds	r3, #4
 800377c:	7912      	ldrb	r2, [r2, #4]
 800377e:	701a      	strb	r2, [r3, #0]
			display_array[10] ++;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	330a      	adds	r3, #10
 8003786:	781a      	ldrb	r2, [r3, #0]
 8003788:	3201      	adds	r2, #1
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]
				display_array[4] %= 256;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	68db      	ldr	r3, [r3, #12]
 8003796:	3304      	adds	r3, #4
 8003798:	7912      	ldrb	r2, [r2, #4]
 800379a:	701a      	strb	r2, [r3, #0]
		mode_flag[7] = 1;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 2037 	strb.w	r2, [r3, #55]	@ 0x37
}
 80037a4:	f000 bce2 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 8){// 159~
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	881b      	ldrh	r3, [r3, #0]
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d14a      	bne.n	8003848 <_ZN11PERFORMANCE17get_target_statusEm+0xcf2>
		shdn_flag = 0;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2200      	movs	r2, #0
 80037b6:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[8] = 1;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2201      	movs	r2, #1
 80037be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
		movement_array[2] = 0;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	3304      	adds	r3, #4
 80037c8:	2200      	movs	r2, #0
 80037ca:	801a      	strh	r2, [r3, #0]
		display_array[1] = 0;//x
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	3301      	adds	r3, #1
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	68db      	ldr	r3, [r3, #12]
 80037da:	3302      	adds	r3, #2
 80037dc:	2200      	movs	r2, #0
 80037de:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	3303      	adds	r3, #3
 80037e6:	2200      	movs	r2, #0
 80037e8:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	68db      	ldr	r3, [r3, #12]
 80037ee:	3304      	adds	r3, #4
 80037f0:	2200      	movs	r2, #0
 80037f2:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	68db      	ldr	r3, [r3, #12]
 80037f8:	3305      	adds	r3, #5
 80037fa:	2200      	movs	r2, #0
 80037fc:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	3306      	adds	r3, #6
 8003804:	2200      	movs	r2, #0
 8003806:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	3307      	adds	r3, #7
 800380e:	2200      	movs	r2, #0
 8003810:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	3308      	adds	r3, #8
 8003818:	2200      	movs	r2, #0
 800381a:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	68db      	ldr	r3, [r3, #12]
 8003820:	3309      	adds	r3, #9
 8003822:	2200      	movs	r2, #0
 8003824:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	68db      	ldr	r3, [r3, #12]
 800382a:	330a      	adds	r3, #10
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	330b      	adds	r3, #11
 8003836:	2200      	movs	r2, #0
 8003838:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	68db      	ldr	r3, [r3, #12]
 800383e:	330c      	adds	r3, #12
 8003840:	2200      	movs	r2, #0
 8003842:	701a      	strb	r2, [r3, #0]
}
 8003844:	f000 bc92 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 9){// 15s
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	2b09      	cmp	r3, #9
 8003850:	d14a      	bne.n	80038e8 <_ZN11PERFORMANCE17get_target_statusEm+0xd92>
		shdn_flag = 0;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[9] = 1;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
		movement_array[2] = 0;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	3304      	adds	r3, #4
 8003868:	2200      	movs	r2, #0
 800386a:	801a      	strh	r2, [r3, #0]
		display_array[1] = 0;//x
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	68db      	ldr	r3, [r3, #12]
 8003870:	3301      	adds	r3, #1
 8003872:	2200      	movs	r2, #0
 8003874:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	68db      	ldr	r3, [r3, #12]
 800387a:	3302      	adds	r3, #2
 800387c:	2200      	movs	r2, #0
 800387e:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	3303      	adds	r3, #3
 8003886:	2200      	movs	r2, #0
 8003888:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	68db      	ldr	r3, [r3, #12]
 800388e:	3304      	adds	r3, #4
 8003890:	2200      	movs	r2, #0
 8003892:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	3305      	adds	r3, #5
 800389a:	2200      	movs	r2, #0
 800389c:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	68db      	ldr	r3, [r3, #12]
 80038a2:	3306      	adds	r3, #6
 80038a4:	2200      	movs	r2, #0
 80038a6:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	68db      	ldr	r3, [r3, #12]
 80038ac:	3307      	adds	r3, #7
 80038ae:	2200      	movs	r2, #0
 80038b0:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	68db      	ldr	r3, [r3, #12]
 80038b6:	3308      	adds	r3, #8
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	68db      	ldr	r3, [r3, #12]
 80038c0:	3309      	adds	r3, #9
 80038c2:	2200      	movs	r2, #0
 80038c4:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	330a      	adds	r3, #10
 80038cc:	2200      	movs	r2, #0
 80038ce:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	68db      	ldr	r3, [r3, #12]
 80038d4:	330b      	adds	r3, #11
 80038d6:	2200      	movs	r2, #0
 80038d8:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	330c      	adds	r3, #12
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]
}
 80038e4:	f000 bc42 	b.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 10){// 1~17
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	881b      	ldrh	r3, [r3, #0]
 80038ee:	2b0a      	cmp	r3, #10
 80038f0:	f040 80a0 	bne.w	8003a34 <_ZN11PERFORMANCE17get_target_statusEm+0xede>
		shdn_flag = 1;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[10] = 1;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2201      	movs	r2, #1
 8003900:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
		movement_array[2] = 0;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	3304      	adds	r3, #4
 800390a:	2200      	movs	r2, #0
 800390c:	801a      	strh	r2, [r3, #0]
		if(mode_flag[10] == 0){
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8003914:	2b00      	cmp	r3, #0
 8003916:	d16e      	bne.n	80039f6 <_ZN11PERFORMANCE17get_target_statusEm+0xea0>
			p_beat = first_beat = perform_array[2];
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	889a      	ldrh	r2, [r3, #4]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	851a      	strh	r2, [r3, #40]	@ 0x28
			p_count = first_count = perform_array[1];
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	885a      	ldrh	r2, [r3, #2]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	84da      	strh	r2, [r3, #38]	@ 0x26
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	849a      	strh	r2, [r3, #36]	@ 0x24
			display_array[1] = 24;//x
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	68db      	ldr	r3, [r3, #12]
 8003940:	3301      	adds	r3, #1
 8003942:	2218      	movs	r2, #24
 8003944:	701a      	strb	r2, [r3, #0]
			display_array[2] = 24;//y
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	3302      	adds	r3, #2
 800394c:	2218      	movs	r2, #24
 800394e:	701a      	strb	r2, [r3, #0]
			display_array[3] = 0;//r
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	68db      	ldr	r3, [r3, #12]
 8003954:	3303      	adds	r3, #3
 8003956:	2200      	movs	r2, #0
 8003958:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3];//circle_H
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	3306      	adds	r3, #6
 8003960:	881a      	ldrh	r2, [r3, #0]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	3304      	adds	r3, #4
 8003968:	b2d2      	uxtb	r2, r2
 800396a:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	68db      	ldr	r3, [r3, #12]
 8003970:	3305      	adds	r3, #5
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003978:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	68db      	ldr	r3, [r3, #12]
 800397e:	3306      	adds	r3, #6
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003986:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3] + 128;//background_H
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	3306      	adds	r3, #6
 800398e:	881b      	ldrh	r3, [r3, #0]
 8003990:	b2da      	uxtb	r2, r3
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	3307      	adds	r3, #7
 8003998:	3a80      	subs	r2, #128	@ 0x80
 800399a:	b2d2      	uxtb	r2, r2
 800399c:	701a      	strb	r2, [r3, #0]
				display_array[7] %= 256;
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	3307      	adds	r3, #7
 80039a8:	79d2      	ldrb	r2, [r2, #7]
 80039aa:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	68db      	ldr	r3, [r3, #12]
 80039b0:	3308      	adds	r3, #8
 80039b2:	687a      	ldr	r2, [r7, #4]
 80039b4:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80039b8:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	3309      	adds	r3, #9
 80039c0:	687a      	ldr	r2, [r7, #4]
 80039c2:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 80039c6:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	3306      	adds	r3, #6
 80039ce:	881a      	ldrh	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	330a      	adds	r3, #10
 80039d6:	b2d2      	uxtb	r2, r2
 80039d8:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	68db      	ldr	r3, [r3, #12]
 80039de:	330b      	adds	r3, #11
 80039e0:	687a      	ldr	r2, [r7, #4]
 80039e2:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 80039e6:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	330c      	adds	r3, #12
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 80039f4:	701a      	strb	r2, [r3, #0]
		if(perform_array[2] >= 2){
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	3304      	adds	r3, #4
 80039fc:	881b      	ldrh	r3, [r3, #0]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	f240 83b4 	bls.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
			if(perform_array[1] - p_count > 7){
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3302      	adds	r3, #2
 8003a0a:	881b      	ldrh	r3, [r3, #0]
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	2b07      	cmp	r3, #7
 8003a16:	f340 83a9 	ble.w	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
				display_array[3]++;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	68db      	ldr	r3, [r3, #12]
 8003a1e:	3303      	adds	r3, #3
 8003a20:	781a      	ldrb	r2, [r3, #0]
 8003a22:	3201      	adds	r2, #1
 8003a24:	b2d2      	uxtb	r2, r2
 8003a26:	701a      	strb	r2, [r3, #0]
				p_count = perform_array[1];
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	885a      	ldrh	r2, [r3, #2]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	849a      	strh	r2, [r3, #36]	@ 0x24
}
 8003a32:	e39b      	b.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 11 || perform_array[0] == 12){// 18~47 48~73
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	881b      	ldrh	r3, [r3, #0]
 8003a3a:	2b0b      	cmp	r3, #11
 8003a3c:	d005      	beq.n	8003a4a <_ZN11PERFORMANCE17get_target_statusEm+0xef4>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	881b      	ldrh	r3, [r3, #0]
 8003a44:	2b0c      	cmp	r3, #12
 8003a46:	f040 8162 	bne.w	8003d0e <_ZN11PERFORMANCE17get_target_statusEm+0x11b8>
		shdn_flag = 1;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		fix_flag = 1;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		if(mode_flag[11] == 0 || mode_flag[12] == 0){
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f893 303b 	ldrb.w	r3, [r3, #59]	@ 0x3b
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <_ZN11PERFORMANCE17get_target_statusEm+0xf1a>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	f040 8084 	bne.w	8003b78 <_ZN11PERFORMANCE17get_target_statusEm+0x1022>
			p_beat = first_beat = perform_array[2];
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	889a      	ldrh	r2, [r3, #4]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	851a      	strh	r2, [r3, #40]	@ 0x28
			p_count = first_count = perform_array[1];
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	885a      	ldrh	r2, [r3, #2]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	84da      	strh	r2, [r3, #38]	@ 0x26
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	849a      	strh	r2, [r3, #36]	@ 0x24
			katamuki = -1;
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	22ff      	movs	r2, #255	@ 0xff
 8003a98:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			movement_array[0] = 2000;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003aa4:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	3302      	adds	r3, #2
 8003aac:	2200      	movs	r2, #0
 8003aae:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 0;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	689b      	ldr	r3, [r3, #8]
 8003ab4:	3304      	adds	r3, #4
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	801a      	strh	r2, [r3, #0]
			display_array[1] = 24;//x
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	68db      	ldr	r3, [r3, #12]
 8003abe:	3301      	adds	r3, #1
 8003ac0:	2218      	movs	r2, #24
 8003ac2:	701a      	strb	r2, [r3, #0]
			display_array[2] = 24;//y
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	68db      	ldr	r3, [r3, #12]
 8003ac8:	3302      	adds	r3, #2
 8003aca:	2218      	movs	r2, #24
 8003acc:	701a      	strb	r2, [r3, #0]
			display_array[3] = r_standard;//r
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	68db      	ldr	r3, [r3, #12]
 8003ad2:	3303      	adds	r3, #3
 8003ad4:	687a      	ldr	r2, [r7, #4]
 8003ad6:	f892 2041 	ldrb.w	r2, [r2, #65]	@ 0x41
 8003ada:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3] + 128;//circle_H
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	3306      	adds	r3, #6
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	b2da      	uxtb	r2, r3
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	3304      	adds	r3, #4
 8003aec:	3a80      	subs	r2, #128	@ 0x80
 8003aee:	b2d2      	uxtb	r2, r2
 8003af0:	701a      	strb	r2, [r3, #0]
				display_array[7] %= 256;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68da      	ldr	r2, [r3, #12]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	68db      	ldr	r3, [r3, #12]
 8003afa:	3307      	adds	r3, #7
 8003afc:	79d2      	ldrb	r2, [r2, #7]
 8003afe:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	3305      	adds	r3, #5
 8003b06:	687a      	ldr	r2, [r7, #4]
 8003b08:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003b0c:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	68db      	ldr	r3, [r3, #12]
 8003b12:	3306      	adds	r3, #6
 8003b14:	687a      	ldr	r2, [r7, #4]
 8003b16:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003b1a:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	3306      	adds	r3, #6
 8003b22:	881a      	ldrh	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68db      	ldr	r3, [r3, #12]
 8003b28:	3307      	adds	r3, #7
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	3308      	adds	r3, #8
 8003b34:	687a      	ldr	r2, [r7, #4]
 8003b36:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003b3a:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	68db      	ldr	r3, [r3, #12]
 8003b40:	3309      	adds	r3, #9
 8003b42:	687a      	ldr	r2, [r7, #4]
 8003b44:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003b48:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	3306      	adds	r3, #6
 8003b50:	881a      	ldrh	r2, [r3, #0]
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	68db      	ldr	r3, [r3, #12]
 8003b56:	330a      	adds	r3, #10
 8003b58:	b2d2      	uxtb	r2, r2
 8003b5a:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	68db      	ldr	r3, [r3, #12]
 8003b60:	330b      	adds	r3, #11
 8003b62:	687a      	ldr	r2, [r7, #4]
 8003b64:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003b68:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	330c      	adds	r3, #12
 8003b70:	687a      	ldr	r2, [r7, #4]
 8003b72:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003b76:	701a      	strb	r2, [r3, #0]
		if(position_array[0] > 1000 && position_array[0] < 4000){
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	699b      	ldr	r3, [r3, #24]
 8003b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b80:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003b84:	dd4a      	ble.n	8003c1c <_ZN11PERFORMANCE17get_target_statusEm+0x10c6>
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	699b      	ldr	r3, [r3, #24]
 8003b8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003b8e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003b92:	da43      	bge.n	8003c1c <_ZN11PERFORMANCE17get_target_statusEm+0x10c6>
			if(katamuki == -1){
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8003b9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b9e:	d110      	bne.n	8003bc2 <_ZN11PERFORMANCE17get_target_statusEm+0x106c>
				movement_array[0] = 1000;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	689b      	ldr	r3, [r3, #8]
 8003ba4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ba8:	801a      	strh	r2, [r3, #0]
				movement_array[1] = 0;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	3302      	adds	r3, #2
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	801a      	strh	r2, [r3, #0]
				movement_array[2] = 300;
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	689b      	ldr	r3, [r3, #8]
 8003bb8:	3304      	adds	r3, #4
 8003bba:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bbe:	801a      	strh	r2, [r3, #0]
 8003bc0:	e014      	b.n	8003bec <_ZN11PERFORMANCE17get_target_statusEm+0x1096>
			}else if(katamuki == 1){
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d10f      	bne.n	8003bec <_ZN11PERFORMANCE17get_target_statusEm+0x1096>
				movement_array[0] = 4000;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003bd4:	801a      	strh	r2, [r3, #0]
				movement_array[1] = 0;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	3302      	adds	r3, #2
 8003bdc:	2200      	movs	r2, #0
 8003bde:	801a      	strh	r2, [r3, #0]
				movement_array[2] = 300;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	3304      	adds	r3, #4
 8003be6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003bea:	801a      	strh	r2, [r3, #0]
			circle_position_array[0] = 2500;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	695b      	ldr	r3, [r3, #20]
 8003bf0:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8003bf4:	801a      	strh	r2, [r3, #0]
			circle_position_array[1] = 24 * 10;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	695b      	ldr	r3, [r3, #20]
 8003bfa:	3302      	adds	r3, #2
 8003bfc:	22f0      	movs	r2, #240	@ 0xf0
 8003bfe:	801a      	strh	r2, [r3, #0]
			circle_position_array[2] = r_standard * 10;//r
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c06:	461a      	mov	r2, r3
 8003c08:	0092      	lsls	r2, r2, #2
 8003c0a:	4413      	add	r3, r2
 8003c0c:	005b      	lsls	r3, r3, #1
 8003c0e:	b29a      	uxth	r2, r3
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	3304      	adds	r3, #4
 8003c16:	b212      	sxth	r2, r2
 8003c18:	801a      	strh	r2, [r3, #0]
 8003c1a:	e036      	b.n	8003c8a <_ZN11PERFORMANCE17get_target_statusEm+0x1134>
		}else if(position_array[0] <= 1000){
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c24:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c28:	dc14      	bgt.n	8003c54 <_ZN11PERFORMANCE17get_target_statusEm+0x10fe>
			katamuki = 1;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			movement_array[0] = 4000;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003c3a:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	3302      	adds	r3, #2
 8003c42:	2200      	movs	r2, #0
 8003c44:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 300;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	3304      	adds	r3, #4
 8003c4c:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c50:	801a      	strh	r2, [r3, #0]
 8003c52:	e01a      	b.n	8003c8a <_ZN11PERFORMANCE17get_target_statusEm+0x1134>
		}else if(position_array[0] >=4000){
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	699b      	ldr	r3, [r3, #24]
 8003c58:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c5c:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8003c60:	db13      	blt.n	8003c8a <_ZN11PERFORMANCE17get_target_statusEm+0x1134>
			katamuki = -1;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	22ff      	movs	r2, #255	@ 0xff
 8003c66:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			movement_array[0] = 1000;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003c72:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	3302      	adds	r3, #2
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 300;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	3304      	adds	r3, #4
 8003c84:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003c88:	801a      	strh	r2, [r3, #0]
		if(position_array[0] <= 1300){
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	699b      	ldr	r3, [r3, #24]
 8003c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003c92:	f240 5214 	movw	r2, #1300	@ 0x514
 8003c96:	4293      	cmp	r3, r2
 8003c98:	dc14      	bgt.n	8003cc4 <_ZN11PERFORMANCE17get_target_statusEm+0x116e>
			katamuki = 1;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			movement_array[0] = 4000;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8003caa:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	3302      	adds	r3, #2
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 300;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689b      	ldr	r3, [r3, #8]
 8003cba:	3304      	adds	r3, #4
 8003cbc:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cc0:	801a      	strh	r2, [r3, #0]
 8003cc2:	e01b      	b.n	8003cfc <_ZN11PERFORMANCE17get_target_statusEm+0x11a6>
		}else if(position_array[0] >= 3700){
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	699b      	ldr	r3, [r3, #24]
 8003cc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ccc:	f640 6273 	movw	r2, #3699	@ 0xe73
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	dd13      	ble.n	8003cfc <_ZN11PERFORMANCE17get_target_statusEm+0x11a6>
			katamuki = -1;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	22ff      	movs	r2, #255	@ 0xff
 8003cd8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			movement_array[0] = 1000;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003ce4:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	3302      	adds	r3, #2
 8003cec:	2200      	movs	r2, #0
 8003cee:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 300;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003cfa:	801a      	strh	r2, [r3, #0]
		mode_flag[11] = 1;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2201      	movs	r2, #1
 8003d00:	f883 203b 	strb.w	r2, [r3, #59]	@ 0x3b
		mode_flag[12] = 1;
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	2201      	movs	r2, #1
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8003d0c:	e22e      	b.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 13){// 74~80
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	881b      	ldrh	r3, [r3, #0]
 8003d14:	2b0d      	cmp	r3, #13
 8003d16:	d154      	bne.n	8003dc2 <_ZN11PERFORMANCE17get_target_statusEm+0x126c>
		shdn_flag = 1;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		display_array[1] = 0;//x
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	68db      	ldr	r3, [r3, #12]
 8003d24:	3301      	adds	r3, #1
 8003d26:	2200      	movs	r2, #0
 8003d28:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	68db      	ldr	r3, [r3, #12]
 8003d2e:	3302      	adds	r3, #2
 8003d30:	2200      	movs	r2, #0
 8003d32:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	3303      	adds	r3, #3
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	68db      	ldr	r3, [r3, #12]
 8003d42:	3304      	adds	r3, #4
 8003d44:	2200      	movs	r2, #0
 8003d46:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	3305      	adds	r3, #5
 8003d4e:	2200      	movs	r2, #0
 8003d50:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	3306      	adds	r3, #6
 8003d58:	2200      	movs	r2, #0
 8003d5a:	701a      	strb	r2, [r3, #0]
		display_array[7] = perform_array[3];//background_H
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3306      	adds	r3, #6
 8003d62:	881a      	ldrh	r2, [r3, #0]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	68db      	ldr	r3, [r3, #12]
 8003d68:	3307      	adds	r3, #7
 8003d6a:	b2d2      	uxtb	r2, r2
 8003d6c:	701a      	strb	r2, [r3, #0]
		display_array[8] = S_standard;//background_S
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	3308      	adds	r3, #8
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003d7a:	701a      	strb	r2, [r3, #0]
		display_array[9] = V_standard;//background_V
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	3309      	adds	r3, #9
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003d88:	701a      	strb	r2, [r3, #0]
		display_array[10] = perform_array[3];//frame_H
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3306      	adds	r3, #6
 8003d90:	881a      	ldrh	r2, [r3, #0]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	68db      	ldr	r3, [r3, #12]
 8003d96:	330a      	adds	r3, #10
 8003d98:	b2d2      	uxtb	r2, r2
 8003d9a:	701a      	strb	r2, [r3, #0]
		display_array[11] = S_standard;//frame_S
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	68db      	ldr	r3, [r3, #12]
 8003da0:	330b      	adds	r3, #11
 8003da2:	687a      	ldr	r2, [r7, #4]
 8003da4:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003da8:	701a      	strb	r2, [r3, #0]
		display_array[12] = V_standard;//frame_V
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	68db      	ldr	r3, [r3, #12]
 8003dae:	330c      	adds	r3, #12
 8003db0:	687a      	ldr	r2, [r7, #4]
 8003db2:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003db6:	701a      	strb	r2, [r3, #0]
		mode_flag[13] = 1;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
}
 8003dc0:	e1d4      	b.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 14){// 81~94
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	881b      	ldrh	r3, [r3, #0]
 8003dc8:	2b0e      	cmp	r3, #14
 8003dca:	f040 813c 	bne.w	8004046 <_ZN11PERFORMANCE17get_target_statusEm+0x14f0>
		if(mode_flag[14] == 0){
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	f040 8086 	bne.w	8003ee6 <_ZN11PERFORMANCE17get_target_statusEm+0x1390>
			p_beat = first_beat = perform_array[2];
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	889a      	ldrh	r2, [r3, #4]
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	851a      	strh	r2, [r3, #40]	@ 0x28
			p_count = first_count = perform_array[1];
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	885a      	ldrh	r2, [r3, #2]
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	84da      	strh	r2, [r3, #38]	@ 0x26
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	849a      	strh	r2, [r3, #36]	@ 0x24
			katamuki = 1;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2201      	movs	r2, #1
 8003e02:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
			shdn_flag = 1;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
			movement_array[0] = 2000;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8003e16:	801a      	strh	r2, [r3, #0]
			movement_array[1] = 0;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	689b      	ldr	r3, [r3, #8]
 8003e1c:	3302      	adds	r3, #2
 8003e1e:	2200      	movs	r2, #0
 8003e20:	801a      	strh	r2, [r3, #0]
			movement_array[2] = 200;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	3304      	adds	r3, #4
 8003e28:	22c8      	movs	r2, #200	@ 0xc8
 8003e2a:	801a      	strh	r2, [r3, #0]
			display_array[1] = 24;//x
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	3301      	adds	r3, #1
 8003e32:	2218      	movs	r2, #24
 8003e34:	701a      	strb	r2, [r3, #0]
			display_array[2] = 24;//y
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	68db      	ldr	r3, [r3, #12]
 8003e3a:	3302      	adds	r3, #2
 8003e3c:	2218      	movs	r2, #24
 8003e3e:	701a      	strb	r2, [r3, #0]
			display_array[3] = 0;//r
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	68db      	ldr	r3, [r3, #12]
 8003e44:	3303      	adds	r3, #3
 8003e46:	2200      	movs	r2, #0
 8003e48:	701a      	strb	r2, [r3, #0]
			display_array[4] = perform_array[3] + 128;//circle_H
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	3306      	adds	r3, #6
 8003e50:	881b      	ldrh	r3, [r3, #0]
 8003e52:	b2da      	uxtb	r2, r3
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	3304      	adds	r3, #4
 8003e5a:	3a80      	subs	r2, #128	@ 0x80
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	701a      	strb	r2, [r3, #0]
				display_array[7] %= 256;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	68da      	ldr	r2, [r3, #12]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	3307      	adds	r3, #7
 8003e6a:	79d2      	ldrb	r2, [r2, #7]
 8003e6c:	701a      	strb	r2, [r3, #0]
			display_array[5] = S_standard;//circle_S
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	68db      	ldr	r3, [r3, #12]
 8003e72:	3305      	adds	r3, #5
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003e7a:	701a      	strb	r2, [r3, #0]
			display_array[6] = V_standard;//circle_V
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	3306      	adds	r3, #6
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003e88:	701a      	strb	r2, [r3, #0]
			display_array[7] = perform_array[3];//background_H
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3306      	adds	r3, #6
 8003e90:	881a      	ldrh	r2, [r3, #0]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	68db      	ldr	r3, [r3, #12]
 8003e96:	3307      	adds	r3, #7
 8003e98:	b2d2      	uxtb	r2, r2
 8003e9a:	701a      	strb	r2, [r3, #0]
			display_array[8] = S_standard;//background_S
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	68db      	ldr	r3, [r3, #12]
 8003ea0:	3308      	adds	r3, #8
 8003ea2:	687a      	ldr	r2, [r7, #4]
 8003ea4:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003ea8:	701a      	strb	r2, [r3, #0]
			display_array[9] = V_standard;//background_V
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	3309      	adds	r3, #9
 8003eb0:	687a      	ldr	r2, [r7, #4]
 8003eb2:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003eb6:	701a      	strb	r2, [r3, #0]
			display_array[10] = perform_array[3];//frame_H
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3306      	adds	r3, #6
 8003ebe:	881a      	ldrh	r2, [r3, #0]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	330a      	adds	r3, #10
 8003ec6:	b2d2      	uxtb	r2, r2
 8003ec8:	701a      	strb	r2, [r3, #0]
			display_array[11] = S_standard;//frame_S
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	68db      	ldr	r3, [r3, #12]
 8003ece:	330b      	adds	r3, #11
 8003ed0:	687a      	ldr	r2, [r7, #4]
 8003ed2:	f892 2042 	ldrb.w	r2, [r2, #66]	@ 0x42
 8003ed6:	701a      	strb	r2, [r3, #0]
			display_array[12] = V_standard;//frame_V
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	330c      	adds	r3, #12
 8003ede:	687a      	ldr	r2, [r7, #4]
 8003ee0:	f892 2044 	ldrb.w	r2, [r2, #68]	@ 0x44
 8003ee4:	701a      	strb	r2, [r3, #0]
		if((perform_array[1] - p_count) >= 1){
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	3302      	adds	r3, #2
 8003eec:	881b      	ldrh	r3, [r3, #0]
 8003eee:	461a      	mov	r2, r3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8003ef4:	1ad3      	subs	r3, r2, r3
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f340 80a0 	ble.w	800403c <_ZN11PERFORMANCE17get_target_statusEm+0x14e6>
			if(display_array[3] > 4 && display_array[3] < 20 && katamuki == -1){
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	68db      	ldr	r3, [r3, #12]
 8003f00:	3303      	adds	r3, #3
 8003f02:	781b      	ldrb	r3, [r3, #0]
 8003f04:	2b04      	cmp	r3, #4
 8003f06:	d913      	bls.n	8003f30 <_ZN11PERFORMANCE17get_target_statusEm+0x13da>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	3303      	adds	r3, #3
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	2b13      	cmp	r3, #19
 8003f12:	d80d      	bhi.n	8003f30 <_ZN11PERFORMANCE17get_target_statusEm+0x13da>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8003f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f1e:	d107      	bne.n	8003f30 <_ZN11PERFORMANCE17get_target_statusEm+0x13da>
				display_array[3]--;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	68db      	ldr	r3, [r3, #12]
 8003f24:	3303      	adds	r3, #3
 8003f26:	781a      	ldrb	r2, [r3, #0]
 8003f28:	3a01      	subs	r2, #1
 8003f2a:	b2d2      	uxtb	r2, r2
 8003f2c:	701a      	strb	r2, [r3, #0]
 8003f2e:	e059      	b.n	8003fe4 <_ZN11PERFORMANCE17get_target_statusEm+0x148e>
			}else if(display_array[3] > 4 && display_array[3] < 20 && katamuki == 1){
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	3303      	adds	r3, #3
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	2b04      	cmp	r3, #4
 8003f3a:	d912      	bls.n	8003f62 <_ZN11PERFORMANCE17get_target_statusEm+0x140c>
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	3303      	adds	r3, #3
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b13      	cmp	r3, #19
 8003f46:	d80c      	bhi.n	8003f62 <_ZN11PERFORMANCE17get_target_statusEm+0x140c>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f993 302c 	ldrsb.w	r3, [r3, #44]	@ 0x2c
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d107      	bne.n	8003f62 <_ZN11PERFORMANCE17get_target_statusEm+0x140c>
				display_array[3]++;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	3303      	adds	r3, #3
 8003f58:	781a      	ldrb	r2, [r3, #0]
 8003f5a:	3201      	adds	r2, #1
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	701a      	strb	r2, [r3, #0]
 8003f60:	e040      	b.n	8003fe4 <_ZN11PERFORMANCE17get_target_statusEm+0x148e>
			}else if(display_array[3] <= 4 && (perform_array[2] - p_beat) >= 2){
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	68db      	ldr	r3, [r3, #12]
 8003f66:	3303      	adds	r3, #3
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d81a      	bhi.n	8003fa4 <_ZN11PERFORMANCE17get_target_statusEm+0x144e>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	3304      	adds	r3, #4
 8003f74:	881b      	ldrh	r3, [r3, #0]
 8003f76:	461a      	mov	r2, r3
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7c:	1ad3      	subs	r3, r2, r3
 8003f7e:	2b01      	cmp	r3, #1
 8003f80:	dd10      	ble.n	8003fa4 <_ZN11PERFORMANCE17get_target_statusEm+0x144e>
				katamuki = 1;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2201      	movs	r2, #1
 8003f86:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				display_array[3]++;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	68db      	ldr	r3, [r3, #12]
 8003f8e:	3303      	adds	r3, #3
 8003f90:	781a      	ldrb	r2, [r3, #0]
 8003f92:	3201      	adds	r2, #1
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	701a      	strb	r2, [r3, #0]
				p_beat = perform_array[2];
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	889a      	ldrh	r2, [r3, #4]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003fa2:	e01f      	b.n	8003fe4 <_ZN11PERFORMANCE17get_target_statusEm+0x148e>
			}else if(display_array[3] >= 20 && (perform_array[2] - p_beat) >= 2){
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	3303      	adds	r3, #3
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	2b13      	cmp	r3, #19
 8003fae:	d919      	bls.n	8003fe4 <_ZN11PERFORMANCE17get_target_statusEm+0x148e>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	881b      	ldrh	r3, [r3, #0]
 8003fb8:	461a      	mov	r2, r3
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	dd0f      	ble.n	8003fe4 <_ZN11PERFORMANCE17get_target_statusEm+0x148e>
				katamuki = -1;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	22ff      	movs	r2, #255	@ 0xff
 8003fc8:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
				display_array[3]--;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	3303      	adds	r3, #3
 8003fd2:	781a      	ldrb	r2, [r3, #0]
 8003fd4:	3a01      	subs	r2, #1
 8003fd6:	b2d2      	uxtb	r2, r2
 8003fd8:	701a      	strb	r2, [r3, #0]
				p_beat = perform_array[2];
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	889a      	ldrh	r2, [r3, #4]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
			if(display_array[6] != 0){
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	3306      	adds	r3, #6
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d006      	beq.n	8003ffe <_ZN11PERFORMANCE17get_target_statusEm+0x14a8>
				display_array[6]--;
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	3306      	adds	r3, #6
 8003ff6:	781a      	ldrb	r2, [r3, #0]
 8003ff8:	3a01      	subs	r2, #1
 8003ffa:	b2d2      	uxtb	r2, r2
 8003ffc:	701a      	strb	r2, [r3, #0]
			if(display_array[9] != 0){
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	3309      	adds	r3, #9
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d006      	beq.n	8004018 <_ZN11PERFORMANCE17get_target_statusEm+0x14c2>
				display_array[9]--;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	68db      	ldr	r3, [r3, #12]
 800400e:	3309      	adds	r3, #9
 8004010:	781a      	ldrb	r2, [r3, #0]
 8004012:	3a01      	subs	r2, #1
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	701a      	strb	r2, [r3, #0]
			if(display_array[12] != 0){
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	68db      	ldr	r3, [r3, #12]
 800401c:	330c      	adds	r3, #12
 800401e:	781b      	ldrb	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d006      	beq.n	8004032 <_ZN11PERFORMANCE17get_target_statusEm+0x14dc>
				display_array[12]--;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	330c      	adds	r3, #12
 800402a:	781a      	ldrb	r2, [r3, #0]
 800402c:	3a01      	subs	r2, #1
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	701a      	strb	r2, [r3, #0]
			p_count = perform_array[1];
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	885a      	ldrh	r2, [r3, #2]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	849a      	strh	r2, [r3, #36]	@ 0x24
		mode_flag[14] = 1;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2201      	movs	r2, #1
 8004040:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
}
 8004044:	e092      	b.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 15){// 95~105
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	881b      	ldrh	r3, [r3, #0]
 800404c:	2b0f      	cmp	r3, #15
 800404e:	d144      	bne.n	80040da <_ZN11PERFORMANCE17get_target_statusEm+0x1584>
		shdn_flag = 0;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[15] = 1;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2201      	movs	r2, #1
 800405c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
		display_array[1] = 0;//x
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	3301      	adds	r3, #1
 8004066:	2200      	movs	r2, #0
 8004068:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	3302      	adds	r3, #2
 8004070:	2200      	movs	r2, #0
 8004072:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	3303      	adds	r3, #3
 800407a:	2200      	movs	r2, #0
 800407c:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	3304      	adds	r3, #4
 8004084:	2200      	movs	r2, #0
 8004086:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	3305      	adds	r3, #5
 800408e:	2200      	movs	r2, #0
 8004090:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	3306      	adds	r3, #6
 8004098:	2200      	movs	r2, #0
 800409a:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	3307      	adds	r3, #7
 80040a2:	2200      	movs	r2, #0
 80040a4:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	68db      	ldr	r3, [r3, #12]
 80040aa:	3308      	adds	r3, #8
 80040ac:	2200      	movs	r2, #0
 80040ae:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	3309      	adds	r3, #9
 80040b6:	2200      	movs	r2, #0
 80040b8:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	330a      	adds	r3, #10
 80040c0:	2200      	movs	r2, #0
 80040c2:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	68db      	ldr	r3, [r3, #12]
 80040c8:	330b      	adds	r3, #11
 80040ca:	2200      	movs	r2, #0
 80040cc:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	330c      	adds	r3, #12
 80040d4:	2200      	movs	r2, #0
 80040d6:	701a      	strb	r2, [r3, #0]
}
 80040d8:	e048      	b.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
	}else if(perform_array[0] == 16){// 106~
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	881b      	ldrh	r3, [r3, #0]
 80040e0:	2b10      	cmp	r3, #16
 80040e2:	d143      	bne.n	800416c <_ZN11PERFORMANCE17get_target_statusEm+0x1616>
		shdn_flag = 0;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2200      	movs	r2, #0
 80040e8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
		mode_flag[16] = 1;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		display_array[1] = 0;//x
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	68db      	ldr	r3, [r3, #12]
 80040f8:	3301      	adds	r3, #1
 80040fa:	2200      	movs	r2, #0
 80040fc:	701a      	strb	r2, [r3, #0]
		display_array[2] = 0;//y
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	68db      	ldr	r3, [r3, #12]
 8004102:	3302      	adds	r3, #2
 8004104:	2200      	movs	r2, #0
 8004106:	701a      	strb	r2, [r3, #0]
		display_array[3] = 0;//r
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	3303      	adds	r3, #3
 800410e:	2200      	movs	r2, #0
 8004110:	701a      	strb	r2, [r3, #0]
		display_array[4] = 0;//circle_H
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68db      	ldr	r3, [r3, #12]
 8004116:	3304      	adds	r3, #4
 8004118:	2200      	movs	r2, #0
 800411a:	701a      	strb	r2, [r3, #0]
		display_array[5] = 0;//circle_S
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	3305      	adds	r3, #5
 8004122:	2200      	movs	r2, #0
 8004124:	701a      	strb	r2, [r3, #0]
		display_array[6] = 0;//circle_V
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	3306      	adds	r3, #6
 800412c:	2200      	movs	r2, #0
 800412e:	701a      	strb	r2, [r3, #0]
		display_array[7] = 0;//background_H
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	68db      	ldr	r3, [r3, #12]
 8004134:	3307      	adds	r3, #7
 8004136:	2200      	movs	r2, #0
 8004138:	701a      	strb	r2, [r3, #0]
		display_array[8] = 0;//background_S
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	3308      	adds	r3, #8
 8004140:	2200      	movs	r2, #0
 8004142:	701a      	strb	r2, [r3, #0]
		display_array[9] = 0;//background_V
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	68db      	ldr	r3, [r3, #12]
 8004148:	3309      	adds	r3, #9
 800414a:	2200      	movs	r2, #0
 800414c:	701a      	strb	r2, [r3, #0]
		display_array[10] = 0;//frame_H
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	68db      	ldr	r3, [r3, #12]
 8004152:	330a      	adds	r3, #10
 8004154:	2200      	movs	r2, #0
 8004156:	701a      	strb	r2, [r3, #0]
		display_array[11] = 0;//frame_S
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	330b      	adds	r3, #11
 800415e:	2200      	movs	r2, #0
 8004160:	701a      	strb	r2, [r3, #0]
		display_array[12] = 0;//frame_V
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	68db      	ldr	r3, [r3, #12]
 8004166:	330c      	adds	r3, #12
 8004168:	2200      	movs	r2, #0
 800416a:	701a      	strb	r2, [r3, #0]
}
 800416c:	bf00      	nop
 800416e:	370c      	adds	r7, #12
 8004170:	46bd      	mov	sp, r7
 8004172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004176:	4770      	bx	lr

08004178 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004178:	b480      	push	{r7}
 800417a:	b083      	sub	sp, #12
 800417c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800417e:	2300      	movs	r3, #0
 8004180:	607b      	str	r3, [r7, #4]
 8004182:	4b10      	ldr	r3, [pc, #64]	@ (80041c4 <HAL_MspInit+0x4c>)
 8004184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004186:	4a0f      	ldr	r2, [pc, #60]	@ (80041c4 <HAL_MspInit+0x4c>)
 8004188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800418c:	6453      	str	r3, [r2, #68]	@ 0x44
 800418e:	4b0d      	ldr	r3, [pc, #52]	@ (80041c4 <HAL_MspInit+0x4c>)
 8004190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004196:	607b      	str	r3, [r7, #4]
 8004198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800419a:	2300      	movs	r3, #0
 800419c:	603b      	str	r3, [r7, #0]
 800419e:	4b09      	ldr	r3, [pc, #36]	@ (80041c4 <HAL_MspInit+0x4c>)
 80041a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041a2:	4a08      	ldr	r2, [pc, #32]	@ (80041c4 <HAL_MspInit+0x4c>)
 80041a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041aa:	4b06      	ldr	r3, [pc, #24]	@ (80041c4 <HAL_MspInit+0x4c>)
 80041ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041b2:	603b      	str	r3, [r7, #0]
 80041b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80041b6:	bf00      	nop
 80041b8:	370c      	adds	r7, #12
 80041ba:	46bd      	mov	sp, r7
 80041bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40023800 	.word	0x40023800

080041c8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b08a      	sub	sp, #40	@ 0x28
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d0:	f107 0314 	add.w	r3, r7, #20
 80041d4:	2200      	movs	r2, #0
 80041d6:	601a      	str	r2, [r3, #0]
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	609a      	str	r2, [r3, #8]
 80041dc:	60da      	str	r2, [r3, #12]
 80041de:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a19      	ldr	r2, [pc, #100]	@ (800424c <HAL_I2C_MspInit+0x84>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d12c      	bne.n	8004244 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041ea:	2300      	movs	r3, #0
 80041ec:	613b      	str	r3, [r7, #16]
 80041ee:	4b18      	ldr	r3, [pc, #96]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	4a17      	ldr	r2, [pc, #92]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 80041f4:	f043 0302 	orr.w	r3, r3, #2
 80041f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80041fa:	4b15      	ldr	r3, [pc, #84]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 80041fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041fe:	f003 0302 	and.w	r3, r3, #2
 8004202:	613b      	str	r3, [r7, #16]
 8004204:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004206:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 800420a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800420c:	2312      	movs	r3, #18
 800420e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004210:	2300      	movs	r3, #0
 8004212:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004214:	2303      	movs	r3, #3
 8004216:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004218:	2304      	movs	r3, #4
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800421c:	f107 0314 	add.w	r3, r7, #20
 8004220:	4619      	mov	r1, r3
 8004222:	480c      	ldr	r0, [pc, #48]	@ (8004254 <HAL_I2C_MspInit+0x8c>)
 8004224:	f000 ffc2 	bl	80051ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004228:	2300      	movs	r3, #0
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	4b08      	ldr	r3, [pc, #32]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 800422e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004230:	4a07      	ldr	r2, [pc, #28]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 8004232:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004236:	6413      	str	r3, [r2, #64]	@ 0x40
 8004238:	4b05      	ldr	r3, [pc, #20]	@ (8004250 <HAL_I2C_MspInit+0x88>)
 800423a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800423c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004240:	60fb      	str	r3, [r7, #12]
 8004242:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004244:	bf00      	nop
 8004246:	3728      	adds	r7, #40	@ 0x28
 8004248:	46bd      	mov	sp, r7
 800424a:	bd80      	pop	{r7, pc}
 800424c:	40005400 	.word	0x40005400
 8004250:	40023800 	.word	0x40023800
 8004254:	40020400 	.word	0x40020400

08004258 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004268:	d116      	bne.n	8004298 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800426a:	2300      	movs	r3, #0
 800426c:	60fb      	str	r3, [r7, #12]
 800426e:	4b16      	ldr	r3, [pc, #88]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 8004270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004272:	4a15      	ldr	r2, [pc, #84]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 8004274:	f043 0301 	orr.w	r3, r3, #1
 8004278:	6413      	str	r3, [r2, #64]	@ 0x40
 800427a:	4b13      	ldr	r3, [pc, #76]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 800427c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800427e:	f003 0301 	and.w	r3, r3, #1
 8004282:	60fb      	str	r3, [r7, #12]
 8004284:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004286:	2200      	movs	r2, #0
 8004288:	2100      	movs	r1, #0
 800428a:	201c      	movs	r0, #28
 800428c:	f000 fbe7 	bl	8004a5e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004290:	201c      	movs	r0, #28
 8004292:	f000 fc00 	bl	8004a96 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004296:	e012      	b.n	80042be <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a0b      	ldr	r2, [pc, #44]	@ (80042cc <HAL_TIM_Base_MspInit+0x74>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d10d      	bne.n	80042be <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80042a2:	2300      	movs	r3, #0
 80042a4:	60bb      	str	r3, [r7, #8]
 80042a6:	4b08      	ldr	r3, [pc, #32]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 80042a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042aa:	4a07      	ldr	r2, [pc, #28]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 80042ac:	f043 0304 	orr.w	r3, r3, #4
 80042b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80042b2:	4b05      	ldr	r3, [pc, #20]	@ (80042c8 <HAL_TIM_Base_MspInit+0x70>)
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	f003 0304 	and.w	r3, r3, #4
 80042ba:	60bb      	str	r3, [r7, #8]
 80042bc:	68bb      	ldr	r3, [r7, #8]
}
 80042be:	bf00      	nop
 80042c0:	3710      	adds	r7, #16
 80042c2:	46bd      	mov	sp, r7
 80042c4:	bd80      	pop	{r7, pc}
 80042c6:	bf00      	nop
 80042c8:	40023800 	.word	0x40023800
 80042cc:	40000800 	.word	0x40000800

080042d0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b088      	sub	sp, #32
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042d8:	f107 030c 	add.w	r3, r7, #12
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	605a      	str	r2, [r3, #4]
 80042e2:	609a      	str	r2, [r3, #8]
 80042e4:	60da      	str	r2, [r3, #12]
 80042e6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	4a12      	ldr	r2, [pc, #72]	@ (8004338 <HAL_TIM_MspPostInit+0x68>)
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d11d      	bne.n	800432e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80042f2:	2300      	movs	r3, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	4b11      	ldr	r3, [pc, #68]	@ (800433c <HAL_TIM_MspPostInit+0x6c>)
 80042f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042fa:	4a10      	ldr	r2, [pc, #64]	@ (800433c <HAL_TIM_MspPostInit+0x6c>)
 80042fc:	f043 0302 	orr.w	r3, r3, #2
 8004300:	6313      	str	r3, [r2, #48]	@ 0x30
 8004302:	4b0e      	ldr	r3, [pc, #56]	@ (800433c <HAL_TIM_MspPostInit+0x6c>)
 8004304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004306:	f003 0302 	and.w	r3, r3, #2
 800430a:	60bb      	str	r3, [r7, #8]
 800430c:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800430e:	2340      	movs	r3, #64	@ 0x40
 8004310:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004312:	2302      	movs	r3, #2
 8004314:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004316:	2300      	movs	r3, #0
 8004318:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800431a:	2300      	movs	r3, #0
 800431c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800431e:	2302      	movs	r3, #2
 8004320:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004322:	f107 030c 	add.w	r3, r7, #12
 8004326:	4619      	mov	r1, r3
 8004328:	4805      	ldr	r0, [pc, #20]	@ (8004340 <HAL_TIM_MspPostInit+0x70>)
 800432a:	f000 ff3f 	bl	80051ac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800432e:	bf00      	nop
 8004330:	3720      	adds	r7, #32
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40000800 	.word	0x40000800
 800433c:	40023800 	.word	0x40023800
 8004340:	40020400 	.word	0x40020400

08004344 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b092      	sub	sp, #72	@ 0x48
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800434c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004350:	2200      	movs	r2, #0
 8004352:	601a      	str	r2, [r3, #0]
 8004354:	605a      	str	r2, [r3, #4]
 8004356:	609a      	str	r2, [r3, #8]
 8004358:	60da      	str	r2, [r3, #12]
 800435a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a97      	ldr	r2, [pc, #604]	@ (80045c0 <HAL_UART_MspInit+0x27c>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d17a      	bne.n	800445c <HAL_UART_MspInit+0x118>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	633b      	str	r3, [r7, #48]	@ 0x30
 800436a:	4b96      	ldr	r3, [pc, #600]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800436e:	4a95      	ldr	r2, [pc, #596]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004370:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004374:	6413      	str	r3, [r2, #64]	@ 0x40
 8004376:	4b93      	ldr	r3, [pc, #588]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800437a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800437e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004382:	2300      	movs	r3, #0
 8004384:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004386:	4b8f      	ldr	r3, [pc, #572]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004388:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800438a:	4a8e      	ldr	r2, [pc, #568]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800438c:	f043 0304 	orr.w	r3, r3, #4
 8004390:	6313      	str	r3, [r2, #48]	@ 0x30
 8004392:	4b8c      	ldr	r3, [pc, #560]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004396:	f003 0304 	and.w	r3, r3, #4
 800439a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800439c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800439e:	2300      	movs	r3, #0
 80043a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043a2:	4b88      	ldr	r3, [pc, #544]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 80043a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043a6:	4a87      	ldr	r2, [pc, #540]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 80043a8:	f043 0308 	orr.w	r3, r3, #8
 80043ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80043ae:	4b85      	ldr	r3, [pc, #532]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 80043b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043b2:	f003 0308 	and.w	r3, r3, #8
 80043b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80043b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80043ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80043be:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043c0:	2302      	movs	r3, #2
 80043c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043c4:	2300      	movs	r3, #0
 80043c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043c8:	2303      	movs	r3, #3
 80043ca:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80043cc:	2308      	movs	r3, #8
 80043ce:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80043d0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80043d4:	4619      	mov	r1, r3
 80043d6:	487c      	ldr	r0, [pc, #496]	@ (80045c8 <HAL_UART_MspInit+0x284>)
 80043d8:	f000 fee8 	bl	80051ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80043dc:	2304      	movs	r3, #4
 80043de:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043e0:	2302      	movs	r3, #2
 80043e2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043e4:	2300      	movs	r3, #0
 80043e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043e8:	2303      	movs	r3, #3
 80043ea:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80043ec:	2308      	movs	r3, #8
 80043ee:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043f0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80043f4:	4619      	mov	r1, r3
 80043f6:	4875      	ldr	r0, [pc, #468]	@ (80045cc <HAL_UART_MspInit+0x288>)
 80043f8:	f000 fed8 	bl	80051ac <HAL_GPIO_Init>

    /* UART5 DMA Init */
    /* UART5_RX Init */
    hdma_uart5_rx.Instance = DMA1_Stream0;
 80043fc:	4b74      	ldr	r3, [pc, #464]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 80043fe:	4a75      	ldr	r2, [pc, #468]	@ (80045d4 <HAL_UART_MspInit+0x290>)
 8004400:	601a      	str	r2, [r3, #0]
    hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 8004402:	4b73      	ldr	r3, [pc, #460]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004404:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8004408:	605a      	str	r2, [r3, #4]
    hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800440a:	4b71      	ldr	r3, [pc, #452]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 800440c:	2200      	movs	r2, #0
 800440e:	609a      	str	r2, [r3, #8]
    hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004410:	4b6f      	ldr	r3, [pc, #444]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004412:	2200      	movs	r2, #0
 8004414:	60da      	str	r2, [r3, #12]
    hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004416:	4b6e      	ldr	r3, [pc, #440]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004418:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800441c:	611a      	str	r2, [r3, #16]
    hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800441e:	4b6c      	ldr	r3, [pc, #432]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004420:	2200      	movs	r2, #0
 8004422:	615a      	str	r2, [r3, #20]
    hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004424:	4b6a      	ldr	r3, [pc, #424]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004426:	2200      	movs	r2, #0
 8004428:	619a      	str	r2, [r3, #24]
    hdma_uart5_rx.Init.Mode = DMA_CIRCULAR;
 800442a:	4b69      	ldr	r3, [pc, #420]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 800442c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004430:	61da      	str	r2, [r3, #28]
    hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004432:	4b67      	ldr	r3, [pc, #412]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004434:	2200      	movs	r2, #0
 8004436:	621a      	str	r2, [r3, #32]
    hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004438:	4b65      	ldr	r3, [pc, #404]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 800443a:	2200      	movs	r2, #0
 800443c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 800443e:	4864      	ldr	r0, [pc, #400]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004440:	f000 fb44 	bl	8004acc <HAL_DMA_Init>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <HAL_UART_MspInit+0x10a>
    {
      Error_Handler();
 800444a:	f7fe fad2 	bl	80029f2 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a5f      	ldr	r2, [pc, #380]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004452:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004454:	4a5e      	ldr	r2, [pc, #376]	@ (80045d0 <HAL_UART_MspInit+0x28c>)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800445a:	e0fa      	b.n	8004652 <HAL_UART_MspInit+0x30e>
  else if(huart->Instance==USART2)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4a5d      	ldr	r2, [pc, #372]	@ (80045d8 <HAL_UART_MspInit+0x294>)
 8004462:	4293      	cmp	r3, r2
 8004464:	d15b      	bne.n	800451e <HAL_UART_MspInit+0x1da>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004466:	2300      	movs	r3, #0
 8004468:	627b      	str	r3, [r7, #36]	@ 0x24
 800446a:	4b56      	ldr	r3, [pc, #344]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800446c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446e:	4a55      	ldr	r2, [pc, #340]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004474:	6413      	str	r3, [r2, #64]	@ 0x40
 8004476:	4b53      	ldr	r3, [pc, #332]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800447a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004482:	2300      	movs	r3, #0
 8004484:	623b      	str	r3, [r7, #32]
 8004486:	4b4f      	ldr	r3, [pc, #316]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800448a:	4a4e      	ldr	r2, [pc, #312]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800448c:	f043 0301 	orr.w	r3, r3, #1
 8004490:	6313      	str	r3, [r2, #48]	@ 0x30
 8004492:	4b4c      	ldr	r3, [pc, #304]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	623b      	str	r3, [r7, #32]
 800449c:	6a3b      	ldr	r3, [r7, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800449e:	230c      	movs	r3, #12
 80044a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044a2:	2302      	movs	r3, #2
 80044a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a6:	2300      	movs	r3, #0
 80044a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044aa:	2303      	movs	r3, #3
 80044ac:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80044ae:	2307      	movs	r3, #7
 80044b0:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044b2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80044b6:	4619      	mov	r1, r3
 80044b8:	4848      	ldr	r0, [pc, #288]	@ (80045dc <HAL_UART_MspInit+0x298>)
 80044ba:	f000 fe77 	bl	80051ac <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80044be:	4b48      	ldr	r3, [pc, #288]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044c0:	4a48      	ldr	r2, [pc, #288]	@ (80045e4 <HAL_UART_MspInit+0x2a0>)
 80044c2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80044c4:	4b46      	ldr	r3, [pc, #280]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044c6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80044ca:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044cc:	4b44      	ldr	r3, [pc, #272]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044d2:	4b43      	ldr	r3, [pc, #268]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044d8:	4b41      	ldr	r3, [pc, #260]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044da:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044de:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044e0:	4b3f      	ldr	r3, [pc, #252]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044e6:	4b3e      	ldr	r3, [pc, #248]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80044ec:	4b3c      	ldr	r3, [pc, #240]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044ee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044f2:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044f4:	4b3a      	ldr	r3, [pc, #232]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044f6:	2200      	movs	r2, #0
 80044f8:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044fa:	4b39      	ldr	r3, [pc, #228]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 80044fc:	2200      	movs	r2, #0
 80044fe:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004500:	4837      	ldr	r0, [pc, #220]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 8004502:	f000 fae3 	bl	8004acc <HAL_DMA_Init>
 8004506:	4603      	mov	r3, r0
 8004508:	2b00      	cmp	r3, #0
 800450a:	d001      	beq.n	8004510 <HAL_UART_MspInit+0x1cc>
      Error_Handler();
 800450c:	f7fe fa71 	bl	80029f2 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a33      	ldr	r2, [pc, #204]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 8004514:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004516:	4a32      	ldr	r2, [pc, #200]	@ (80045e0 <HAL_UART_MspInit+0x29c>)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 800451c:	e099      	b.n	8004652 <HAL_UART_MspInit+0x30e>
  else if(huart->Instance==USART3)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a31      	ldr	r2, [pc, #196]	@ (80045e8 <HAL_UART_MspInit+0x2a4>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d163      	bne.n	80045f0 <HAL_UART_MspInit+0x2ac>
    __HAL_RCC_USART3_CLK_ENABLE();
 8004528:	2300      	movs	r3, #0
 800452a:	61fb      	str	r3, [r7, #28]
 800452c:	4b25      	ldr	r3, [pc, #148]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800452e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004530:	4a24      	ldr	r2, [pc, #144]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004532:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004536:	6413      	str	r3, [r2, #64]	@ 0x40
 8004538:	4b22      	ldr	r3, [pc, #136]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800453a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004540:	61fb      	str	r3, [r7, #28]
 8004542:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004544:	2300      	movs	r3, #0
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	4b1e      	ldr	r3, [pc, #120]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800454a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454c:	4a1d      	ldr	r2, [pc, #116]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800454e:	f043 0304 	orr.w	r3, r3, #4
 8004552:	6313      	str	r3, [r2, #48]	@ 0x30
 8004554:	4b1b      	ldr	r3, [pc, #108]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004556:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004558:	f003 0304 	and.w	r3, r3, #4
 800455c:	61bb      	str	r3, [r7, #24]
 800455e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004560:	2300      	movs	r3, #0
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	4b17      	ldr	r3, [pc, #92]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004566:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004568:	4a16      	ldr	r2, [pc, #88]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 800456a:	f043 0302 	orr.w	r3, r3, #2
 800456e:	6313      	str	r3, [r2, #48]	@ 0x30
 8004570:	4b14      	ldr	r3, [pc, #80]	@ (80045c4 <HAL_UART_MspInit+0x280>)
 8004572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004574:	f003 0302 	and.w	r3, r3, #2
 8004578:	617b      	str	r3, [r7, #20]
 800457a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800457c:	2320      	movs	r3, #32
 800457e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004580:	2302      	movs	r3, #2
 8004582:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004584:	2300      	movs	r3, #0
 8004586:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004588:	2303      	movs	r3, #3
 800458a:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800458c:	2307      	movs	r3, #7
 800458e:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004590:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8004594:	4619      	mov	r1, r3
 8004596:	480c      	ldr	r0, [pc, #48]	@ (80045c8 <HAL_UART_MspInit+0x284>)
 8004598:	f000 fe08 	bl	80051ac <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800459c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80045a0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045a2:	2302      	movs	r3, #2
 80045a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a6:	2300      	movs	r3, #0
 80045a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045aa:	2303      	movs	r3, #3
 80045ac:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80045ae:	2307      	movs	r3, #7
 80045b0:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045b2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80045b6:	4619      	mov	r1, r3
 80045b8:	480c      	ldr	r0, [pc, #48]	@ (80045ec <HAL_UART_MspInit+0x2a8>)
 80045ba:	f000 fdf7 	bl	80051ac <HAL_GPIO_Init>
}
 80045be:	e048      	b.n	8004652 <HAL_UART_MspInit+0x30e>
 80045c0:	40005000 	.word	0x40005000
 80045c4:	40023800 	.word	0x40023800
 80045c8:	40020800 	.word	0x40020800
 80045cc:	40020c00 	.word	0x40020c00
 80045d0:	200002b8 	.word	0x200002b8
 80045d4:	40026010 	.word	0x40026010
 80045d8:	40004400 	.word	0x40004400
 80045dc:	40020000 	.word	0x40020000
 80045e0:	20000318 	.word	0x20000318
 80045e4:	40026088 	.word	0x40026088
 80045e8:	40004800 	.word	0x40004800
 80045ec:	40020400 	.word	0x40020400
  else if(huart->Instance==USART6)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	4a19      	ldr	r2, [pc, #100]	@ (800465c <HAL_UART_MspInit+0x318>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d12b      	bne.n	8004652 <HAL_UART_MspInit+0x30e>
    __HAL_RCC_USART6_CLK_ENABLE();
 80045fa:	2300      	movs	r3, #0
 80045fc:	613b      	str	r3, [r7, #16]
 80045fe:	4b18      	ldr	r3, [pc, #96]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 8004600:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004602:	4a17      	ldr	r2, [pc, #92]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 8004604:	f043 0320 	orr.w	r3, r3, #32
 8004608:	6453      	str	r3, [r2, #68]	@ 0x44
 800460a:	4b15      	ldr	r3, [pc, #84]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 800460c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800460e:	f003 0320 	and.w	r3, r3, #32
 8004612:	613b      	str	r3, [r7, #16]
 8004614:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
 800461a:	4b11      	ldr	r3, [pc, #68]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 800461c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461e:	4a10      	ldr	r2, [pc, #64]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 8004620:	f043 0304 	orr.w	r3, r3, #4
 8004624:	6313      	str	r3, [r2, #48]	@ 0x30
 8004626:	4b0e      	ldr	r3, [pc, #56]	@ (8004660 <HAL_UART_MspInit+0x31c>)
 8004628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	60fb      	str	r3, [r7, #12]
 8004630:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004632:	23c0      	movs	r3, #192	@ 0xc0
 8004634:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004636:	2302      	movs	r3, #2
 8004638:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463a:	2300      	movs	r3, #0
 800463c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800463e:	2303      	movs	r3, #3
 8004640:	643b      	str	r3, [r7, #64]	@ 0x40
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004642:	2308      	movs	r3, #8
 8004644:	647b      	str	r3, [r7, #68]	@ 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004646:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800464a:	4619      	mov	r1, r3
 800464c:	4805      	ldr	r0, [pc, #20]	@ (8004664 <HAL_UART_MspInit+0x320>)
 800464e:	f000 fdad 	bl	80051ac <HAL_GPIO_Init>
}
 8004652:	bf00      	nop
 8004654:	3748      	adds	r7, #72	@ 0x48
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	40011400 	.word	0x40011400
 8004660:	40023800 	.word	0x40023800
 8004664:	40020800 	.word	0x40020800

08004668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004668:	b480      	push	{r7}
 800466a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800466c:	bf00      	nop
 800466e:	e7fd      	b.n	800466c <NMI_Handler+0x4>

08004670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004674:	bf00      	nop
 8004676:	e7fd      	b.n	8004674 <HardFault_Handler+0x4>

08004678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004678:	b480      	push	{r7}
 800467a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800467c:	bf00      	nop
 800467e:	e7fd      	b.n	800467c <MemManage_Handler+0x4>

08004680 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004684:	bf00      	nop
 8004686:	e7fd      	b.n	8004684 <BusFault_Handler+0x4>

08004688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004688:	b480      	push	{r7}
 800468a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800468c:	bf00      	nop
 800468e:	e7fd      	b.n	800468c <UsageFault_Handler+0x4>

08004690 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004690:	b480      	push	{r7}
 8004692:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004694:	bf00      	nop
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800469e:	b480      	push	{r7}
 80046a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046a2:	bf00      	nop
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046b0:	bf00      	nop
 80046b2:	46bd      	mov	sp, r7
 80046b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b8:	4770      	bx	lr

080046ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80046ba:	b580      	push	{r7, lr}
 80046bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80046be:	f000 f8af 	bl	8004820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80046c2:	bf00      	nop
 80046c4:	bd80      	pop	{r7, pc}
	...

080046c8 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart5_rx);
 80046cc:	4802      	ldr	r0, [pc, #8]	@ (80046d8 <DMA1_Stream0_IRQHandler+0x10>)
 80046ce:	f000 fb03 	bl	8004cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 80046d2:	bf00      	nop
 80046d4:	bd80      	pop	{r7, pc}
 80046d6:	bf00      	nop
 80046d8:	200002b8 	.word	0x200002b8

080046dc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80046e0:	4802      	ldr	r0, [pc, #8]	@ (80046ec <DMA1_Stream5_IRQHandler+0x10>)
 80046e2:	f000 faf9 	bl	8004cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80046e6:	bf00      	nop
 80046e8:	bd80      	pop	{r7, pc}
 80046ea:	bf00      	nop
 80046ec:	20000318 	.word	0x20000318

080046f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046f4:	4802      	ldr	r0, [pc, #8]	@ (8004700 <TIM2_IRQHandler+0x10>)
 80046f6:	f002 ff75 	bl	80075e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046fa:	bf00      	nop
 80046fc:	bd80      	pop	{r7, pc}
 80046fe:	bf00      	nop
 8004700:	20000108 	.word	0x20000108

08004704 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004704:	b480      	push	{r7}
 8004706:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004708:	4b06      	ldr	r3, [pc, #24]	@ (8004724 <SystemInit+0x20>)
 800470a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800470e:	4a05      	ldr	r2, [pc, #20]	@ (8004724 <SystemInit+0x20>)
 8004710:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004714:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004718:	bf00      	nop
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr
 8004722:	bf00      	nop
 8004724:	e000ed00 	.word	0xe000ed00

08004728 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004728:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004760 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800472c:	f7ff ffea 	bl	8004704 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004730:	480c      	ldr	r0, [pc, #48]	@ (8004764 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004732:	490d      	ldr	r1, [pc, #52]	@ (8004768 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004734:	4a0d      	ldr	r2, [pc, #52]	@ (800476c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004736:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004738:	e002      	b.n	8004740 <LoopCopyDataInit>

0800473a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800473a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800473c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800473e:	3304      	adds	r3, #4

08004740 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004740:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004742:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004744:	d3f9      	bcc.n	800473a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004746:	4a0a      	ldr	r2, [pc, #40]	@ (8004770 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004748:	4c0a      	ldr	r4, [pc, #40]	@ (8004774 <LoopFillZerobss+0x22>)
  movs r3, #0
 800474a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800474c:	e001      	b.n	8004752 <LoopFillZerobss>

0800474e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800474e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004750:	3204      	adds	r2, #4

08004752 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004752:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004754:	d3fb      	bcc.n	800474e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8004756:	f006 fdbd 	bl	800b2d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800475a:	f7fc fcc1 	bl	80010e0 <main>
  bx  lr    
 800475e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004760:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004768:	20000098 	.word	0x20000098
  ldr r2, =_sidata
 800476c:	0800b5e8 	.word	0x0800b5e8
  ldr r2, =_sbss
 8004770:	20000098 	.word	0x20000098
  ldr r4, =_ebss
 8004774:	200005a8 	.word	0x200005a8

08004778 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004778:	e7fe      	b.n	8004778 <ADC_IRQHandler>
	...

0800477c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800477c:	b580      	push	{r7, lr}
 800477e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004780:	4b0e      	ldr	r3, [pc, #56]	@ (80047bc <HAL_Init+0x40>)
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a0d      	ldr	r2, [pc, #52]	@ (80047bc <HAL_Init+0x40>)
 8004786:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800478a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800478c:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <HAL_Init+0x40>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a0a      	ldr	r2, [pc, #40]	@ (80047bc <HAL_Init+0x40>)
 8004792:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004796:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004798:	4b08      	ldr	r3, [pc, #32]	@ (80047bc <HAL_Init+0x40>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a07      	ldr	r2, [pc, #28]	@ (80047bc <HAL_Init+0x40>)
 800479e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80047a4:	2003      	movs	r0, #3
 80047a6:	f000 f94f 	bl	8004a48 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80047aa:	200f      	movs	r0, #15
 80047ac:	f000 f808 	bl	80047c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80047b0:	f7ff fce2 	bl	8004178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80047b4:	2300      	movs	r3, #0
}
 80047b6:	4618      	mov	r0, r3
 80047b8:	bd80      	pop	{r7, pc}
 80047ba:	bf00      	nop
 80047bc:	40023c00 	.word	0x40023c00

080047c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047c0:	b580      	push	{r7, lr}
 80047c2:	b082      	sub	sp, #8
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80047c8:	4b12      	ldr	r3, [pc, #72]	@ (8004814 <HAL_InitTick+0x54>)
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	4b12      	ldr	r3, [pc, #72]	@ (8004818 <HAL_InitTick+0x58>)
 80047ce:	781b      	ldrb	r3, [r3, #0]
 80047d0:	4619      	mov	r1, r3
 80047d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80047d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80047da:	fbb2 f3f3 	udiv	r3, r2, r3
 80047de:	4618      	mov	r0, r3
 80047e0:	f000 f967 	bl	8004ab2 <HAL_SYSTICK_Config>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d001      	beq.n	80047ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e00e      	b.n	800480c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2b0f      	cmp	r3, #15
 80047f2:	d80a      	bhi.n	800480a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047f4:	2200      	movs	r2, #0
 80047f6:	6879      	ldr	r1, [r7, #4]
 80047f8:	f04f 30ff 	mov.w	r0, #4294967295
 80047fc:	f000 f92f 	bl	8004a5e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004800:	4a06      	ldr	r2, [pc, #24]	@ (800481c <HAL_InitTick+0x5c>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004806:	2300      	movs	r3, #0
 8004808:	e000      	b.n	800480c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800480a:	2301      	movs	r3, #1
}
 800480c:	4618      	mov	r0, r3
 800480e:	3708      	adds	r7, #8
 8004810:	46bd      	mov	sp, r7
 8004812:	bd80      	pop	{r7, pc}
 8004814:	20000028 	.word	0x20000028
 8004818:	20000030 	.word	0x20000030
 800481c:	2000002c 	.word	0x2000002c

08004820 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004820:	b480      	push	{r7}
 8004822:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004824:	4b06      	ldr	r3, [pc, #24]	@ (8004840 <HAL_IncTick+0x20>)
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	461a      	mov	r2, r3
 800482a:	4b06      	ldr	r3, [pc, #24]	@ (8004844 <HAL_IncTick+0x24>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4413      	add	r3, r2
 8004830:	4a04      	ldr	r2, [pc, #16]	@ (8004844 <HAL_IncTick+0x24>)
 8004832:	6013      	str	r3, [r2, #0]
}
 8004834:	bf00      	nop
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	20000030 	.word	0x20000030
 8004844:	2000046c 	.word	0x2000046c

08004848 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  return uwTick;
 800484c:	4b03      	ldr	r3, [pc, #12]	@ (800485c <HAL_GetTick+0x14>)
 800484e:	681b      	ldr	r3, [r3, #0]
}
 8004850:	4618      	mov	r0, r3
 8004852:	46bd      	mov	sp, r7
 8004854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004858:	4770      	bx	lr
 800485a:	bf00      	nop
 800485c:	2000046c 	.word	0x2000046c

08004860 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b084      	sub	sp, #16
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004868:	f7ff ffee 	bl	8004848 <HAL_GetTick>
 800486c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004878:	d005      	beq.n	8004886 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800487a:	4b0a      	ldr	r3, [pc, #40]	@ (80048a4 <HAL_Delay+0x44>)
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	461a      	mov	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004886:	bf00      	nop
 8004888:	f7ff ffde 	bl	8004848 <HAL_GetTick>
 800488c:	4602      	mov	r2, r0
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	429a      	cmp	r2, r3
 8004896:	d8f7      	bhi.n	8004888 <HAL_Delay+0x28>
  {
  }
}
 8004898:	bf00      	nop
 800489a:	bf00      	nop
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}
 80048a2:	bf00      	nop
 80048a4:	20000030 	.word	0x20000030

080048a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048a8:	b480      	push	{r7}
 80048aa:	b085      	sub	sp, #20
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	f003 0307 	and.w	r3, r3, #7
 80048b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80048b8:	4b0c      	ldr	r3, [pc, #48]	@ (80048ec <__NVIC_SetPriorityGrouping+0x44>)
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80048be:	68ba      	ldr	r2, [r7, #8]
 80048c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80048c4:	4013      	ands	r3, r2
 80048c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80048d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80048d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80048da:	4a04      	ldr	r2, [pc, #16]	@ (80048ec <__NVIC_SetPriorityGrouping+0x44>)
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	60d3      	str	r3, [r2, #12]
}
 80048e0:	bf00      	nop
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr
 80048ec:	e000ed00 	.word	0xe000ed00

080048f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80048f4:	4b04      	ldr	r3, [pc, #16]	@ (8004908 <__NVIC_GetPriorityGrouping+0x18>)
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	0a1b      	lsrs	r3, r3, #8
 80048fa:	f003 0307 	and.w	r3, r3, #7
}
 80048fe:	4618      	mov	r0, r3
 8004900:	46bd      	mov	sp, r7
 8004902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004906:	4770      	bx	lr
 8004908:	e000ed00 	.word	0xe000ed00

0800490c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800490c:	b480      	push	{r7}
 800490e:	b083      	sub	sp, #12
 8004910:	af00      	add	r7, sp, #0
 8004912:	4603      	mov	r3, r0
 8004914:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800491a:	2b00      	cmp	r3, #0
 800491c:	db0b      	blt.n	8004936 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	f003 021f 	and.w	r2, r3, #31
 8004924:	4907      	ldr	r1, [pc, #28]	@ (8004944 <__NVIC_EnableIRQ+0x38>)
 8004926:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	2001      	movs	r0, #1
 800492e:	fa00 f202 	lsl.w	r2, r0, r2
 8004932:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004936:	bf00      	nop
 8004938:	370c      	adds	r7, #12
 800493a:	46bd      	mov	sp, r7
 800493c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004940:	4770      	bx	lr
 8004942:	bf00      	nop
 8004944:	e000e100 	.word	0xe000e100

08004948 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004948:	b480      	push	{r7}
 800494a:	b083      	sub	sp, #12
 800494c:	af00      	add	r7, sp, #0
 800494e:	4603      	mov	r3, r0
 8004950:	6039      	str	r1, [r7, #0]
 8004952:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004954:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004958:	2b00      	cmp	r3, #0
 800495a:	db0a      	blt.n	8004972 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	b2da      	uxtb	r2, r3
 8004960:	490c      	ldr	r1, [pc, #48]	@ (8004994 <__NVIC_SetPriority+0x4c>)
 8004962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004966:	0112      	lsls	r2, r2, #4
 8004968:	b2d2      	uxtb	r2, r2
 800496a:	440b      	add	r3, r1
 800496c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004970:	e00a      	b.n	8004988 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	b2da      	uxtb	r2, r3
 8004976:	4908      	ldr	r1, [pc, #32]	@ (8004998 <__NVIC_SetPriority+0x50>)
 8004978:	79fb      	ldrb	r3, [r7, #7]
 800497a:	f003 030f 	and.w	r3, r3, #15
 800497e:	3b04      	subs	r3, #4
 8004980:	0112      	lsls	r2, r2, #4
 8004982:	b2d2      	uxtb	r2, r2
 8004984:	440b      	add	r3, r1
 8004986:	761a      	strb	r2, [r3, #24]
}
 8004988:	bf00      	nop
 800498a:	370c      	adds	r7, #12
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr
 8004994:	e000e100 	.word	0xe000e100
 8004998:	e000ed00 	.word	0xe000ed00

0800499c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800499c:	b480      	push	{r7}
 800499e:	b089      	sub	sp, #36	@ 0x24
 80049a0:	af00      	add	r7, sp, #0
 80049a2:	60f8      	str	r0, [r7, #12]
 80049a4:	60b9      	str	r1, [r7, #8]
 80049a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f003 0307 	and.w	r3, r3, #7
 80049ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	f1c3 0307 	rsb	r3, r3, #7
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	bf28      	it	cs
 80049ba:	2304      	movcs	r3, #4
 80049bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80049be:	69fb      	ldr	r3, [r7, #28]
 80049c0:	3304      	adds	r3, #4
 80049c2:	2b06      	cmp	r3, #6
 80049c4:	d902      	bls.n	80049cc <NVIC_EncodePriority+0x30>
 80049c6:	69fb      	ldr	r3, [r7, #28]
 80049c8:	3b03      	subs	r3, #3
 80049ca:	e000      	b.n	80049ce <NVIC_EncodePriority+0x32>
 80049cc:	2300      	movs	r3, #0
 80049ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049d0:	f04f 32ff 	mov.w	r2, #4294967295
 80049d4:	69bb      	ldr	r3, [r7, #24]
 80049d6:	fa02 f303 	lsl.w	r3, r2, r3
 80049da:	43da      	mvns	r2, r3
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	401a      	ands	r2, r3
 80049e0:	697b      	ldr	r3, [r7, #20]
 80049e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80049e4:	f04f 31ff 	mov.w	r1, #4294967295
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	fa01 f303 	lsl.w	r3, r1, r3
 80049ee:	43d9      	mvns	r1, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80049f4:	4313      	orrs	r3, r2
         );
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3724      	adds	r7, #36	@ 0x24
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
	...

08004a04 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b082      	sub	sp, #8
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004a14:	d301      	bcc.n	8004a1a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a16:	2301      	movs	r3, #1
 8004a18:	e00f      	b.n	8004a3a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a1a:	4a0a      	ldr	r2, [pc, #40]	@ (8004a44 <SysTick_Config+0x40>)
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a22:	210f      	movs	r1, #15
 8004a24:	f04f 30ff 	mov.w	r0, #4294967295
 8004a28:	f7ff ff8e 	bl	8004948 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a2c:	4b05      	ldr	r3, [pc, #20]	@ (8004a44 <SysTick_Config+0x40>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a32:	4b04      	ldr	r3, [pc, #16]	@ (8004a44 <SysTick_Config+0x40>)
 8004a34:	2207      	movs	r2, #7
 8004a36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a38:	2300      	movs	r3, #0
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3708      	adds	r7, #8
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}
 8004a42:	bf00      	nop
 8004a44:	e000e010 	.word	0xe000e010

08004a48 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a48:	b580      	push	{r7, lr}
 8004a4a:	b082      	sub	sp, #8
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004a50:	6878      	ldr	r0, [r7, #4]
 8004a52:	f7ff ff29 	bl	80048a8 <__NVIC_SetPriorityGrouping>
}
 8004a56:	bf00      	nop
 8004a58:	3708      	adds	r7, #8
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	bd80      	pop	{r7, pc}

08004a5e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004a5e:	b580      	push	{r7, lr}
 8004a60:	b086      	sub	sp, #24
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	4603      	mov	r3, r0
 8004a66:	60b9      	str	r1, [r7, #8]
 8004a68:	607a      	str	r2, [r7, #4]
 8004a6a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004a70:	f7ff ff3e 	bl	80048f0 <__NVIC_GetPriorityGrouping>
 8004a74:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	68b9      	ldr	r1, [r7, #8]
 8004a7a:	6978      	ldr	r0, [r7, #20]
 8004a7c:	f7ff ff8e 	bl	800499c <NVIC_EncodePriority>
 8004a80:	4602      	mov	r2, r0
 8004a82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004a86:	4611      	mov	r1, r2
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff ff5d 	bl	8004948 <__NVIC_SetPriority>
}
 8004a8e:	bf00      	nop
 8004a90:	3718      	adds	r7, #24
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}

08004a96 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a96:	b580      	push	{r7, lr}
 8004a98:	b082      	sub	sp, #8
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7ff ff31 	bl	800490c <__NVIC_EnableIRQ>
}
 8004aaa:	bf00      	nop
 8004aac:	3708      	adds	r7, #8
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b082      	sub	sp, #8
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f7ff ffa2 	bl	8004a04 <SysTick_Config>
 8004ac0:	4603      	mov	r3, r0
}
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	3708      	adds	r7, #8
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	bd80      	pop	{r7, pc}
	...

08004acc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004ad8:	f7ff feb6 	bl	8004848 <HAL_GetTick>
 8004adc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d101      	bne.n	8004ae8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e099      	b.n	8004c1c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2202      	movs	r2, #2
 8004aec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	2200      	movs	r2, #0
 8004af4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 0201 	bic.w	r2, r2, #1
 8004b06:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b08:	e00f      	b.n	8004b2a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004b0a:	f7ff fe9d 	bl	8004848 <HAL_GetTick>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	1ad3      	subs	r3, r2, r3
 8004b14:	2b05      	cmp	r3, #5
 8004b16:	d908      	bls.n	8004b2a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	2220      	movs	r2, #32
 8004b1c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2203      	movs	r2, #3
 8004b22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8004b26:	2303      	movs	r3, #3
 8004b28:	e078      	b.n	8004c1c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0301 	and.w	r3, r3, #1
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d1e8      	bne.n	8004b0a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004b40:	697a      	ldr	r2, [r7, #20]
 8004b42:	4b38      	ldr	r3, [pc, #224]	@ (8004c24 <HAL_DMA_Init+0x158>)
 8004b44:	4013      	ands	r3, r2
 8004b46:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	685a      	ldr	r2, [r3, #4]
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	689b      	ldr	r3, [r3, #8]
 8004b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b62:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	699b      	ldr	r3, [r3, #24]
 8004b68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b6e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	6a1b      	ldr	r3, [r3, #32]
 8004b74:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b80:	2b04      	cmp	r3, #4
 8004b82:	d107      	bne.n	8004b94 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b8c:	4313      	orrs	r3, r2
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f023 0307 	bic.w	r3, r3, #7
 8004baa:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb0:	697a      	ldr	r2, [r7, #20]
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bba:	2b04      	cmp	r3, #4
 8004bbc:	d117      	bne.n	8004bee <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc2:	697a      	ldr	r2, [r7, #20]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d00e      	beq.n	8004bee <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004bd0:	6878      	ldr	r0, [r7, #4]
 8004bd2:	f000 fa6f 	bl	80050b4 <DMA_CheckFifoParam>
 8004bd6:	4603      	mov	r3, r0
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d008      	beq.n	8004bee <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	2240      	movs	r2, #64	@ 0x40
 8004be0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2201      	movs	r2, #1
 8004be6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8004bea:	2301      	movs	r3, #1
 8004bec:	e016      	b.n	8004c1c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	697a      	ldr	r2, [r7, #20]
 8004bf4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f000 fa26 	bl	8005048 <DMA_CalcBaseAndBitshift>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c04:	223f      	movs	r2, #63	@ 0x3f
 8004c06:	409a      	lsls	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2201      	movs	r2, #1
 8004c16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8004c1a:	2300      	movs	r3, #0
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3718      	adds	r7, #24
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}
 8004c24:	f010803f 	.word	0xf010803f

08004c28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c28:	b580      	push	{r7, lr}
 8004c2a:	b086      	sub	sp, #24
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	60f8      	str	r0, [r7, #12]
 8004c30:	60b9      	str	r1, [r7, #8]
 8004c32:	607a      	str	r2, [r7, #4]
 8004c34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004c36:	2300      	movs	r3, #0
 8004c38:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <HAL_DMA_Start_IT+0x26>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e040      	b.n	8004cd0 <HAL_DMA_Start_IT+0xa8>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d12f      	bne.n	8004cc2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2202      	movs	r2, #2
 8004c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004c70:	683b      	ldr	r3, [r7, #0]
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	68f8      	ldr	r0, [r7, #12]
 8004c78:	f000 f9b8 	bl	8004fec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c80:	223f      	movs	r2, #63	@ 0x3f
 8004c82:	409a      	lsls	r2, r3
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f042 0216 	orr.w	r2, r2, #22
 8004c96:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d007      	beq.n	8004cb0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	681a      	ldr	r2, [r3, #0]
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f042 0208 	orr.w	r2, r2, #8
 8004cae:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	f042 0201 	orr.w	r2, r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	e005      	b.n	8004cce <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004cca:	2302      	movs	r3, #2
 8004ccc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004cce:	7dfb      	ldrb	r3, [r7, #23]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3718      	adds	r7, #24
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b086      	sub	sp, #24
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ce0:	2300      	movs	r3, #0
 8004ce2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ce4:	4b8e      	ldr	r3, [pc, #568]	@ (8004f20 <HAL_DMA_IRQHandler+0x248>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a8e      	ldr	r2, [pc, #568]	@ (8004f24 <HAL_DMA_IRQHandler+0x24c>)
 8004cea:	fba2 2303 	umull	r2, r3, r2, r3
 8004cee:	0a9b      	lsrs	r3, r3, #10
 8004cf0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004cf6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d02:	2208      	movs	r2, #8
 8004d04:	409a      	lsls	r2, r3
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	4013      	ands	r3, r2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d01a      	beq.n	8004d44 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0304 	and.w	r3, r3, #4
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d013      	beq.n	8004d44 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 0204 	bic.w	r2, r2, #4
 8004d2a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d30:	2208      	movs	r2, #8
 8004d32:	409a      	lsls	r2, r3
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d3c:	f043 0201 	orr.w	r2, r3, #1
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d48:	2201      	movs	r2, #1
 8004d4a:	409a      	lsls	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4013      	ands	r3, r2
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d012      	beq.n	8004d7a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	695b      	ldr	r3, [r3, #20]
 8004d5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d00b      	beq.n	8004d7a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d66:	2201      	movs	r2, #1
 8004d68:	409a      	lsls	r2, r3
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d72:	f043 0202 	orr.w	r2, r3, #2
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d7e:	2204      	movs	r2, #4
 8004d80:	409a      	lsls	r2, r3
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	4013      	ands	r3, r2
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d012      	beq.n	8004db0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0302 	and.w	r3, r3, #2
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d00b      	beq.n	8004db0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d9c:	2204      	movs	r2, #4
 8004d9e:	409a      	lsls	r2, r3
 8004da0:	693b      	ldr	r3, [r7, #16]
 8004da2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004da8:	f043 0204 	orr.w	r2, r3, #4
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004db4:	2210      	movs	r2, #16
 8004db6:	409a      	lsls	r2, r3
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	4013      	ands	r3, r2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d043      	beq.n	8004e48 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d03c      	beq.n	8004e48 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dd2:	2210      	movs	r2, #16
 8004dd4:	409a      	lsls	r2, r3
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	d018      	beq.n	8004e1a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d108      	bne.n	8004e08 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d024      	beq.n	8004e48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	4798      	blx	r3
 8004e06:	e01f      	b.n	8004e48 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d01b      	beq.n	8004e48 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	4798      	blx	r3
 8004e18:	e016      	b.n	8004e48 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	d107      	bne.n	8004e38 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f022 0208 	bic.w	r2, r2, #8
 8004e36:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d003      	beq.n	8004e48 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e4c:	2220      	movs	r2, #32
 8004e4e:	409a      	lsls	r2, r3
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	4013      	ands	r3, r2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 808f 	beq.w	8004f78 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f003 0310 	and.w	r3, r3, #16
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	f000 8087 	beq.w	8004f78 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e6e:	2220      	movs	r2, #32
 8004e70:	409a      	lsls	r2, r3
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	2b05      	cmp	r3, #5
 8004e80:	d136      	bne.n	8004ef0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681a      	ldr	r2, [r3, #0]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f022 0216 	bic.w	r2, r2, #22
 8004e90:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	695a      	ldr	r2, [r3, #20]
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004ea0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d103      	bne.n	8004eb2 <HAL_DMA_IRQHandler+0x1da>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d007      	beq.n	8004ec2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	681a      	ldr	r2, [r3, #0]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f022 0208 	bic.w	r2, r2, #8
 8004ec0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004ec6:	223f      	movs	r2, #63	@ 0x3f
 8004ec8:	409a      	lsls	r2, r3
 8004eca:	693b      	ldr	r3, [r7, #16]
 8004ecc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d07e      	beq.n	8004fe4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004eea:	6878      	ldr	r0, [r7, #4]
 8004eec:	4798      	blx	r3
        }
        return;
 8004eee:	e079      	b.n	8004fe4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d01d      	beq.n	8004f3a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d10d      	bne.n	8004f28 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d031      	beq.n	8004f78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	4798      	blx	r3
 8004f1c:	e02c      	b.n	8004f78 <HAL_DMA_IRQHandler+0x2a0>
 8004f1e:	bf00      	nop
 8004f20:	20000028 	.word	0x20000028
 8004f24:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d023      	beq.n	8004f78 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f34:	6878      	ldr	r0, [r7, #4]
 8004f36:	4798      	blx	r3
 8004f38:	e01e      	b.n	8004f78 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d10f      	bne.n	8004f68 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f022 0210 	bic.w	r2, r2, #16
 8004f56:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d003      	beq.n	8004f78 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d032      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f84:	f003 0301 	and.w	r3, r3, #1
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d022      	beq.n	8004fd2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2205      	movs	r2, #5
 8004f90:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	681a      	ldr	r2, [r3, #0]
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f022 0201 	bic.w	r2, r2, #1
 8004fa2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004fa4:	68bb      	ldr	r3, [r7, #8]
 8004fa6:	3301      	adds	r3, #1
 8004fa8:	60bb      	str	r3, [r7, #8]
 8004faa:	697a      	ldr	r2, [r7, #20]
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d307      	bcc.n	8004fc0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0301 	and.w	r3, r3, #1
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1f2      	bne.n	8004fa4 <HAL_DMA_IRQHandler+0x2cc>
 8004fbe:	e000      	b.n	8004fc2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004fc0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2201      	movs	r2, #1
 8004fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d005      	beq.n	8004fe6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004fde:	6878      	ldr	r0, [r7, #4]
 8004fe0:	4798      	blx	r3
 8004fe2:	e000      	b.n	8004fe6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004fe4:	bf00      	nop
    }
  }
}
 8004fe6:	3718      	adds	r7, #24
 8004fe8:	46bd      	mov	sp, r7
 8004fea:	bd80      	pop	{r7, pc}

08004fec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b085      	sub	sp, #20
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	60f8      	str	r0, [r7, #12]
 8004ff4:	60b9      	str	r1, [r7, #8]
 8004ff6:	607a      	str	r2, [r7, #4]
 8004ff8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005008:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	683a      	ldr	r2, [r7, #0]
 8005010:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	689b      	ldr	r3, [r3, #8]
 8005016:	2b40      	cmp	r3, #64	@ 0x40
 8005018:	d108      	bne.n	800502c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	68ba      	ldr	r2, [r7, #8]
 8005028:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800502a:	e007      	b.n	800503c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68ba      	ldr	r2, [r7, #8]
 8005032:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	60da      	str	r2, [r3, #12]
}
 800503c:	bf00      	nop
 800503e:	3714      	adds	r7, #20
 8005040:	46bd      	mov	sp, r7
 8005042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005046:	4770      	bx	lr

08005048 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	b2db      	uxtb	r3, r3
 8005056:	3b10      	subs	r3, #16
 8005058:	4a14      	ldr	r2, [pc, #80]	@ (80050ac <DMA_CalcBaseAndBitshift+0x64>)
 800505a:	fba2 2303 	umull	r2, r3, r2, r3
 800505e:	091b      	lsrs	r3, r3, #4
 8005060:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005062:	4a13      	ldr	r2, [pc, #76]	@ (80050b0 <DMA_CalcBaseAndBitshift+0x68>)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	4413      	add	r3, r2
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	461a      	mov	r2, r3
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	2b03      	cmp	r3, #3
 8005074:	d909      	bls.n	800508a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800507e:	f023 0303 	bic.w	r3, r3, #3
 8005082:	1d1a      	adds	r2, r3, #4
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	659a      	str	r2, [r3, #88]	@ 0x58
 8005088:	e007      	b.n	800509a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	687a      	ldr	r2, [r7, #4]
 8005098:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3714      	adds	r7, #20
 80050a2:	46bd      	mov	sp, r7
 80050a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a8:	4770      	bx	lr
 80050aa:	bf00      	nop
 80050ac:	aaaaaaab 	.word	0xaaaaaaab
 80050b0:	0800b358 	.word	0x0800b358

080050b4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80050b4:	b480      	push	{r7}
 80050b6:	b085      	sub	sp, #20
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80050bc:	2300      	movs	r3, #0
 80050be:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	699b      	ldr	r3, [r3, #24]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d11f      	bne.n	800510e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b03      	cmp	r3, #3
 80050d2:	d856      	bhi.n	8005182 <DMA_CheckFifoParam+0xce>
 80050d4:	a201      	add	r2, pc, #4	@ (adr r2, 80050dc <DMA_CheckFifoParam+0x28>)
 80050d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050da:	bf00      	nop
 80050dc:	080050ed 	.word	0x080050ed
 80050e0:	080050ff 	.word	0x080050ff
 80050e4:	080050ed 	.word	0x080050ed
 80050e8:	08005183 	.word	0x08005183
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d046      	beq.n	8005186 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80050f8:	2301      	movs	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80050fc:	e043      	b.n	8005186 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005102:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005106:	d140      	bne.n	800518a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8005108:	2301      	movs	r3, #1
 800510a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800510c:	e03d      	b.n	800518a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	699b      	ldr	r3, [r3, #24]
 8005112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005116:	d121      	bne.n	800515c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8005118:	68bb      	ldr	r3, [r7, #8]
 800511a:	2b03      	cmp	r3, #3
 800511c:	d837      	bhi.n	800518e <DMA_CheckFifoParam+0xda>
 800511e:	a201      	add	r2, pc, #4	@ (adr r2, 8005124 <DMA_CheckFifoParam+0x70>)
 8005120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005124:	08005135 	.word	0x08005135
 8005128:	0800513b 	.word	0x0800513b
 800512c:	08005135 	.word	0x08005135
 8005130:	0800514d 	.word	0x0800514d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	73fb      	strb	r3, [r7, #15]
      break;
 8005138:	e030      	b.n	800519c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d025      	beq.n	8005192 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800514a:	e022      	b.n	8005192 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005150:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8005154:	d11f      	bne.n	8005196 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800515a:	e01c      	b.n	8005196 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800515c:	68bb      	ldr	r3, [r7, #8]
 800515e:	2b02      	cmp	r3, #2
 8005160:	d903      	bls.n	800516a <DMA_CheckFifoParam+0xb6>
 8005162:	68bb      	ldr	r3, [r7, #8]
 8005164:	2b03      	cmp	r3, #3
 8005166:	d003      	beq.n	8005170 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005168:	e018      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	73fb      	strb	r3, [r7, #15]
      break;
 800516e:	e015      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005174:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005178:	2b00      	cmp	r3, #0
 800517a:	d00e      	beq.n	800519a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	73fb      	strb	r3, [r7, #15]
      break;
 8005180:	e00b      	b.n	800519a <DMA_CheckFifoParam+0xe6>
      break;
 8005182:	bf00      	nop
 8005184:	e00a      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;
 8005186:	bf00      	nop
 8005188:	e008      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;
 800518a:	bf00      	nop
 800518c:	e006      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;
 800518e:	bf00      	nop
 8005190:	e004      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;
 8005192:	bf00      	nop
 8005194:	e002      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;   
 8005196:	bf00      	nop
 8005198:	e000      	b.n	800519c <DMA_CheckFifoParam+0xe8>
      break;
 800519a:	bf00      	nop
    }
  } 
  
  return status; 
 800519c:	7bfb      	ldrb	r3, [r7, #15]
}
 800519e:	4618      	mov	r0, r3
 80051a0:	3714      	adds	r7, #20
 80051a2:	46bd      	mov	sp, r7
 80051a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a8:	4770      	bx	lr
 80051aa:	bf00      	nop

080051ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b089      	sub	sp, #36	@ 0x24
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80051b6:	2300      	movs	r3, #0
 80051b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80051ba:	2300      	movs	r3, #0
 80051bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80051be:	2300      	movs	r3, #0
 80051c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80051c2:	2300      	movs	r3, #0
 80051c4:	61fb      	str	r3, [r7, #28]
 80051c6:	e165      	b.n	8005494 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80051c8:	2201      	movs	r2, #1
 80051ca:	69fb      	ldr	r3, [r7, #28]
 80051cc:	fa02 f303 	lsl.w	r3, r2, r3
 80051d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	4013      	ands	r3, r2
 80051da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80051dc:	693a      	ldr	r2, [r7, #16]
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	f040 8154 	bne.w	800548e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051e6:	683b      	ldr	r3, [r7, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	f003 0303 	and.w	r3, r3, #3
 80051ee:	2b01      	cmp	r3, #1
 80051f0:	d005      	beq.n	80051fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80051fa:	2b02      	cmp	r3, #2
 80051fc:	d130      	bne.n	8005260 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005204:	69fb      	ldr	r3, [r7, #28]
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	2203      	movs	r2, #3
 800520a:	fa02 f303 	lsl.w	r3, r2, r3
 800520e:	43db      	mvns	r3, r3
 8005210:	69ba      	ldr	r2, [r7, #24]
 8005212:	4013      	ands	r3, r2
 8005214:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	68da      	ldr	r2, [r3, #12]
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	005b      	lsls	r3, r3, #1
 800521e:	fa02 f303 	lsl.w	r3, r2, r3
 8005222:	69ba      	ldr	r2, [r7, #24]
 8005224:	4313      	orrs	r3, r2
 8005226:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	69ba      	ldr	r2, [r7, #24]
 800522c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005234:	2201      	movs	r2, #1
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	fa02 f303 	lsl.w	r3, r2, r3
 800523c:	43db      	mvns	r3, r3
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	4013      	ands	r3, r2
 8005242:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	091b      	lsrs	r3, r3, #4
 800524a:	f003 0201 	and.w	r2, r3, #1
 800524e:	69fb      	ldr	r3, [r7, #28]
 8005250:	fa02 f303 	lsl.w	r3, r2, r3
 8005254:	69ba      	ldr	r2, [r7, #24]
 8005256:	4313      	orrs	r3, r2
 8005258:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	69ba      	ldr	r2, [r7, #24]
 800525e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005260:	683b      	ldr	r3, [r7, #0]
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f003 0303 	and.w	r3, r3, #3
 8005268:	2b03      	cmp	r3, #3
 800526a:	d017      	beq.n	800529c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	005b      	lsls	r3, r3, #1
 8005276:	2203      	movs	r2, #3
 8005278:	fa02 f303 	lsl.w	r3, r2, r3
 800527c:	43db      	mvns	r3, r3
 800527e:	69ba      	ldr	r2, [r7, #24]
 8005280:	4013      	ands	r3, r2
 8005282:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	689a      	ldr	r2, [r3, #8]
 8005288:	69fb      	ldr	r3, [r7, #28]
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	fa02 f303 	lsl.w	r3, r2, r3
 8005290:	69ba      	ldr	r2, [r7, #24]
 8005292:	4313      	orrs	r3, r2
 8005294:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	69ba      	ldr	r2, [r7, #24]
 800529a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	f003 0303 	and.w	r3, r3, #3
 80052a4:	2b02      	cmp	r3, #2
 80052a6:	d123      	bne.n	80052f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80052a8:	69fb      	ldr	r3, [r7, #28]
 80052aa:	08da      	lsrs	r2, r3, #3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	3208      	adds	r2, #8
 80052b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80052b6:	69fb      	ldr	r3, [r7, #28]
 80052b8:	f003 0307 	and.w	r3, r3, #7
 80052bc:	009b      	lsls	r3, r3, #2
 80052be:	220f      	movs	r2, #15
 80052c0:	fa02 f303 	lsl.w	r3, r2, r3
 80052c4:	43db      	mvns	r3, r3
 80052c6:	69ba      	ldr	r2, [r7, #24]
 80052c8:	4013      	ands	r3, r2
 80052ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80052cc:	683b      	ldr	r3, [r7, #0]
 80052ce:	691a      	ldr	r2, [r3, #16]
 80052d0:	69fb      	ldr	r3, [r7, #28]
 80052d2:	f003 0307 	and.w	r3, r3, #7
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	fa02 f303 	lsl.w	r3, r2, r3
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	4313      	orrs	r3, r2
 80052e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80052e2:	69fb      	ldr	r3, [r7, #28]
 80052e4:	08da      	lsrs	r2, r3, #3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3208      	adds	r2, #8
 80052ea:	69b9      	ldr	r1, [r7, #24]
 80052ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80052f6:	69fb      	ldr	r3, [r7, #28]
 80052f8:	005b      	lsls	r3, r3, #1
 80052fa:	2203      	movs	r2, #3
 80052fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005300:	43db      	mvns	r3, r3
 8005302:	69ba      	ldr	r2, [r7, #24]
 8005304:	4013      	ands	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005308:	683b      	ldr	r3, [r7, #0]
 800530a:	685b      	ldr	r3, [r3, #4]
 800530c:	f003 0203 	and.w	r2, r3, #3
 8005310:	69fb      	ldr	r3, [r7, #28]
 8005312:	005b      	lsls	r3, r3, #1
 8005314:	fa02 f303 	lsl.w	r3, r2, r3
 8005318:	69ba      	ldr	r2, [r7, #24]
 800531a:	4313      	orrs	r3, r2
 800531c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	69ba      	ldr	r2, [r7, #24]
 8005322:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	685b      	ldr	r3, [r3, #4]
 8005328:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800532c:	2b00      	cmp	r3, #0
 800532e:	f000 80ae 	beq.w	800548e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005332:	2300      	movs	r3, #0
 8005334:	60fb      	str	r3, [r7, #12]
 8005336:	4b5d      	ldr	r3, [pc, #372]	@ (80054ac <HAL_GPIO_Init+0x300>)
 8005338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800533a:	4a5c      	ldr	r2, [pc, #368]	@ (80054ac <HAL_GPIO_Init+0x300>)
 800533c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005340:	6453      	str	r3, [r2, #68]	@ 0x44
 8005342:	4b5a      	ldr	r3, [pc, #360]	@ (80054ac <HAL_GPIO_Init+0x300>)
 8005344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005346:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800534a:	60fb      	str	r3, [r7, #12]
 800534c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800534e:	4a58      	ldr	r2, [pc, #352]	@ (80054b0 <HAL_GPIO_Init+0x304>)
 8005350:	69fb      	ldr	r3, [r7, #28]
 8005352:	089b      	lsrs	r3, r3, #2
 8005354:	3302      	adds	r3, #2
 8005356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800535a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	f003 0303 	and.w	r3, r3, #3
 8005362:	009b      	lsls	r3, r3, #2
 8005364:	220f      	movs	r2, #15
 8005366:	fa02 f303 	lsl.w	r3, r2, r3
 800536a:	43db      	mvns	r3, r3
 800536c:	69ba      	ldr	r2, [r7, #24]
 800536e:	4013      	ands	r3, r2
 8005370:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a4f      	ldr	r2, [pc, #316]	@ (80054b4 <HAL_GPIO_Init+0x308>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d025      	beq.n	80053c6 <HAL_GPIO_Init+0x21a>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a4e      	ldr	r2, [pc, #312]	@ (80054b8 <HAL_GPIO_Init+0x30c>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d01f      	beq.n	80053c2 <HAL_GPIO_Init+0x216>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a4d      	ldr	r2, [pc, #308]	@ (80054bc <HAL_GPIO_Init+0x310>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d019      	beq.n	80053be <HAL_GPIO_Init+0x212>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a4c      	ldr	r2, [pc, #304]	@ (80054c0 <HAL_GPIO_Init+0x314>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d013      	beq.n	80053ba <HAL_GPIO_Init+0x20e>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a4b      	ldr	r2, [pc, #300]	@ (80054c4 <HAL_GPIO_Init+0x318>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00d      	beq.n	80053b6 <HAL_GPIO_Init+0x20a>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a4a      	ldr	r2, [pc, #296]	@ (80054c8 <HAL_GPIO_Init+0x31c>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d007      	beq.n	80053b2 <HAL_GPIO_Init+0x206>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a49      	ldr	r2, [pc, #292]	@ (80054cc <HAL_GPIO_Init+0x320>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d101      	bne.n	80053ae <HAL_GPIO_Init+0x202>
 80053aa:	2306      	movs	r3, #6
 80053ac:	e00c      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053ae:	2307      	movs	r3, #7
 80053b0:	e00a      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053b2:	2305      	movs	r3, #5
 80053b4:	e008      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053b6:	2304      	movs	r3, #4
 80053b8:	e006      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053ba:	2303      	movs	r3, #3
 80053bc:	e004      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053be:	2302      	movs	r3, #2
 80053c0:	e002      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053c2:	2301      	movs	r3, #1
 80053c4:	e000      	b.n	80053c8 <HAL_GPIO_Init+0x21c>
 80053c6:	2300      	movs	r3, #0
 80053c8:	69fa      	ldr	r2, [r7, #28]
 80053ca:	f002 0203 	and.w	r2, r2, #3
 80053ce:	0092      	lsls	r2, r2, #2
 80053d0:	4093      	lsls	r3, r2
 80053d2:	69ba      	ldr	r2, [r7, #24]
 80053d4:	4313      	orrs	r3, r2
 80053d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80053d8:	4935      	ldr	r1, [pc, #212]	@ (80054b0 <HAL_GPIO_Init+0x304>)
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	089b      	lsrs	r3, r3, #2
 80053de:	3302      	adds	r3, #2
 80053e0:	69ba      	ldr	r2, [r7, #24]
 80053e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80053e6:	4b3a      	ldr	r3, [pc, #232]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 80053e8:	689b      	ldr	r3, [r3, #8]
 80053ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	43db      	mvns	r3, r3
 80053f0:	69ba      	ldr	r2, [r7, #24]
 80053f2:	4013      	ands	r3, r2
 80053f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d003      	beq.n	800540a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8005402:	69ba      	ldr	r2, [r7, #24]
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	4313      	orrs	r3, r2
 8005408:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800540a:	4a31      	ldr	r2, [pc, #196]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005410:	4b2f      	ldr	r3, [pc, #188]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 8005412:	68db      	ldr	r3, [r3, #12]
 8005414:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	43db      	mvns	r3, r3
 800541a:	69ba      	ldr	r2, [r7, #24]
 800541c:	4013      	ands	r3, r2
 800541e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d003      	beq.n	8005434 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800542c:	69ba      	ldr	r2, [r7, #24]
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	4313      	orrs	r3, r2
 8005432:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005434:	4a26      	ldr	r2, [pc, #152]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 8005436:	69bb      	ldr	r3, [r7, #24]
 8005438:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800543a:	4b25      	ldr	r3, [pc, #148]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 800543c:	685b      	ldr	r3, [r3, #4]
 800543e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	43db      	mvns	r3, r3
 8005444:	69ba      	ldr	r2, [r7, #24]
 8005446:	4013      	ands	r3, r2
 8005448:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	685b      	ldr	r3, [r3, #4]
 800544e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8005456:	69ba      	ldr	r2, [r7, #24]
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	4313      	orrs	r3, r2
 800545c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800545e:	4a1c      	ldr	r2, [pc, #112]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 8005460:	69bb      	ldr	r3, [r7, #24]
 8005462:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005464:	4b1a      	ldr	r3, [pc, #104]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	43db      	mvns	r3, r3
 800546e:	69ba      	ldr	r2, [r7, #24]
 8005470:	4013      	ands	r3, r2
 8005472:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005474:	683b      	ldr	r3, [r7, #0]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800547c:	2b00      	cmp	r3, #0
 800547e:	d003      	beq.n	8005488 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8005480:	69ba      	ldr	r2, [r7, #24]
 8005482:	693b      	ldr	r3, [r7, #16]
 8005484:	4313      	orrs	r3, r2
 8005486:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005488:	4a11      	ldr	r2, [pc, #68]	@ (80054d0 <HAL_GPIO_Init+0x324>)
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800548e:	69fb      	ldr	r3, [r7, #28]
 8005490:	3301      	adds	r3, #1
 8005492:	61fb      	str	r3, [r7, #28]
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	2b0f      	cmp	r3, #15
 8005498:	f67f ae96 	bls.w	80051c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800549c:	bf00      	nop
 800549e:	bf00      	nop
 80054a0:	3724      	adds	r7, #36	@ 0x24
 80054a2:	46bd      	mov	sp, r7
 80054a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a8:	4770      	bx	lr
 80054aa:	bf00      	nop
 80054ac:	40023800 	.word	0x40023800
 80054b0:	40013800 	.word	0x40013800
 80054b4:	40020000 	.word	0x40020000
 80054b8:	40020400 	.word	0x40020400
 80054bc:	40020800 	.word	0x40020800
 80054c0:	40020c00 	.word	0x40020c00
 80054c4:	40021000 	.word	0x40021000
 80054c8:	40021400 	.word	0x40021400
 80054cc:	40021800 	.word	0x40021800
 80054d0:	40013c00 	.word	0x40013c00

080054d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	691a      	ldr	r2, [r3, #16]
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
 80054f0:	e001      	b.n	80054f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	460b      	mov	r3, r1
 800550e:	807b      	strh	r3, [r7, #2]
 8005510:	4613      	mov	r3, r2
 8005512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005514:	787b      	ldrb	r3, [r7, #1]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d003      	beq.n	8005522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800551a:	887a      	ldrh	r2, [r7, #2]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005520:	e003      	b.n	800552a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005522:	887b      	ldrh	r3, [r7, #2]
 8005524:	041a      	lsls	r2, r3, #16
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	619a      	str	r2, [r3, #24]
}
 800552a:	bf00      	nop
 800552c:	370c      	adds	r7, #12
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005536:	b480      	push	{r7}
 8005538:	b085      	sub	sp, #20
 800553a:	af00      	add	r7, sp, #0
 800553c:	6078      	str	r0, [r7, #4]
 800553e:	460b      	mov	r3, r1
 8005540:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	695b      	ldr	r3, [r3, #20]
 8005546:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005548:	887a      	ldrh	r2, [r7, #2]
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	4013      	ands	r3, r2
 800554e:	041a      	lsls	r2, r3, #16
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	43d9      	mvns	r1, r3
 8005554:	887b      	ldrh	r3, [r7, #2]
 8005556:	400b      	ands	r3, r1
 8005558:	431a      	orrs	r2, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	619a      	str	r2, [r3, #24]
}
 800555e:	bf00      	nop
 8005560:	3714      	adds	r7, #20
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
	...

0800556c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b084      	sub	sp, #16
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e12b      	b.n	80057d6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005584:	b2db      	uxtb	r3, r3
 8005586:	2b00      	cmp	r3, #0
 8005588:	d106      	bne.n	8005598 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f7fe fe18 	bl	80041c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2224      	movs	r2, #36	@ 0x24
 800559c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	681a      	ldr	r2, [r3, #0]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f022 0201 	bic.w	r2, r2, #1
 80055ae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	681a      	ldr	r2, [r3, #0]
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80055be:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681a      	ldr	r2, [r3, #0]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80055d0:	f001 f932 	bl	8006838 <HAL_RCC_GetPCLK1Freq>
 80055d4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	4a81      	ldr	r2, [pc, #516]	@ (80057e0 <HAL_I2C_Init+0x274>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d807      	bhi.n	80055f0 <HAL_I2C_Init+0x84>
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	4a80      	ldr	r2, [pc, #512]	@ (80057e4 <HAL_I2C_Init+0x278>)
 80055e4:	4293      	cmp	r3, r2
 80055e6:	bf94      	ite	ls
 80055e8:	2301      	movls	r3, #1
 80055ea:	2300      	movhi	r3, #0
 80055ec:	b2db      	uxtb	r3, r3
 80055ee:	e006      	b.n	80055fe <HAL_I2C_Init+0x92>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	4a7d      	ldr	r2, [pc, #500]	@ (80057e8 <HAL_I2C_Init+0x27c>)
 80055f4:	4293      	cmp	r3, r2
 80055f6:	bf94      	ite	ls
 80055f8:	2301      	movls	r3, #1
 80055fa:	2300      	movhi	r3, #0
 80055fc:	b2db      	uxtb	r3, r3
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e0e7      	b.n	80057d6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	4a78      	ldr	r2, [pc, #480]	@ (80057ec <HAL_I2C_Init+0x280>)
 800560a:	fba2 2303 	umull	r2, r3, r2, r3
 800560e:	0c9b      	lsrs	r3, r3, #18
 8005610:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	430a      	orrs	r2, r1
 8005624:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6a1b      	ldr	r3, [r3, #32]
 800562c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	4a6a      	ldr	r2, [pc, #424]	@ (80057e0 <HAL_I2C_Init+0x274>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d802      	bhi.n	8005640 <HAL_I2C_Init+0xd4>
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	3301      	adds	r3, #1
 800563e:	e009      	b.n	8005654 <HAL_I2C_Init+0xe8>
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005646:	fb02 f303 	mul.w	r3, r2, r3
 800564a:	4a69      	ldr	r2, [pc, #420]	@ (80057f0 <HAL_I2C_Init+0x284>)
 800564c:	fba2 2303 	umull	r2, r3, r2, r3
 8005650:	099b      	lsrs	r3, r3, #6
 8005652:	3301      	adds	r3, #1
 8005654:	687a      	ldr	r2, [r7, #4]
 8005656:	6812      	ldr	r2, [r2, #0]
 8005658:	430b      	orrs	r3, r1
 800565a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	69db      	ldr	r3, [r3, #28]
 8005662:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005666:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	495c      	ldr	r1, [pc, #368]	@ (80057e0 <HAL_I2C_Init+0x274>)
 8005670:	428b      	cmp	r3, r1
 8005672:	d819      	bhi.n	80056a8 <HAL_I2C_Init+0x13c>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	1e59      	subs	r1, r3, #1
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685b      	ldr	r3, [r3, #4]
 800567c:	005b      	lsls	r3, r3, #1
 800567e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005682:	1c59      	adds	r1, r3, #1
 8005684:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005688:	400b      	ands	r3, r1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d00a      	beq.n	80056a4 <HAL_I2C_Init+0x138>
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	1e59      	subs	r1, r3, #1
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	685b      	ldr	r3, [r3, #4]
 8005696:	005b      	lsls	r3, r3, #1
 8005698:	fbb1 f3f3 	udiv	r3, r1, r3
 800569c:	3301      	adds	r3, #1
 800569e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056a2:	e051      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 80056a4:	2304      	movs	r3, #4
 80056a6:	e04f      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d111      	bne.n	80056d4 <HAL_I2C_Init+0x168>
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	1e58      	subs	r0, r3, #1
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6859      	ldr	r1, [r3, #4]
 80056b8:	460b      	mov	r3, r1
 80056ba:	005b      	lsls	r3, r3, #1
 80056bc:	440b      	add	r3, r1
 80056be:	fbb0 f3f3 	udiv	r3, r0, r3
 80056c2:	3301      	adds	r3, #1
 80056c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	bf0c      	ite	eq
 80056cc:	2301      	moveq	r3, #1
 80056ce:	2300      	movne	r3, #0
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	e012      	b.n	80056fa <HAL_I2C_Init+0x18e>
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	1e58      	subs	r0, r3, #1
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6859      	ldr	r1, [r3, #4]
 80056dc:	460b      	mov	r3, r1
 80056de:	009b      	lsls	r3, r3, #2
 80056e0:	440b      	add	r3, r1
 80056e2:	0099      	lsls	r1, r3, #2
 80056e4:	440b      	add	r3, r1
 80056e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80056ea:	3301      	adds	r3, #1
 80056ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	bf0c      	ite	eq
 80056f4:	2301      	moveq	r3, #1
 80056f6:	2300      	movne	r3, #0
 80056f8:	b2db      	uxtb	r3, r3
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d001      	beq.n	8005702 <HAL_I2C_Init+0x196>
 80056fe:	2301      	movs	r3, #1
 8005700:	e022      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	2b00      	cmp	r3, #0
 8005708:	d10e      	bne.n	8005728 <HAL_I2C_Init+0x1bc>
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	1e58      	subs	r0, r3, #1
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6859      	ldr	r1, [r3, #4]
 8005712:	460b      	mov	r3, r1
 8005714:	005b      	lsls	r3, r3, #1
 8005716:	440b      	add	r3, r1
 8005718:	fbb0 f3f3 	udiv	r3, r0, r3
 800571c:	3301      	adds	r3, #1
 800571e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005722:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005726:	e00f      	b.n	8005748 <HAL_I2C_Init+0x1dc>
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	1e58      	subs	r0, r3, #1
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6859      	ldr	r1, [r3, #4]
 8005730:	460b      	mov	r3, r1
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	440b      	add	r3, r1
 8005736:	0099      	lsls	r1, r3, #2
 8005738:	440b      	add	r3, r1
 800573a:	fbb0 f3f3 	udiv	r3, r0, r3
 800573e:	3301      	adds	r3, #1
 8005740:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005744:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005748:	6879      	ldr	r1, [r7, #4]
 800574a:	6809      	ldr	r1, [r1, #0]
 800574c:	4313      	orrs	r3, r2
 800574e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	69da      	ldr	r2, [r3, #28]
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a1b      	ldr	r3, [r3, #32]
 8005762:	431a      	orrs	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	430a      	orrs	r2, r1
 800576a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005776:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	6911      	ldr	r1, [r2, #16]
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	68d2      	ldr	r2, [r2, #12]
 8005782:	4311      	orrs	r1, r2
 8005784:	687a      	ldr	r2, [r7, #4]
 8005786:	6812      	ldr	r2, [r2, #0]
 8005788:	430b      	orrs	r3, r1
 800578a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	695a      	ldr	r2, [r3, #20]
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	431a      	orrs	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	430a      	orrs	r2, r1
 80057a6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	681a      	ldr	r2, [r3, #0]
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f042 0201 	orr.w	r2, r2, #1
 80057b6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2200      	movs	r2, #0
 80057bc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2220      	movs	r2, #32
 80057c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2200      	movs	r2, #0
 80057ca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2200      	movs	r2, #0
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80057d4:	2300      	movs	r3, #0
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	000186a0 	.word	0x000186a0
 80057e4:	001e847f 	.word	0x001e847f
 80057e8:	003d08ff 	.word	0x003d08ff
 80057ec:	431bde83 	.word	0x431bde83
 80057f0:	10624dd3 	.word	0x10624dd3

080057f4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b088      	sub	sp, #32
 80057f8:	af02      	add	r7, sp, #8
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	4608      	mov	r0, r1
 80057fe:	4611      	mov	r1, r2
 8005800:	461a      	mov	r2, r3
 8005802:	4603      	mov	r3, r0
 8005804:	817b      	strh	r3, [r7, #10]
 8005806:	460b      	mov	r3, r1
 8005808:	813b      	strh	r3, [r7, #8]
 800580a:	4613      	mov	r3, r2
 800580c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800580e:	f7ff f81b 	bl	8004848 <HAL_GetTick>
 8005812:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b20      	cmp	r3, #32
 800581e:	f040 80d9 	bne.w	80059d4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005822:	697b      	ldr	r3, [r7, #20]
 8005824:	9300      	str	r3, [sp, #0]
 8005826:	2319      	movs	r3, #25
 8005828:	2201      	movs	r2, #1
 800582a:	496d      	ldr	r1, [pc, #436]	@ (80059e0 <HAL_I2C_Mem_Write+0x1ec>)
 800582c:	68f8      	ldr	r0, [r7, #12]
 800582e:	f000 fc8b 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005832:	4603      	mov	r3, r0
 8005834:	2b00      	cmp	r3, #0
 8005836:	d001      	beq.n	800583c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8005838:	2302      	movs	r3, #2
 800583a:	e0cc      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005842:	2b01      	cmp	r3, #1
 8005844:	d101      	bne.n	800584a <HAL_I2C_Mem_Write+0x56>
 8005846:	2302      	movs	r3, #2
 8005848:	e0c5      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0301 	and.w	r3, r3, #1
 800585c:	2b01      	cmp	r3, #1
 800585e:	d007      	beq.n	8005870 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	681a      	ldr	r2, [r3, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f042 0201 	orr.w	r2, r2, #1
 800586e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800587e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2221      	movs	r2, #33	@ 0x21
 8005884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2240      	movs	r2, #64	@ 0x40
 800588c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2200      	movs	r2, #0
 8005894:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6a3a      	ldr	r2, [r7, #32]
 800589a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058a6:	b29a      	uxth	r2, r3
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	4a4d      	ldr	r2, [pc, #308]	@ (80059e4 <HAL_I2C_Mem_Write+0x1f0>)
 80058b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058b2:	88f8      	ldrh	r0, [r7, #6]
 80058b4:	893a      	ldrh	r2, [r7, #8]
 80058b6:	8979      	ldrh	r1, [r7, #10]
 80058b8:	697b      	ldr	r3, [r7, #20]
 80058ba:	9301      	str	r3, [sp, #4]
 80058bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	4603      	mov	r3, r0
 80058c2:	68f8      	ldr	r0, [r7, #12]
 80058c4:	f000 fac2 	bl	8005e4c <I2C_RequestMemoryWrite>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d052      	beq.n	8005974 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
 80058d0:	e081      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058d6:	68f8      	ldr	r0, [r7, #12]
 80058d8:	f000 fd50 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00d      	beq.n	80058fe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058e6:	2b04      	cmp	r3, #4
 80058e8:	d107      	bne.n	80058fa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	681a      	ldr	r2, [r3, #0]
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80058fa:	2301      	movs	r3, #1
 80058fc:	e06b      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005902:	781a      	ldrb	r2, [r3, #0]
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590e:	1c5a      	adds	r2, r3, #1
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005918:	3b01      	subs	r3, #1
 800591a:	b29a      	uxth	r2, r3
 800591c:	68fb      	ldr	r3, [r7, #12]
 800591e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005924:	b29b      	uxth	r3, r3
 8005926:	3b01      	subs	r3, #1
 8005928:	b29a      	uxth	r2, r3
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	695b      	ldr	r3, [r3, #20]
 8005934:	f003 0304 	and.w	r3, r3, #4
 8005938:	2b04      	cmp	r3, #4
 800593a:	d11b      	bne.n	8005974 <HAL_I2C_Mem_Write+0x180>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005940:	2b00      	cmp	r3, #0
 8005942:	d017      	beq.n	8005974 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005948:	781a      	ldrb	r2, [r3, #0]
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005954:	1c5a      	adds	r2, r3, #1
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800595e:	3b01      	subs	r3, #1
 8005960:	b29a      	uxth	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800596a:	b29b      	uxth	r3, r3
 800596c:	3b01      	subs	r3, #1
 800596e:	b29a      	uxth	r2, r3
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1aa      	bne.n	80058d2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800597c:	697a      	ldr	r2, [r7, #20]
 800597e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005980:	68f8      	ldr	r0, [r7, #12]
 8005982:	f000 fd43 	bl	800640c <I2C_WaitOnBTFFlagUntilTimeout>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00d      	beq.n	80059a8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005990:	2b04      	cmp	r3, #4
 8005992:	d107      	bne.n	80059a4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	681a      	ldr	r2, [r3, #0]
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059a2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e016      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681a      	ldr	r2, [r3, #0]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	2200      	movs	r2, #0
 80059c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80059d0:	2300      	movs	r3, #0
 80059d2:	e000      	b.n	80059d6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80059d4:	2302      	movs	r3, #2
  }
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}
 80059de:	bf00      	nop
 80059e0:	00100002 	.word	0x00100002
 80059e4:	ffff0000 	.word	0xffff0000

080059e8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b08c      	sub	sp, #48	@ 0x30
 80059ec:	af02      	add	r7, sp, #8
 80059ee:	60f8      	str	r0, [r7, #12]
 80059f0:	4608      	mov	r0, r1
 80059f2:	4611      	mov	r1, r2
 80059f4:	461a      	mov	r2, r3
 80059f6:	4603      	mov	r3, r0
 80059f8:	817b      	strh	r3, [r7, #10]
 80059fa:	460b      	mov	r3, r1
 80059fc:	813b      	strh	r3, [r7, #8]
 80059fe:	4613      	mov	r3, r2
 8005a00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a02:	f7fe ff21 	bl	8004848 <HAL_GetTick>
 8005a06:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a0e:	b2db      	uxtb	r3, r3
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	f040 8214 	bne.w	8005e3e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a18:	9300      	str	r3, [sp, #0]
 8005a1a:	2319      	movs	r3, #25
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	497b      	ldr	r1, [pc, #492]	@ (8005c0c <HAL_I2C_Mem_Read+0x224>)
 8005a20:	68f8      	ldr	r0, [r7, #12]
 8005a22:	f000 fb91 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005a26:	4603      	mov	r3, r0
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d001      	beq.n	8005a30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a2c:	2302      	movs	r3, #2
 8005a2e:	e207      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a36:	2b01      	cmp	r3, #1
 8005a38:	d101      	bne.n	8005a3e <HAL_I2C_Mem_Read+0x56>
 8005a3a:	2302      	movs	r3, #2
 8005a3c:	e200      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0301 	and.w	r3, r3, #1
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d007      	beq.n	8005a64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	681a      	ldr	r2, [r3, #0]
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f042 0201 	orr.w	r2, r2, #1
 8005a62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	681a      	ldr	r2, [r3, #0]
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2222      	movs	r2, #34	@ 0x22
 8005a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2240      	movs	r2, #64	@ 0x40
 8005a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005a94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a9a:	b29a      	uxth	r2, r3
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	4a5b      	ldr	r2, [pc, #364]	@ (8005c10 <HAL_I2C_Mem_Read+0x228>)
 8005aa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005aa6:	88f8      	ldrh	r0, [r7, #6]
 8005aa8:	893a      	ldrh	r2, [r7, #8]
 8005aaa:	8979      	ldrh	r1, [r7, #10]
 8005aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aae:	9301      	str	r3, [sp, #4]
 8005ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	68f8      	ldr	r0, [r7, #12]
 8005ab8:	f000 fa5e 	bl	8005f78 <I2C_RequestMemoryRead>
 8005abc:	4603      	mov	r3, r0
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d001      	beq.n	8005ac6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005ac2:	2301      	movs	r3, #1
 8005ac4:	e1bc      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d113      	bne.n	8005af6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ace:	2300      	movs	r3, #0
 8005ad0:	623b      	str	r3, [r7, #32]
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	623b      	str	r3, [r7, #32]
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	699b      	ldr	r3, [r3, #24]
 8005ae0:	623b      	str	r3, [r7, #32]
 8005ae2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681a      	ldr	r2, [r3, #0]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005af2:	601a      	str	r2, [r3, #0]
 8005af4:	e190      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005afa:	2b01      	cmp	r3, #1
 8005afc:	d11b      	bne.n	8005b36 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	681a      	ldr	r2, [r3, #0]
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b0c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b0e:	2300      	movs	r3, #0
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	695b      	ldr	r3, [r3, #20]
 8005b18:	61fb      	str	r3, [r7, #28]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	699b      	ldr	r3, [r3, #24]
 8005b20:	61fb      	str	r3, [r7, #28]
 8005b22:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	681a      	ldr	r2, [r3, #0]
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b32:	601a      	str	r2, [r3, #0]
 8005b34:	e170      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d11b      	bne.n	8005b76 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b4c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	681a      	ldr	r2, [r3, #0]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b5c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b5e:	2300      	movs	r3, #0
 8005b60:	61bb      	str	r3, [r7, #24]
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	695b      	ldr	r3, [r3, #20]
 8005b68:	61bb      	str	r3, [r7, #24]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	61bb      	str	r3, [r7, #24]
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	e150      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b76:	2300      	movs	r3, #0
 8005b78:	617b      	str	r3, [r7, #20]
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	695b      	ldr	r3, [r3, #20]
 8005b80:	617b      	str	r3, [r7, #20]
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	699b      	ldr	r3, [r3, #24]
 8005b88:	617b      	str	r3, [r7, #20]
 8005b8a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005b8c:	e144      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b92:	2b03      	cmp	r3, #3
 8005b94:	f200 80f1 	bhi.w	8005d7a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d123      	bne.n	8005be8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ba2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005ba4:	68f8      	ldr	r0, [r7, #12]
 8005ba6:	f000 fc79 	bl	800649c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005baa:	4603      	mov	r3, r0
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d001      	beq.n	8005bb4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005bb0:	2301      	movs	r3, #1
 8005bb2:	e145      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	691a      	ldr	r2, [r3, #16]
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbe:	b2d2      	uxtb	r2, r2
 8005bc0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc6:	1c5a      	adds	r2, r3, #1
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bd0:	3b01      	subs	r3, #1
 8005bd2:	b29a      	uxth	r2, r3
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bdc:	b29b      	uxth	r3, r3
 8005bde:	3b01      	subs	r3, #1
 8005be0:	b29a      	uxth	r2, r3
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005be6:	e117      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bec:	2b02      	cmp	r3, #2
 8005bee:	d14e      	bne.n	8005c8e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	4906      	ldr	r1, [pc, #24]	@ (8005c14 <HAL_I2C_Mem_Read+0x22c>)
 8005bfa:	68f8      	ldr	r0, [r7, #12]
 8005bfc:	f000 faa4 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005c00:	4603      	mov	r3, r0
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d008      	beq.n	8005c18 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e11a      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
 8005c0a:	bf00      	nop
 8005c0c:	00100002 	.word	0x00100002
 8005c10:	ffff0000 	.word	0xffff0000
 8005c14:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	681a      	ldr	r2, [r3, #0]
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	691a      	ldr	r2, [r3, #16]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c32:	b2d2      	uxtb	r2, r2
 8005c34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	1c5a      	adds	r2, r3, #1
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c44:	3b01      	subs	r3, #1
 8005c46:	b29a      	uxth	r2, r3
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3b01      	subs	r3, #1
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	691a      	ldr	r2, [r3, #16]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c64:	b2d2      	uxtb	r2, r2
 8005c66:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	3b01      	subs	r3, #1
 8005c86:	b29a      	uxth	r2, r3
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c8c:	e0c4      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c90:	9300      	str	r3, [sp, #0]
 8005c92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c94:	2200      	movs	r2, #0
 8005c96:	496c      	ldr	r1, [pc, #432]	@ (8005e48 <HAL_I2C_Mem_Read+0x460>)
 8005c98:	68f8      	ldr	r0, [r7, #12]
 8005c9a:	f000 fa55 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d001      	beq.n	8005ca8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	e0cb      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691a      	ldr	r2, [r3, #16]
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc2:	b2d2      	uxtb	r2, r2
 8005cc4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cca:	1c5a      	adds	r2, r3, #1
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	b29a      	uxth	r2, r3
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cec:	9300      	str	r3, [sp, #0]
 8005cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	4955      	ldr	r1, [pc, #340]	@ (8005e48 <HAL_I2C_Mem_Read+0x460>)
 8005cf4:	68f8      	ldr	r0, [r7, #12]
 8005cf6:	f000 fa27 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d001      	beq.n	8005d04 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d00:	2301      	movs	r3, #1
 8005d02:	e09d      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691a      	ldr	r2, [r3, #16]
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	1c5a      	adds	r2, r3, #1
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d3c:	b29b      	uxth	r3, r3
 8005d3e:	3b01      	subs	r3, #1
 8005d40:	b29a      	uxth	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d50:	b2d2      	uxtb	r2, r2
 8005d52:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d58:	1c5a      	adds	r2, r3, #1
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	3b01      	subs	r3, #1
 8005d72:	b29a      	uxth	r2, r3
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d78:	e04e      	b.n	8005e18 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d7c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 fb8c 	bl	800649c <I2C_WaitOnRXNEFlagUntilTimeout>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d001      	beq.n	8005d8e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e058      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	691a      	ldr	r2, [r3, #16]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	b2d2      	uxtb	r2, r2
 8005d9a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da0:	1c5a      	adds	r2, r3, #1
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db6:	b29b      	uxth	r3, r3
 8005db8:	3b01      	subs	r3, #1
 8005dba:	b29a      	uxth	r2, r3
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b04      	cmp	r3, #4
 8005dcc:	d124      	bne.n	8005e18 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dd2:	2b03      	cmp	r3, #3
 8005dd4:	d107      	bne.n	8005de6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005de4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	691a      	ldr	r2, [r3, #16]
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df0:	b2d2      	uxtb	r2, r2
 8005df2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005df8:	1c5a      	adds	r2, r3, #1
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e02:	3b01      	subs	r3, #1
 8005e04:	b29a      	uxth	r2, r3
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e0e:	b29b      	uxth	r3, r3
 8005e10:	3b01      	subs	r3, #1
 8005e12:	b29a      	uxth	r2, r3
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	f47f aeb6 	bne.w	8005b8e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2220      	movs	r2, #32
 8005e26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	e000      	b.n	8005e40 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e3e:	2302      	movs	r3, #2
  }
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3728      	adds	r7, #40	@ 0x28
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	00010004 	.word	0x00010004

08005e4c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b088      	sub	sp, #32
 8005e50:	af02      	add	r7, sp, #8
 8005e52:	60f8      	str	r0, [r7, #12]
 8005e54:	4608      	mov	r0, r1
 8005e56:	4611      	mov	r1, r2
 8005e58:	461a      	mov	r2, r3
 8005e5a:	4603      	mov	r3, r0
 8005e5c:	817b      	strh	r3, [r7, #10]
 8005e5e:	460b      	mov	r3, r1
 8005e60:	813b      	strh	r3, [r7, #8]
 8005e62:	4613      	mov	r3, r2
 8005e64:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	681a      	ldr	r2, [r3, #0]
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005e74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e78:	9300      	str	r3, [sp, #0]
 8005e7a:	6a3b      	ldr	r3, [r7, #32]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005e82:	68f8      	ldr	r0, [r7, #12]
 8005e84:	f000 f960 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d00d      	beq.n	8005eaa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e9c:	d103      	bne.n	8005ea6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005ea4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ea6:	2303      	movs	r3, #3
 8005ea8:	e05f      	b.n	8005f6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005eaa:	897b      	ldrh	r3, [r7, #10]
 8005eac:	b2db      	uxtb	r3, r3
 8005eae:	461a      	mov	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005eb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ebc:	6a3a      	ldr	r2, [r7, #32]
 8005ebe:	492d      	ldr	r1, [pc, #180]	@ (8005f74 <I2C_RequestMemoryWrite+0x128>)
 8005ec0:	68f8      	ldr	r0, [r7, #12]
 8005ec2:	f000 f9bb 	bl	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e04c      	b.n	8005f6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ed0:	2300      	movs	r3, #0
 8005ed2:	617b      	str	r3, [r7, #20]
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695b      	ldr	r3, [r3, #20]
 8005eda:	617b      	str	r3, [r7, #20]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	699b      	ldr	r3, [r3, #24]
 8005ee2:	617b      	str	r3, [r7, #20]
 8005ee4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ee6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005ee8:	6a39      	ldr	r1, [r7, #32]
 8005eea:	68f8      	ldr	r0, [r7, #12]
 8005eec:	f000 fa46 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00d      	beq.n	8005f12 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efa:	2b04      	cmp	r3, #4
 8005efc:	d107      	bne.n	8005f0e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	681a      	ldr	r2, [r3, #0]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f0e:	2301      	movs	r3, #1
 8005f10:	e02b      	b.n	8005f6a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f12:	88fb      	ldrh	r3, [r7, #6]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d105      	bne.n	8005f24 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f18:	893b      	ldrh	r3, [r7, #8]
 8005f1a:	b2da      	uxtb	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	611a      	str	r2, [r3, #16]
 8005f22:	e021      	b.n	8005f68 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f24:	893b      	ldrh	r3, [r7, #8]
 8005f26:	0a1b      	lsrs	r3, r3, #8
 8005f28:	b29b      	uxth	r3, r3
 8005f2a:	b2da      	uxtb	r2, r3
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f34:	6a39      	ldr	r1, [r7, #32]
 8005f36:	68f8      	ldr	r0, [r7, #12]
 8005f38:	f000 fa20 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00d      	beq.n	8005f5e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f46:	2b04      	cmp	r3, #4
 8005f48:	d107      	bne.n	8005f5a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e005      	b.n	8005f6a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f5e:	893b      	ldrh	r3, [r7, #8]
 8005f60:	b2da      	uxtb	r2, r3
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005f68:	2300      	movs	r3, #0
}
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	3718      	adds	r7, #24
 8005f6e:	46bd      	mov	sp, r7
 8005f70:	bd80      	pop	{r7, pc}
 8005f72:	bf00      	nop
 8005f74:	00010002 	.word	0x00010002

08005f78 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b088      	sub	sp, #32
 8005f7c:	af02      	add	r7, sp, #8
 8005f7e:	60f8      	str	r0, [r7, #12]
 8005f80:	4608      	mov	r0, r1
 8005f82:	4611      	mov	r1, r2
 8005f84:	461a      	mov	r2, r3
 8005f86:	4603      	mov	r3, r0
 8005f88:	817b      	strh	r3, [r7, #10]
 8005f8a:	460b      	mov	r3, r1
 8005f8c:	813b      	strh	r3, [r7, #8]
 8005f8e:	4613      	mov	r3, r2
 8005f90:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005fa0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	681a      	ldr	r2, [r3, #0]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fb0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fb4:	9300      	str	r3, [sp, #0]
 8005fb6:	6a3b      	ldr	r3, [r7, #32]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fbe:	68f8      	ldr	r0, [r7, #12]
 8005fc0:	f000 f8c2 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00d      	beq.n	8005fe6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fd8:	d103      	bne.n	8005fe2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005fe0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005fe2:	2303      	movs	r3, #3
 8005fe4:	e0aa      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005fe6:	897b      	ldrh	r3, [r7, #10]
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	461a      	mov	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ff4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ff8:	6a3a      	ldr	r2, [r7, #32]
 8005ffa:	4952      	ldr	r1, [pc, #328]	@ (8006144 <I2C_RequestMemoryRead+0x1cc>)
 8005ffc:	68f8      	ldr	r0, [r7, #12]
 8005ffe:	f000 f91d 	bl	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006002:	4603      	mov	r3, r0
 8006004:	2b00      	cmp	r3, #0
 8006006:	d001      	beq.n	800600c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006008:	2301      	movs	r3, #1
 800600a:	e097      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800600c:	2300      	movs	r3, #0
 800600e:	617b      	str	r3, [r7, #20]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	617b      	str	r3, [r7, #20]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	617b      	str	r3, [r7, #20]
 8006020:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006024:	6a39      	ldr	r1, [r7, #32]
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f9a8 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d00d      	beq.n	800604e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006036:	2b04      	cmp	r3, #4
 8006038:	d107      	bne.n	800604a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	681a      	ldr	r2, [r3, #0]
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006048:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e076      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800604e:	88fb      	ldrh	r3, [r7, #6]
 8006050:	2b01      	cmp	r3, #1
 8006052:	d105      	bne.n	8006060 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006054:	893b      	ldrh	r3, [r7, #8]
 8006056:	b2da      	uxtb	r2, r3
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	611a      	str	r2, [r3, #16]
 800605e:	e021      	b.n	80060a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006060:	893b      	ldrh	r3, [r7, #8]
 8006062:	0a1b      	lsrs	r3, r3, #8
 8006064:	b29b      	uxth	r3, r3
 8006066:	b2da      	uxtb	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800606e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006070:	6a39      	ldr	r1, [r7, #32]
 8006072:	68f8      	ldr	r0, [r7, #12]
 8006074:	f000 f982 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 8006078:	4603      	mov	r3, r0
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00d      	beq.n	800609a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006082:	2b04      	cmp	r3, #4
 8006084:	d107      	bne.n	8006096 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006094:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006096:	2301      	movs	r3, #1
 8006098:	e050      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800609a:	893b      	ldrh	r3, [r7, #8]
 800609c:	b2da      	uxtb	r2, r3
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80060a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060a6:	6a39      	ldr	r1, [r7, #32]
 80060a8:	68f8      	ldr	r0, [r7, #12]
 80060aa:	f000 f967 	bl	800637c <I2C_WaitOnTXEFlagUntilTimeout>
 80060ae:	4603      	mov	r3, r0
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d00d      	beq.n	80060d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060b8:	2b04      	cmp	r3, #4
 80060ba:	d107      	bne.n	80060cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80060ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e035      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681a      	ldr	r2, [r3, #0]
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80060de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80060e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e2:	9300      	str	r3, [sp, #0]
 80060e4:	6a3b      	ldr	r3, [r7, #32]
 80060e6:	2200      	movs	r2, #0
 80060e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80060ec:	68f8      	ldr	r0, [r7, #12]
 80060ee:	f000 f82b 	bl	8006148 <I2C_WaitOnFlagUntilTimeout>
 80060f2:	4603      	mov	r3, r0
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d00d      	beq.n	8006114 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006106:	d103      	bne.n	8006110 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800610e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e013      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006114:	897b      	ldrh	r3, [r7, #10]
 8006116:	b2db      	uxtb	r3, r3
 8006118:	f043 0301 	orr.w	r3, r3, #1
 800611c:	b2da      	uxtb	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006126:	6a3a      	ldr	r2, [r7, #32]
 8006128:	4906      	ldr	r1, [pc, #24]	@ (8006144 <I2C_RequestMemoryRead+0x1cc>)
 800612a:	68f8      	ldr	r0, [r7, #12]
 800612c:	f000 f886 	bl	800623c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e000      	b.n	800613c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800613a:	2300      	movs	r3, #0
}
 800613c:	4618      	mov	r0, r3
 800613e:	3718      	adds	r7, #24
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}
 8006144:	00010002 	.word	0x00010002

08006148 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006148:	b580      	push	{r7, lr}
 800614a:	b084      	sub	sp, #16
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	603b      	str	r3, [r7, #0]
 8006154:	4613      	mov	r3, r2
 8006156:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006158:	e048      	b.n	80061ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006160:	d044      	beq.n	80061ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006162:	f7fe fb71 	bl	8004848 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	69bb      	ldr	r3, [r7, #24]
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	683a      	ldr	r2, [r7, #0]
 800616e:	429a      	cmp	r2, r3
 8006170:	d302      	bcc.n	8006178 <I2C_WaitOnFlagUntilTimeout+0x30>
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d139      	bne.n	80061ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	0c1b      	lsrs	r3, r3, #16
 800617c:	b2db      	uxtb	r3, r3
 800617e:	2b01      	cmp	r3, #1
 8006180:	d10d      	bne.n	800619e <I2C_WaitOnFlagUntilTimeout+0x56>
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	695b      	ldr	r3, [r3, #20]
 8006188:	43da      	mvns	r2, r3
 800618a:	68bb      	ldr	r3, [r7, #8]
 800618c:	4013      	ands	r3, r2
 800618e:	b29b      	uxth	r3, r3
 8006190:	2b00      	cmp	r3, #0
 8006192:	bf0c      	ite	eq
 8006194:	2301      	moveq	r3, #1
 8006196:	2300      	movne	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	461a      	mov	r2, r3
 800619c:	e00c      	b.n	80061b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	43da      	mvns	r2, r3
 80061a6:	68bb      	ldr	r3, [r7, #8]
 80061a8:	4013      	ands	r3, r2
 80061aa:	b29b      	uxth	r3, r3
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	bf0c      	ite	eq
 80061b0:	2301      	moveq	r3, #1
 80061b2:	2300      	movne	r3, #0
 80061b4:	b2db      	uxtb	r3, r3
 80061b6:	461a      	mov	r2, r3
 80061b8:	79fb      	ldrb	r3, [r7, #7]
 80061ba:	429a      	cmp	r2, r3
 80061bc:	d116      	bne.n	80061ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	2220      	movs	r2, #32
 80061c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061d8:	f043 0220 	orr.w	r2, r3, #32
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2200      	movs	r2, #0
 80061e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	e023      	b.n	8006234 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	0c1b      	lsrs	r3, r3, #16
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	2b01      	cmp	r3, #1
 80061f4:	d10d      	bne.n	8006212 <I2C_WaitOnFlagUntilTimeout+0xca>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	695b      	ldr	r3, [r3, #20]
 80061fc:	43da      	mvns	r2, r3
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	4013      	ands	r3, r2
 8006202:	b29b      	uxth	r3, r3
 8006204:	2b00      	cmp	r3, #0
 8006206:	bf0c      	ite	eq
 8006208:	2301      	moveq	r3, #1
 800620a:	2300      	movne	r3, #0
 800620c:	b2db      	uxtb	r3, r3
 800620e:	461a      	mov	r2, r3
 8006210:	e00c      	b.n	800622c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	699b      	ldr	r3, [r3, #24]
 8006218:	43da      	mvns	r2, r3
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	4013      	ands	r3, r2
 800621e:	b29b      	uxth	r3, r3
 8006220:	2b00      	cmp	r3, #0
 8006222:	bf0c      	ite	eq
 8006224:	2301      	moveq	r3, #1
 8006226:	2300      	movne	r3, #0
 8006228:	b2db      	uxtb	r3, r3
 800622a:	461a      	mov	r2, r3
 800622c:	79fb      	ldrb	r3, [r7, #7]
 800622e:	429a      	cmp	r2, r3
 8006230:	d093      	beq.n	800615a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006232:	2300      	movs	r3, #0
}
 8006234:	4618      	mov	r0, r3
 8006236:	3710      	adds	r7, #16
 8006238:	46bd      	mov	sp, r7
 800623a:	bd80      	pop	{r7, pc}

0800623c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b084      	sub	sp, #16
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
 8006248:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800624a:	e071      	b.n	8006330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006256:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800625a:	d123      	bne.n	80062a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800626a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006274:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2200      	movs	r2, #0
 800627a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	2220      	movs	r2, #32
 8006280:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2200      	movs	r2, #0
 8006288:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006290:	f043 0204 	orr.w	r2, r3, #4
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	2200      	movs	r2, #0
 800629c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e067      	b.n	8006374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062aa:	d041      	beq.n	8006330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80062ac:	f7fe facc 	bl	8004848 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	683b      	ldr	r3, [r7, #0]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	687a      	ldr	r2, [r7, #4]
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d302      	bcc.n	80062c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d136      	bne.n	8006330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	0c1b      	lsrs	r3, r3, #16
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2b01      	cmp	r3, #1
 80062ca:	d10c      	bne.n	80062e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	695b      	ldr	r3, [r3, #20]
 80062d2:	43da      	mvns	r2, r3
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	4013      	ands	r3, r2
 80062d8:	b29b      	uxth	r3, r3
 80062da:	2b00      	cmp	r3, #0
 80062dc:	bf14      	ite	ne
 80062de:	2301      	movne	r3, #1
 80062e0:	2300      	moveq	r3, #0
 80062e2:	b2db      	uxtb	r3, r3
 80062e4:	e00b      	b.n	80062fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	699b      	ldr	r3, [r3, #24]
 80062ec:	43da      	mvns	r2, r3
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	4013      	ands	r3, r2
 80062f2:	b29b      	uxth	r3, r3
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	bf14      	ite	ne
 80062f8:	2301      	movne	r3, #1
 80062fa:	2300      	moveq	r3, #0
 80062fc:	b2db      	uxtb	r3, r3
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d016      	beq.n	8006330 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	2200      	movs	r2, #0
 8006306:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	2220      	movs	r2, #32
 800630c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	2200      	movs	r2, #0
 8006314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631c:	f043 0220 	orr.w	r2, r3, #32
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2200      	movs	r2, #0
 8006328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	e021      	b.n	8006374 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	0c1b      	lsrs	r3, r3, #16
 8006334:	b2db      	uxtb	r3, r3
 8006336:	2b01      	cmp	r3, #1
 8006338:	d10c      	bne.n	8006354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	695b      	ldr	r3, [r3, #20]
 8006340:	43da      	mvns	r2, r3
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	4013      	ands	r3, r2
 8006346:	b29b      	uxth	r3, r3
 8006348:	2b00      	cmp	r3, #0
 800634a:	bf14      	ite	ne
 800634c:	2301      	movne	r3, #1
 800634e:	2300      	moveq	r3, #0
 8006350:	b2db      	uxtb	r3, r3
 8006352:	e00b      	b.n	800636c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	699b      	ldr	r3, [r3, #24]
 800635a:	43da      	mvns	r2, r3
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	4013      	ands	r3, r2
 8006360:	b29b      	uxth	r3, r3
 8006362:	2b00      	cmp	r3, #0
 8006364:	bf14      	ite	ne
 8006366:	2301      	movne	r3, #1
 8006368:	2300      	moveq	r3, #0
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	f47f af6d 	bne.w	800624c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8006372:	2300      	movs	r3, #0
}
 8006374:	4618      	mov	r0, r3
 8006376:	3710      	adds	r7, #16
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	60f8      	str	r0, [r7, #12]
 8006384:	60b9      	str	r1, [r7, #8]
 8006386:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006388:	e034      	b.n	80063f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800638a:	68f8      	ldr	r0, [r7, #12]
 800638c:	f000 f8e3 	bl	8006556 <I2C_IsAcknowledgeFailed>
 8006390:	4603      	mov	r3, r0
 8006392:	2b00      	cmp	r3, #0
 8006394:	d001      	beq.n	800639a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	e034      	b.n	8006404 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800639a:	68bb      	ldr	r3, [r7, #8]
 800639c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063a0:	d028      	beq.n	80063f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063a2:	f7fe fa51 	bl	8004848 <HAL_GetTick>
 80063a6:	4602      	mov	r2, r0
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	1ad3      	subs	r3, r2, r3
 80063ac:	68ba      	ldr	r2, [r7, #8]
 80063ae:	429a      	cmp	r2, r3
 80063b0:	d302      	bcc.n	80063b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d11d      	bne.n	80063f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	695b      	ldr	r3, [r3, #20]
 80063be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063c2:	2b80      	cmp	r3, #128	@ 0x80
 80063c4:	d016      	beq.n	80063f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	2200      	movs	r2, #0
 80063ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2220      	movs	r2, #32
 80063d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	2200      	movs	r2, #0
 80063d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e0:	f043 0220 	orr.w	r2, r3, #32
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	2200      	movs	r2, #0
 80063ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e007      	b.n	8006404 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	695b      	ldr	r3, [r3, #20]
 80063fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063fe:	2b80      	cmp	r3, #128	@ 0x80
 8006400:	d1c3      	bne.n	800638a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006402:	2300      	movs	r3, #0
}
 8006404:	4618      	mov	r0, r3
 8006406:	3710      	adds	r7, #16
 8006408:	46bd      	mov	sp, r7
 800640a:	bd80      	pop	{r7, pc}

0800640c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b084      	sub	sp, #16
 8006410:	af00      	add	r7, sp, #0
 8006412:	60f8      	str	r0, [r7, #12]
 8006414:	60b9      	str	r1, [r7, #8]
 8006416:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006418:	e034      	b.n	8006484 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800641a:	68f8      	ldr	r0, [r7, #12]
 800641c:	f000 f89b 	bl	8006556 <I2C_IsAcknowledgeFailed>
 8006420:	4603      	mov	r3, r0
 8006422:	2b00      	cmp	r3, #0
 8006424:	d001      	beq.n	800642a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006426:	2301      	movs	r3, #1
 8006428:	e034      	b.n	8006494 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006430:	d028      	beq.n	8006484 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006432:	f7fe fa09 	bl	8004848 <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	68ba      	ldr	r2, [r7, #8]
 800643e:	429a      	cmp	r2, r3
 8006440:	d302      	bcc.n	8006448 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d11d      	bne.n	8006484 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	695b      	ldr	r3, [r3, #20]
 800644e:	f003 0304 	and.w	r3, r3, #4
 8006452:	2b04      	cmp	r3, #4
 8006454:	d016      	beq.n	8006484 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2200      	movs	r2, #0
 800645a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	2220      	movs	r2, #32
 8006460:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006470:	f043 0220 	orr.w	r2, r3, #32
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e007      	b.n	8006494 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	f003 0304 	and.w	r3, r3, #4
 800648e:	2b04      	cmp	r3, #4
 8006490:	d1c3      	bne.n	800641a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3710      	adds	r7, #16
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b084      	sub	sp, #16
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80064a8:	e049      	b.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	f003 0310 	and.w	r3, r3, #16
 80064b4:	2b10      	cmp	r3, #16
 80064b6:	d119      	bne.n	80064ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f06f 0210 	mvn.w	r2, #16
 80064c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	2200      	movs	r2, #0
 80064c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	2220      	movs	r2, #32
 80064cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2200      	movs	r2, #0
 80064d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	2200      	movs	r2, #0
 80064e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	e030      	b.n	800654e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80064ec:	f7fe f9ac 	bl	8004848 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	68ba      	ldr	r2, [r7, #8]
 80064f8:	429a      	cmp	r2, r3
 80064fa:	d302      	bcc.n	8006502 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d11d      	bne.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800650c:	2b40      	cmp	r3, #64	@ 0x40
 800650e:	d016      	beq.n	800653e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	2200      	movs	r2, #0
 8006514:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	2220      	movs	r2, #32
 800651a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	2200      	movs	r2, #0
 8006522:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800652a:	f043 0220 	orr.w	r2, r3, #32
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2200      	movs	r2, #0
 8006536:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	e007      	b.n	800654e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006548:	2b40      	cmp	r3, #64	@ 0x40
 800654a:	d1ae      	bne.n	80064aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800654c:	2300      	movs	r3, #0
}
 800654e:	4618      	mov	r0, r3
 8006550:	3710      	adds	r7, #16
 8006552:	46bd      	mov	sp, r7
 8006554:	bd80      	pop	{r7, pc}

08006556 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006556:	b480      	push	{r7}
 8006558:	b083      	sub	sp, #12
 800655a:	af00      	add	r7, sp, #0
 800655c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	695b      	ldr	r3, [r3, #20]
 8006564:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006568:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800656c:	d11b      	bne.n	80065a6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006576:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2220      	movs	r2, #32
 8006582:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006592:	f043 0204 	orr.w	r2, r3, #4
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80065a2:	2301      	movs	r3, #1
 80065a4:	e000      	b.n	80065a8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80065a6:	2300      	movs	r3, #0
}
 80065a8:	4618      	mov	r0, r3
 80065aa:	370c      	adds	r7, #12
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr

080065b4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b082      	sub	sp, #8
 80065b8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80065be:	2300      	movs	r3, #0
 80065c0:	603b      	str	r3, [r7, #0]
 80065c2:	4b20      	ldr	r3, [pc, #128]	@ (8006644 <HAL_PWREx_EnableOverDrive+0x90>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c6:	4a1f      	ldr	r2, [pc, #124]	@ (8006644 <HAL_PWREx_EnableOverDrive+0x90>)
 80065c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80065ce:	4b1d      	ldr	r3, [pc, #116]	@ (8006644 <HAL_PWREx_EnableOverDrive+0x90>)
 80065d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80065d6:	603b      	str	r3, [r7, #0]
 80065d8:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80065da:	4b1b      	ldr	r3, [pc, #108]	@ (8006648 <HAL_PWREx_EnableOverDrive+0x94>)
 80065dc:	2201      	movs	r2, #1
 80065de:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80065e0:	f7fe f932 	bl	8004848 <HAL_GetTick>
 80065e4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80065e6:	e009      	b.n	80065fc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80065e8:	f7fe f92e 	bl	8004848 <HAL_GetTick>
 80065ec:	4602      	mov	r2, r0
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	1ad3      	subs	r3, r2, r3
 80065f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80065f6:	d901      	bls.n	80065fc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80065f8:	2303      	movs	r3, #3
 80065fa:	e01f      	b.n	800663c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80065fc:	4b13      	ldr	r3, [pc, #76]	@ (800664c <HAL_PWREx_EnableOverDrive+0x98>)
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006604:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006608:	d1ee      	bne.n	80065e8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800660a:	4b11      	ldr	r3, [pc, #68]	@ (8006650 <HAL_PWREx_EnableOverDrive+0x9c>)
 800660c:	2201      	movs	r2, #1
 800660e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006610:	f7fe f91a 	bl	8004848 <HAL_GetTick>
 8006614:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006616:	e009      	b.n	800662c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006618:	f7fe f916 	bl	8004848 <HAL_GetTick>
 800661c:	4602      	mov	r2, r0
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006626:	d901      	bls.n	800662c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e007      	b.n	800663c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800662c:	4b07      	ldr	r3, [pc, #28]	@ (800664c <HAL_PWREx_EnableOverDrive+0x98>)
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006634:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006638:	d1ee      	bne.n	8006618 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800663a:	2300      	movs	r3, #0
}
 800663c:	4618      	mov	r0, r3
 800663e:	3708      	adds	r7, #8
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}
 8006644:	40023800 	.word	0x40023800
 8006648:	420e0040 	.word	0x420e0040
 800664c:	40007000 	.word	0x40007000
 8006650:	420e0044 	.word	0x420e0044

08006654 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006664:	2301      	movs	r3, #1
 8006666:	e0cc      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006668:	4b68      	ldr	r3, [pc, #416]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f003 030f 	and.w	r3, r3, #15
 8006670:	683a      	ldr	r2, [r7, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d90c      	bls.n	8006690 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006676:	4b65      	ldr	r3, [pc, #404]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 8006678:	683a      	ldr	r2, [r7, #0]
 800667a:	b2d2      	uxtb	r2, r2
 800667c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800667e:	4b63      	ldr	r3, [pc, #396]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f003 030f 	and.w	r3, r3, #15
 8006686:	683a      	ldr	r2, [r7, #0]
 8006688:	429a      	cmp	r2, r3
 800668a:	d001      	beq.n	8006690 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	e0b8      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d020      	beq.n	80066de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f003 0304 	and.w	r3, r3, #4
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d005      	beq.n	80066b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80066a8:	4b59      	ldr	r3, [pc, #356]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	4a58      	ldr	r2, [pc, #352]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80066b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f003 0308 	and.w	r3, r3, #8
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d005      	beq.n	80066cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066c0:	4b53      	ldr	r3, [pc, #332]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	4a52      	ldr	r2, [pc, #328]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80066ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066cc:	4b50      	ldr	r3, [pc, #320]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066ce:	689b      	ldr	r3, [r3, #8]
 80066d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	494d      	ldr	r1, [pc, #308]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066da:	4313      	orrs	r3, r2
 80066dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f003 0301 	and.w	r3, r3, #1
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d044      	beq.n	8006774 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	685b      	ldr	r3, [r3, #4]
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d107      	bne.n	8006702 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066f2:	4b47      	ldr	r3, [pc, #284]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d119      	bne.n	8006732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066fe:	2301      	movs	r3, #1
 8006700:	e07f      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	2b02      	cmp	r3, #2
 8006708:	d003      	beq.n	8006712 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800670e:	2b03      	cmp	r3, #3
 8006710:	d107      	bne.n	8006722 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006712:	4b3f      	ldr	r3, [pc, #252]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d109      	bne.n	8006732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e06f      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006722:	4b3b      	ldr	r3, [pc, #236]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d101      	bne.n	8006732 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800672e:	2301      	movs	r3, #1
 8006730:	e067      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006732:	4b37      	ldr	r3, [pc, #220]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 8006734:	689b      	ldr	r3, [r3, #8]
 8006736:	f023 0203 	bic.w	r2, r3, #3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	4934      	ldr	r1, [pc, #208]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 8006740:	4313      	orrs	r3, r2
 8006742:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006744:	f7fe f880 	bl	8004848 <HAL_GetTick>
 8006748:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800674a:	e00a      	b.n	8006762 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800674c:	f7fe f87c 	bl	8004848 <HAL_GetTick>
 8006750:	4602      	mov	r2, r0
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	1ad3      	subs	r3, r2, r3
 8006756:	f241 3288 	movw	r2, #5000	@ 0x1388
 800675a:	4293      	cmp	r3, r2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e04f      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006762:	4b2b      	ldr	r3, [pc, #172]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 8006764:	689b      	ldr	r3, [r3, #8]
 8006766:	f003 020c 	and.w	r2, r3, #12
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	685b      	ldr	r3, [r3, #4]
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	429a      	cmp	r2, r3
 8006772:	d1eb      	bne.n	800674c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006774:	4b25      	ldr	r3, [pc, #148]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 030f 	and.w	r3, r3, #15
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	429a      	cmp	r2, r3
 8006780:	d20c      	bcs.n	800679c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006782:	4b22      	ldr	r3, [pc, #136]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800678a:	4b20      	ldr	r3, [pc, #128]	@ (800680c <HAL_RCC_ClockConfig+0x1b8>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 030f 	and.w	r3, r3, #15
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	429a      	cmp	r2, r3
 8006796:	d001      	beq.n	800679c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e032      	b.n	8006802 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0304 	and.w	r3, r3, #4
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d008      	beq.n	80067ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80067a8:	4b19      	ldr	r3, [pc, #100]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	68db      	ldr	r3, [r3, #12]
 80067b4:	4916      	ldr	r1, [pc, #88]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80067b6:	4313      	orrs	r3, r2
 80067b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0308 	and.w	r3, r3, #8
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d009      	beq.n	80067da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067c6:	4b12      	ldr	r3, [pc, #72]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	691b      	ldr	r3, [r3, #16]
 80067d2:	00db      	lsls	r3, r3, #3
 80067d4:	490e      	ldr	r1, [pc, #56]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80067d6:	4313      	orrs	r3, r2
 80067d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80067da:	f000 f855 	bl	8006888 <HAL_RCC_GetSysClockFreq>
 80067de:	4602      	mov	r2, r0
 80067e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006810 <HAL_RCC_ClockConfig+0x1bc>)
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	091b      	lsrs	r3, r3, #4
 80067e6:	f003 030f 	and.w	r3, r3, #15
 80067ea:	490a      	ldr	r1, [pc, #40]	@ (8006814 <HAL_RCC_ClockConfig+0x1c0>)
 80067ec:	5ccb      	ldrb	r3, [r1, r3]
 80067ee:	fa22 f303 	lsr.w	r3, r2, r3
 80067f2:	4a09      	ldr	r2, [pc, #36]	@ (8006818 <HAL_RCC_ClockConfig+0x1c4>)
 80067f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067f6:	4b09      	ldr	r3, [pc, #36]	@ (800681c <HAL_RCC_ClockConfig+0x1c8>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4618      	mov	r0, r3
 80067fc:	f7fd ffe0 	bl	80047c0 <HAL_InitTick>

  return HAL_OK;
 8006800:	2300      	movs	r3, #0
}
 8006802:	4618      	mov	r0, r3
 8006804:	3710      	adds	r7, #16
 8006806:	46bd      	mov	sp, r7
 8006808:	bd80      	pop	{r7, pc}
 800680a:	bf00      	nop
 800680c:	40023c00 	.word	0x40023c00
 8006810:	40023800 	.word	0x40023800
 8006814:	0800b340 	.word	0x0800b340
 8006818:	20000028 	.word	0x20000028
 800681c:	2000002c 	.word	0x2000002c

08006820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006820:	b480      	push	{r7}
 8006822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006824:	4b03      	ldr	r3, [pc, #12]	@ (8006834 <HAL_RCC_GetHCLKFreq+0x14>)
 8006826:	681b      	ldr	r3, [r3, #0]
}
 8006828:	4618      	mov	r0, r3
 800682a:	46bd      	mov	sp, r7
 800682c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006830:	4770      	bx	lr
 8006832:	bf00      	nop
 8006834:	20000028 	.word	0x20000028

08006838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006838:	b580      	push	{r7, lr}
 800683a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800683c:	f7ff fff0 	bl	8006820 <HAL_RCC_GetHCLKFreq>
 8006840:	4602      	mov	r2, r0
 8006842:	4b05      	ldr	r3, [pc, #20]	@ (8006858 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	0a9b      	lsrs	r3, r3, #10
 8006848:	f003 0307 	and.w	r3, r3, #7
 800684c:	4903      	ldr	r1, [pc, #12]	@ (800685c <HAL_RCC_GetPCLK1Freq+0x24>)
 800684e:	5ccb      	ldrb	r3, [r1, r3]
 8006850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006854:	4618      	mov	r0, r3
 8006856:	bd80      	pop	{r7, pc}
 8006858:	40023800 	.word	0x40023800
 800685c:	0800b350 	.word	0x0800b350

08006860 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006860:	b580      	push	{r7, lr}
 8006862:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006864:	f7ff ffdc 	bl	8006820 <HAL_RCC_GetHCLKFreq>
 8006868:	4602      	mov	r2, r0
 800686a:	4b05      	ldr	r3, [pc, #20]	@ (8006880 <HAL_RCC_GetPCLK2Freq+0x20>)
 800686c:	689b      	ldr	r3, [r3, #8]
 800686e:	0b5b      	lsrs	r3, r3, #13
 8006870:	f003 0307 	and.w	r3, r3, #7
 8006874:	4903      	ldr	r1, [pc, #12]	@ (8006884 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006876:	5ccb      	ldrb	r3, [r1, r3]
 8006878:	fa22 f303 	lsr.w	r3, r2, r3
}
 800687c:	4618      	mov	r0, r3
 800687e:	bd80      	pop	{r7, pc}
 8006880:	40023800 	.word	0x40023800
 8006884:	0800b350 	.word	0x0800b350

08006888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006888:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800688c:	b0ae      	sub	sp, #184	@ 0xb8
 800688e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8006896:	2300      	movs	r3, #0
 8006898:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800689c:	2300      	movs	r3, #0
 800689e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80068a8:	2300      	movs	r3, #0
 80068aa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80068ae:	4bcb      	ldr	r3, [pc, #812]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f003 030c 	and.w	r3, r3, #12
 80068b6:	2b0c      	cmp	r3, #12
 80068b8:	f200 8204 	bhi.w	8006cc4 <HAL_RCC_GetSysClockFreq+0x43c>
 80068bc:	a201      	add	r2, pc, #4	@ (adr r2, 80068c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80068be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068c2:	bf00      	nop
 80068c4:	080068f9 	.word	0x080068f9
 80068c8:	08006cc5 	.word	0x08006cc5
 80068cc:	08006cc5 	.word	0x08006cc5
 80068d0:	08006cc5 	.word	0x08006cc5
 80068d4:	08006901 	.word	0x08006901
 80068d8:	08006cc5 	.word	0x08006cc5
 80068dc:	08006cc5 	.word	0x08006cc5
 80068e0:	08006cc5 	.word	0x08006cc5
 80068e4:	08006909 	.word	0x08006909
 80068e8:	08006cc5 	.word	0x08006cc5
 80068ec:	08006cc5 	.word	0x08006cc5
 80068f0:	08006cc5 	.word	0x08006cc5
 80068f4:	08006af9 	.word	0x08006af9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80068f8:	4bb9      	ldr	r3, [pc, #740]	@ (8006be0 <HAL_RCC_GetSysClockFreq+0x358>)
 80068fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 80068fe:	e1e5      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006900:	4bb7      	ldr	r3, [pc, #732]	@ (8006be0 <HAL_RCC_GetSysClockFreq+0x358>)
 8006902:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006906:	e1e1      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006908:	4bb4      	ldr	r3, [pc, #720]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 800690a:	685b      	ldr	r3, [r3, #4]
 800690c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006910:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006914:	4bb1      	ldr	r3, [pc, #708]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006916:	685b      	ldr	r3, [r3, #4]
 8006918:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800691c:	2b00      	cmp	r3, #0
 800691e:	d071      	beq.n	8006a04 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006920:	4bae      	ldr	r3, [pc, #696]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	099b      	lsrs	r3, r3, #6
 8006926:	2200      	movs	r2, #0
 8006928:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800692c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8006930:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006934:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006938:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800693c:	2300      	movs	r3, #0
 800693e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006942:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006946:	4622      	mov	r2, r4
 8006948:	462b      	mov	r3, r5
 800694a:	f04f 0000 	mov.w	r0, #0
 800694e:	f04f 0100 	mov.w	r1, #0
 8006952:	0159      	lsls	r1, r3, #5
 8006954:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006958:	0150      	lsls	r0, r2, #5
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	4621      	mov	r1, r4
 8006960:	1a51      	subs	r1, r2, r1
 8006962:	6439      	str	r1, [r7, #64]	@ 0x40
 8006964:	4629      	mov	r1, r5
 8006966:	eb63 0301 	sbc.w	r3, r3, r1
 800696a:	647b      	str	r3, [r7, #68]	@ 0x44
 800696c:	f04f 0200 	mov.w	r2, #0
 8006970:	f04f 0300 	mov.w	r3, #0
 8006974:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8006978:	4649      	mov	r1, r9
 800697a:	018b      	lsls	r3, r1, #6
 800697c:	4641      	mov	r1, r8
 800697e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006982:	4641      	mov	r1, r8
 8006984:	018a      	lsls	r2, r1, #6
 8006986:	4641      	mov	r1, r8
 8006988:	1a51      	subs	r1, r2, r1
 800698a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800698c:	4649      	mov	r1, r9
 800698e:	eb63 0301 	sbc.w	r3, r3, r1
 8006992:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006994:	f04f 0200 	mov.w	r2, #0
 8006998:	f04f 0300 	mov.w	r3, #0
 800699c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80069a0:	4649      	mov	r1, r9
 80069a2:	00cb      	lsls	r3, r1, #3
 80069a4:	4641      	mov	r1, r8
 80069a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069aa:	4641      	mov	r1, r8
 80069ac:	00ca      	lsls	r2, r1, #3
 80069ae:	4610      	mov	r0, r2
 80069b0:	4619      	mov	r1, r3
 80069b2:	4603      	mov	r3, r0
 80069b4:	4622      	mov	r2, r4
 80069b6:	189b      	adds	r3, r3, r2
 80069b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80069ba:	462b      	mov	r3, r5
 80069bc:	460a      	mov	r2, r1
 80069be:	eb42 0303 	adc.w	r3, r2, r3
 80069c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80069c4:	f04f 0200 	mov.w	r2, #0
 80069c8:	f04f 0300 	mov.w	r3, #0
 80069cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80069d0:	4629      	mov	r1, r5
 80069d2:	028b      	lsls	r3, r1, #10
 80069d4:	4621      	mov	r1, r4
 80069d6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069da:	4621      	mov	r1, r4
 80069dc:	028a      	lsls	r2, r1, #10
 80069de:	4610      	mov	r0, r2
 80069e0:	4619      	mov	r1, r3
 80069e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80069e6:	2200      	movs	r2, #0
 80069e8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80069ec:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80069f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80069f4:	f7fa f8ec 	bl	8000bd0 <__aeabi_uldivmod>
 80069f8:	4602      	mov	r2, r0
 80069fa:	460b      	mov	r3, r1
 80069fc:	4613      	mov	r3, r2
 80069fe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006a02:	e067      	b.n	8006ad4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a04:	4b75      	ldr	r3, [pc, #468]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	099b      	lsrs	r3, r3, #6
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006a10:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8006a14:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8006a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006a1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006a1e:	2300      	movs	r3, #0
 8006a20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006a22:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8006a26:	4622      	mov	r2, r4
 8006a28:	462b      	mov	r3, r5
 8006a2a:	f04f 0000 	mov.w	r0, #0
 8006a2e:	f04f 0100 	mov.w	r1, #0
 8006a32:	0159      	lsls	r1, r3, #5
 8006a34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a38:	0150      	lsls	r0, r2, #5
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	460b      	mov	r3, r1
 8006a3e:	4621      	mov	r1, r4
 8006a40:	1a51      	subs	r1, r2, r1
 8006a42:	62b9      	str	r1, [r7, #40]	@ 0x28
 8006a44:	4629      	mov	r1, r5
 8006a46:	eb63 0301 	sbc.w	r3, r3, r1
 8006a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006a4c:	f04f 0200 	mov.w	r2, #0
 8006a50:	f04f 0300 	mov.w	r3, #0
 8006a54:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8006a58:	4649      	mov	r1, r9
 8006a5a:	018b      	lsls	r3, r1, #6
 8006a5c:	4641      	mov	r1, r8
 8006a5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006a62:	4641      	mov	r1, r8
 8006a64:	018a      	lsls	r2, r1, #6
 8006a66:	4641      	mov	r1, r8
 8006a68:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a6c:	4649      	mov	r1, r9
 8006a6e:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a72:	f04f 0200 	mov.w	r2, #0
 8006a76:	f04f 0300 	mov.w	r3, #0
 8006a7a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006a7e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006a82:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006a86:	4692      	mov	sl, r2
 8006a88:	469b      	mov	fp, r3
 8006a8a:	4623      	mov	r3, r4
 8006a8c:	eb1a 0303 	adds.w	r3, sl, r3
 8006a90:	623b      	str	r3, [r7, #32]
 8006a92:	462b      	mov	r3, r5
 8006a94:	eb4b 0303 	adc.w	r3, fp, r3
 8006a98:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a9a:	f04f 0200 	mov.w	r2, #0
 8006a9e:	f04f 0300 	mov.w	r3, #0
 8006aa2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	028b      	lsls	r3, r1, #10
 8006aaa:	4621      	mov	r1, r4
 8006aac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ab0:	4621      	mov	r1, r4
 8006ab2:	028a      	lsls	r2, r1, #10
 8006ab4:	4610      	mov	r0, r2
 8006ab6:	4619      	mov	r1, r3
 8006ab8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006abc:	2200      	movs	r2, #0
 8006abe:	673b      	str	r3, [r7, #112]	@ 0x70
 8006ac0:	677a      	str	r2, [r7, #116]	@ 0x74
 8006ac2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006ac6:	f7fa f883 	bl	8000bd0 <__aeabi_uldivmod>
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	4613      	mov	r3, r2
 8006ad0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006ad4:	4b41      	ldr	r3, [pc, #260]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	0c1b      	lsrs	r3, r3, #16
 8006ada:	f003 0303 	and.w	r3, r3, #3
 8006ade:	3301      	adds	r3, #1
 8006ae0:	005b      	lsls	r3, r3, #1
 8006ae2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8006ae6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006aea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8006aee:	fbb2 f3f3 	udiv	r3, r2, r3
 8006af2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006af6:	e0e9      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006af8:	4b38      	ldr	r3, [pc, #224]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006b00:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006b04:	4b35      	ldr	r3, [pc, #212]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006b06:	685b      	ldr	r3, [r3, #4]
 8006b08:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d069      	beq.n	8006be4 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b10:	4b32      	ldr	r3, [pc, #200]	@ (8006bdc <HAL_RCC_GetSysClockFreq+0x354>)
 8006b12:	685b      	ldr	r3, [r3, #4]
 8006b14:	099b      	lsrs	r3, r3, #6
 8006b16:	2200      	movs	r2, #0
 8006b18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006b1a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006b1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006b1e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006b22:	663b      	str	r3, [r7, #96]	@ 0x60
 8006b24:	2300      	movs	r3, #0
 8006b26:	667b      	str	r3, [r7, #100]	@ 0x64
 8006b28:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8006b2c:	4622      	mov	r2, r4
 8006b2e:	462b      	mov	r3, r5
 8006b30:	f04f 0000 	mov.w	r0, #0
 8006b34:	f04f 0100 	mov.w	r1, #0
 8006b38:	0159      	lsls	r1, r3, #5
 8006b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b3e:	0150      	lsls	r0, r2, #5
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	4621      	mov	r1, r4
 8006b46:	1a51      	subs	r1, r2, r1
 8006b48:	61b9      	str	r1, [r7, #24]
 8006b4a:	4629      	mov	r1, r5
 8006b4c:	eb63 0301 	sbc.w	r3, r3, r1
 8006b50:	61fb      	str	r3, [r7, #28]
 8006b52:	f04f 0200 	mov.w	r2, #0
 8006b56:	f04f 0300 	mov.w	r3, #0
 8006b5a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8006b5e:	4659      	mov	r1, fp
 8006b60:	018b      	lsls	r3, r1, #6
 8006b62:	4651      	mov	r1, sl
 8006b64:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b68:	4651      	mov	r1, sl
 8006b6a:	018a      	lsls	r2, r1, #6
 8006b6c:	4651      	mov	r1, sl
 8006b6e:	ebb2 0801 	subs.w	r8, r2, r1
 8006b72:	4659      	mov	r1, fp
 8006b74:	eb63 0901 	sbc.w	r9, r3, r1
 8006b78:	f04f 0200 	mov.w	r2, #0
 8006b7c:	f04f 0300 	mov.w	r3, #0
 8006b80:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b84:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b88:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b8c:	4690      	mov	r8, r2
 8006b8e:	4699      	mov	r9, r3
 8006b90:	4623      	mov	r3, r4
 8006b92:	eb18 0303 	adds.w	r3, r8, r3
 8006b96:	613b      	str	r3, [r7, #16]
 8006b98:	462b      	mov	r3, r5
 8006b9a:	eb49 0303 	adc.w	r3, r9, r3
 8006b9e:	617b      	str	r3, [r7, #20]
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	f04f 0300 	mov.w	r3, #0
 8006ba8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8006bac:	4629      	mov	r1, r5
 8006bae:	028b      	lsls	r3, r1, #10
 8006bb0:	4621      	mov	r1, r4
 8006bb2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006bb6:	4621      	mov	r1, r4
 8006bb8:	028a      	lsls	r2, r1, #10
 8006bba:	4610      	mov	r0, r2
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bc6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8006bc8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006bcc:	f7fa f800 	bl	8000bd0 <__aeabi_uldivmod>
 8006bd0:	4602      	mov	r2, r0
 8006bd2:	460b      	mov	r3, r1
 8006bd4:	4613      	mov	r3, r2
 8006bd6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bda:	e063      	b.n	8006ca4 <HAL_RCC_GetSysClockFreq+0x41c>
 8006bdc:	40023800 	.word	0x40023800
 8006be0:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006be4:	4b3d      	ldr	r3, [pc, #244]	@ (8006cdc <HAL_RCC_GetSysClockFreq+0x454>)
 8006be6:	685b      	ldr	r3, [r3, #4]
 8006be8:	099b      	lsrs	r3, r3, #6
 8006bea:	2200      	movs	r2, #0
 8006bec:	4618      	mov	r0, r3
 8006bee:	4611      	mov	r1, r2
 8006bf0:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006bf4:	653b      	str	r3, [r7, #80]	@ 0x50
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	657b      	str	r3, [r7, #84]	@ 0x54
 8006bfa:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8006bfe:	4642      	mov	r2, r8
 8006c00:	464b      	mov	r3, r9
 8006c02:	f04f 0000 	mov.w	r0, #0
 8006c06:	f04f 0100 	mov.w	r1, #0
 8006c0a:	0159      	lsls	r1, r3, #5
 8006c0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c10:	0150      	lsls	r0, r2, #5
 8006c12:	4602      	mov	r2, r0
 8006c14:	460b      	mov	r3, r1
 8006c16:	4641      	mov	r1, r8
 8006c18:	1a51      	subs	r1, r2, r1
 8006c1a:	60b9      	str	r1, [r7, #8]
 8006c1c:	4649      	mov	r1, r9
 8006c1e:	eb63 0301 	sbc.w	r3, r3, r1
 8006c22:	60fb      	str	r3, [r7, #12]
 8006c24:	f04f 0200 	mov.w	r2, #0
 8006c28:	f04f 0300 	mov.w	r3, #0
 8006c2c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8006c30:	4659      	mov	r1, fp
 8006c32:	018b      	lsls	r3, r1, #6
 8006c34:	4651      	mov	r1, sl
 8006c36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c3a:	4651      	mov	r1, sl
 8006c3c:	018a      	lsls	r2, r1, #6
 8006c3e:	4651      	mov	r1, sl
 8006c40:	1a54      	subs	r4, r2, r1
 8006c42:	4659      	mov	r1, fp
 8006c44:	eb63 0501 	sbc.w	r5, r3, r1
 8006c48:	f04f 0200 	mov.w	r2, #0
 8006c4c:	f04f 0300 	mov.w	r3, #0
 8006c50:	00eb      	lsls	r3, r5, #3
 8006c52:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c56:	00e2      	lsls	r2, r4, #3
 8006c58:	4614      	mov	r4, r2
 8006c5a:	461d      	mov	r5, r3
 8006c5c:	4643      	mov	r3, r8
 8006c5e:	18e3      	adds	r3, r4, r3
 8006c60:	603b      	str	r3, [r7, #0]
 8006c62:	464b      	mov	r3, r9
 8006c64:	eb45 0303 	adc.w	r3, r5, r3
 8006c68:	607b      	str	r3, [r7, #4]
 8006c6a:	f04f 0200 	mov.w	r2, #0
 8006c6e:	f04f 0300 	mov.w	r3, #0
 8006c72:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c76:	4629      	mov	r1, r5
 8006c78:	028b      	lsls	r3, r1, #10
 8006c7a:	4621      	mov	r1, r4
 8006c7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c80:	4621      	mov	r1, r4
 8006c82:	028a      	lsls	r2, r1, #10
 8006c84:	4610      	mov	r0, r2
 8006c86:	4619      	mov	r1, r3
 8006c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006c90:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8006c92:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006c96:	f7f9 ff9b 	bl	8000bd0 <__aeabi_uldivmod>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	4613      	mov	r3, r2
 8006ca0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8006ca4:	4b0d      	ldr	r3, [pc, #52]	@ (8006cdc <HAL_RCC_GetSysClockFreq+0x454>)
 8006ca6:	685b      	ldr	r3, [r3, #4]
 8006ca8:	0f1b      	lsrs	r3, r3, #28
 8006caa:	f003 0307 	and.w	r3, r3, #7
 8006cae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 8006cb2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006cb6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8006cba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cbe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006cc2:	e003      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006cc4:	4b06      	ldr	r3, [pc, #24]	@ (8006ce0 <HAL_RCC_GetSysClockFreq+0x458>)
 8006cc6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8006cca:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006ccc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	37b8      	adds	r7, #184	@ 0xb8
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006cda:	bf00      	nop
 8006cdc:	40023800 	.word	0x40023800
 8006ce0:	00f42400 	.word	0x00f42400

08006ce4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b086      	sub	sp, #24
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d101      	bne.n	8006cf6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cf2:	2301      	movs	r3, #1
 8006cf4:	e28d      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f003 0301 	and.w	r3, r3, #1
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	f000 8083 	beq.w	8006e0a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006d04:	4b94      	ldr	r3, [pc, #592]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	f003 030c 	and.w	r3, r3, #12
 8006d0c:	2b04      	cmp	r3, #4
 8006d0e:	d019      	beq.n	8006d44 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006d10:	4b91      	ldr	r3, [pc, #580]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8006d18:	2b08      	cmp	r3, #8
 8006d1a:	d106      	bne.n	8006d2a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006d1c:	4b8e      	ldr	r3, [pc, #568]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d1e:	685b      	ldr	r3, [r3, #4]
 8006d20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d24:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d28:	d00c      	beq.n	8006d44 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d2a:	4b8b      	ldr	r3, [pc, #556]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d2c:	689b      	ldr	r3, [r3, #8]
 8006d2e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8006d32:	2b0c      	cmp	r3, #12
 8006d34:	d112      	bne.n	8006d5c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006d36:	4b88      	ldr	r3, [pc, #544]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d38:	685b      	ldr	r3, [r3, #4]
 8006d3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006d42:	d10b      	bne.n	8006d5c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006d44:	4b84      	ldr	r3, [pc, #528]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d05b      	beq.n	8006e08 <HAL_RCC_OscConfig+0x124>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	685b      	ldr	r3, [r3, #4]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d157      	bne.n	8006e08 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8006d58:	2301      	movs	r3, #1
 8006d5a:	e25a      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d64:	d106      	bne.n	8006d74 <HAL_RCC_OscConfig+0x90>
 8006d66:	4b7c      	ldr	r3, [pc, #496]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a7b      	ldr	r2, [pc, #492]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d70:	6013      	str	r3, [r2, #0]
 8006d72:	e01d      	b.n	8006db0 <HAL_RCC_OscConfig+0xcc>
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d7c:	d10c      	bne.n	8006d98 <HAL_RCC_OscConfig+0xb4>
 8006d7e:	4b76      	ldr	r3, [pc, #472]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	4a75      	ldr	r2, [pc, #468]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d88:	6013      	str	r3, [r2, #0]
 8006d8a:	4b73      	ldr	r3, [pc, #460]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	4a72      	ldr	r2, [pc, #456]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d94:	6013      	str	r3, [r2, #0]
 8006d96:	e00b      	b.n	8006db0 <HAL_RCC_OscConfig+0xcc>
 8006d98:	4b6f      	ldr	r3, [pc, #444]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	4a6e      	ldr	r2, [pc, #440]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006d9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006da2:	6013      	str	r3, [r2, #0]
 8006da4:	4b6c      	ldr	r3, [pc, #432]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a6b      	ldr	r2, [pc, #428]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006daa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006dae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	685b      	ldr	r3, [r3, #4]
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d013      	beq.n	8006de0 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006db8:	f7fd fd46 	bl	8004848 <HAL_GetTick>
 8006dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dbe:	e008      	b.n	8006dd2 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006dc0:	f7fd fd42 	bl	8004848 <HAL_GetTick>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	693b      	ldr	r3, [r7, #16]
 8006dc8:	1ad3      	subs	r3, r2, r3
 8006dca:	2b64      	cmp	r3, #100	@ 0x64
 8006dcc:	d901      	bls.n	8006dd2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8006dce:	2303      	movs	r3, #3
 8006dd0:	e21f      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006dd2:	4b61      	ldr	r3, [pc, #388]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d0f0      	beq.n	8006dc0 <HAL_RCC_OscConfig+0xdc>
 8006dde:	e014      	b.n	8006e0a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006de0:	f7fd fd32 	bl	8004848 <HAL_GetTick>
 8006de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006de6:	e008      	b.n	8006dfa <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006de8:	f7fd fd2e 	bl	8004848 <HAL_GetTick>
 8006dec:	4602      	mov	r2, r0
 8006dee:	693b      	ldr	r3, [r7, #16]
 8006df0:	1ad3      	subs	r3, r2, r3
 8006df2:	2b64      	cmp	r3, #100	@ 0x64
 8006df4:	d901      	bls.n	8006dfa <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8006df6:	2303      	movs	r3, #3
 8006df8:	e20b      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006dfa:	4b57      	ldr	r3, [pc, #348]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d1f0      	bne.n	8006de8 <HAL_RCC_OscConfig+0x104>
 8006e06:	e000      	b.n	8006e0a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f003 0302 	and.w	r3, r3, #2
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d06f      	beq.n	8006ef6 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006e16:	4b50      	ldr	r3, [pc, #320]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f003 030c 	and.w	r3, r3, #12
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d017      	beq.n	8006e52 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006e22:	4b4d      	ldr	r3, [pc, #308]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8006e2a:	2b08      	cmp	r3, #8
 8006e2c:	d105      	bne.n	8006e3a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006e2e:	4b4a      	ldr	r3, [pc, #296]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d00b      	beq.n	8006e52 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e3a:	4b47      	ldr	r3, [pc, #284]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8006e42:	2b0c      	cmp	r3, #12
 8006e44:	d11c      	bne.n	8006e80 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006e46:	4b44      	ldr	r3, [pc, #272]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d116      	bne.n	8006e80 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e52:	4b41      	ldr	r3, [pc, #260]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f003 0302 	and.w	r3, r3, #2
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d005      	beq.n	8006e6a <HAL_RCC_OscConfig+0x186>
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	68db      	ldr	r3, [r3, #12]
 8006e62:	2b01      	cmp	r3, #1
 8006e64:	d001      	beq.n	8006e6a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e1d3      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e6a:	4b3b      	ldr	r3, [pc, #236]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	691b      	ldr	r3, [r3, #16]
 8006e76:	00db      	lsls	r3, r3, #3
 8006e78:	4937      	ldr	r1, [pc, #220]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006e7a:	4313      	orrs	r3, r2
 8006e7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e7e:	e03a      	b.n	8006ef6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	68db      	ldr	r3, [r3, #12]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d020      	beq.n	8006eca <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e88:	4b34      	ldr	r3, [pc, #208]	@ (8006f5c <HAL_RCC_OscConfig+0x278>)
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e8e:	f7fd fcdb 	bl	8004848 <HAL_GetTick>
 8006e92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e94:	e008      	b.n	8006ea8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006e96:	f7fd fcd7 	bl	8004848 <HAL_GetTick>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	693b      	ldr	r3, [r7, #16]
 8006e9e:	1ad3      	subs	r3, r2, r3
 8006ea0:	2b02      	cmp	r3, #2
 8006ea2:	d901      	bls.n	8006ea8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8006ea4:	2303      	movs	r3, #3
 8006ea6:	e1b4      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ea8:	4b2b      	ldr	r3, [pc, #172]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f003 0302 	and.w	r3, r3, #2
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d0f0      	beq.n	8006e96 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006eb4:	4b28      	ldr	r3, [pc, #160]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	00db      	lsls	r3, r3, #3
 8006ec2:	4925      	ldr	r1, [pc, #148]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006ec4:	4313      	orrs	r3, r2
 8006ec6:	600b      	str	r3, [r1, #0]
 8006ec8:	e015      	b.n	8006ef6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006eca:	4b24      	ldr	r3, [pc, #144]	@ (8006f5c <HAL_RCC_OscConfig+0x278>)
 8006ecc:	2200      	movs	r2, #0
 8006ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ed0:	f7fd fcba 	bl	8004848 <HAL_GetTick>
 8006ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006ed8:	f7fd fcb6 	bl	8004848 <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e193      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006eea:	4b1b      	ldr	r3, [pc, #108]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f003 0302 	and.w	r3, r3, #2
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 0308 	and.w	r3, r3, #8
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d036      	beq.n	8006f70 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	695b      	ldr	r3, [r3, #20]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d016      	beq.n	8006f38 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006f0a:	4b15      	ldr	r3, [pc, #84]	@ (8006f60 <HAL_RCC_OscConfig+0x27c>)
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f10:	f7fd fc9a 	bl	8004848 <HAL_GetTick>
 8006f14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f16:	e008      	b.n	8006f2a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f18:	f7fd fc96 	bl	8004848 <HAL_GetTick>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	1ad3      	subs	r3, r2, r3
 8006f22:	2b02      	cmp	r3, #2
 8006f24:	d901      	bls.n	8006f2a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8006f26:	2303      	movs	r3, #3
 8006f28:	e173      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8006f58 <HAL_RCC_OscConfig+0x274>)
 8006f2c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d0f0      	beq.n	8006f18 <HAL_RCC_OscConfig+0x234>
 8006f36:	e01b      	b.n	8006f70 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f38:	4b09      	ldr	r3, [pc, #36]	@ (8006f60 <HAL_RCC_OscConfig+0x27c>)
 8006f3a:	2200      	movs	r2, #0
 8006f3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006f3e:	f7fd fc83 	bl	8004848 <HAL_GetTick>
 8006f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f44:	e00e      	b.n	8006f64 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f46:	f7fd fc7f 	bl	8004848 <HAL_GetTick>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	1ad3      	subs	r3, r2, r3
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d907      	bls.n	8006f64 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e15c      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
 8006f58:	40023800 	.word	0x40023800
 8006f5c:	42470000 	.word	0x42470000
 8006f60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006f64:	4b8a      	ldr	r3, [pc, #552]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006f66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006f68:	f003 0302 	and.w	r3, r3, #2
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d1ea      	bne.n	8006f46 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f003 0304 	and.w	r3, r3, #4
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	f000 8097 	beq.w	80070ac <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f7e:	2300      	movs	r3, #0
 8006f80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f82:	4b83      	ldr	r3, [pc, #524]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006f84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d10f      	bne.n	8006fae <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f8e:	2300      	movs	r3, #0
 8006f90:	60bb      	str	r3, [r7, #8]
 8006f92:	4b7f      	ldr	r3, [pc, #508]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f96:	4a7e      	ldr	r2, [pc, #504]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006f98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f9e:	4b7c      	ldr	r3, [pc, #496]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006fa6:	60bb      	str	r3, [r7, #8]
 8006fa8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006faa:	2301      	movs	r3, #1
 8006fac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fae:	4b79      	ldr	r3, [pc, #484]	@ (8007194 <HAL_RCC_OscConfig+0x4b0>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d118      	bne.n	8006fec <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fba:	4b76      	ldr	r3, [pc, #472]	@ (8007194 <HAL_RCC_OscConfig+0x4b0>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4a75      	ldr	r2, [pc, #468]	@ (8007194 <HAL_RCC_OscConfig+0x4b0>)
 8006fc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006fc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fc6:	f7fd fc3f 	bl	8004848 <HAL_GetTick>
 8006fca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fcc:	e008      	b.n	8006fe0 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fce:	f7fd fc3b 	bl	8004848 <HAL_GetTick>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	693b      	ldr	r3, [r7, #16]
 8006fd6:	1ad3      	subs	r3, r2, r3
 8006fd8:	2b02      	cmp	r3, #2
 8006fda:	d901      	bls.n	8006fe0 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8006fdc:	2303      	movs	r3, #3
 8006fde:	e118      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fe0:	4b6c      	ldr	r3, [pc, #432]	@ (8007194 <HAL_RCC_OscConfig+0x4b0>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d0f0      	beq.n	8006fce <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	d106      	bne.n	8007002 <HAL_RCC_OscConfig+0x31e>
 8006ff4:	4b66      	ldr	r3, [pc, #408]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006ff6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006ff8:	4a65      	ldr	r2, [pc, #404]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8006ffa:	f043 0301 	orr.w	r3, r3, #1
 8006ffe:	6713      	str	r3, [r2, #112]	@ 0x70
 8007000:	e01c      	b.n	800703c <HAL_RCC_OscConfig+0x358>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	689b      	ldr	r3, [r3, #8]
 8007006:	2b05      	cmp	r3, #5
 8007008:	d10c      	bne.n	8007024 <HAL_RCC_OscConfig+0x340>
 800700a:	4b61      	ldr	r3, [pc, #388]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 800700c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800700e:	4a60      	ldr	r2, [pc, #384]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007010:	f043 0304 	orr.w	r3, r3, #4
 8007014:	6713      	str	r3, [r2, #112]	@ 0x70
 8007016:	4b5e      	ldr	r3, [pc, #376]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800701a:	4a5d      	ldr	r2, [pc, #372]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 800701c:	f043 0301 	orr.w	r3, r3, #1
 8007020:	6713      	str	r3, [r2, #112]	@ 0x70
 8007022:	e00b      	b.n	800703c <HAL_RCC_OscConfig+0x358>
 8007024:	4b5a      	ldr	r3, [pc, #360]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007026:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007028:	4a59      	ldr	r2, [pc, #356]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 800702a:	f023 0301 	bic.w	r3, r3, #1
 800702e:	6713      	str	r3, [r2, #112]	@ 0x70
 8007030:	4b57      	ldr	r3, [pc, #348]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007032:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007034:	4a56      	ldr	r2, [pc, #344]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007036:	f023 0304 	bic.w	r3, r3, #4
 800703a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d015      	beq.n	8007070 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007044:	f7fd fc00 	bl	8004848 <HAL_GetTick>
 8007048:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800704a:	e00a      	b.n	8007062 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800704c:	f7fd fbfc 	bl	8004848 <HAL_GetTick>
 8007050:	4602      	mov	r2, r0
 8007052:	693b      	ldr	r3, [r7, #16]
 8007054:	1ad3      	subs	r3, r2, r3
 8007056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800705a:	4293      	cmp	r3, r2
 800705c:	d901      	bls.n	8007062 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800705e:	2303      	movs	r3, #3
 8007060:	e0d7      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007062:	4b4b      	ldr	r3, [pc, #300]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007066:	f003 0302 	and.w	r3, r3, #2
 800706a:	2b00      	cmp	r3, #0
 800706c:	d0ee      	beq.n	800704c <HAL_RCC_OscConfig+0x368>
 800706e:	e014      	b.n	800709a <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007070:	f7fd fbea 	bl	8004848 <HAL_GetTick>
 8007074:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007076:	e00a      	b.n	800708e <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007078:	f7fd fbe6 	bl	8004848 <HAL_GetTick>
 800707c:	4602      	mov	r2, r0
 800707e:	693b      	ldr	r3, [r7, #16]
 8007080:	1ad3      	subs	r3, r2, r3
 8007082:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007086:	4293      	cmp	r3, r2
 8007088:	d901      	bls.n	800708e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800708a:	2303      	movs	r3, #3
 800708c:	e0c1      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800708e:	4b40      	ldr	r3, [pc, #256]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007092:	f003 0302 	and.w	r3, r3, #2
 8007096:	2b00      	cmp	r3, #0
 8007098:	d1ee      	bne.n	8007078 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800709a:	7dfb      	ldrb	r3, [r7, #23]
 800709c:	2b01      	cmp	r3, #1
 800709e:	d105      	bne.n	80070ac <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070a0:	4b3b      	ldr	r3, [pc, #236]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 80070a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a4:	4a3a      	ldr	r2, [pc, #232]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 80070a6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80070aa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	699b      	ldr	r3, [r3, #24]
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	f000 80ad 	beq.w	8007210 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80070b6:	4b36      	ldr	r3, [pc, #216]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 80070b8:	689b      	ldr	r3, [r3, #8]
 80070ba:	f003 030c 	and.w	r3, r3, #12
 80070be:	2b08      	cmp	r3, #8
 80070c0:	d060      	beq.n	8007184 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	699b      	ldr	r3, [r3, #24]
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	d145      	bne.n	8007156 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070ca:	4b33      	ldr	r3, [pc, #204]	@ (8007198 <HAL_RCC_OscConfig+0x4b4>)
 80070cc:	2200      	movs	r2, #0
 80070ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070d0:	f7fd fbba 	bl	8004848 <HAL_GetTick>
 80070d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070d6:	e008      	b.n	80070ea <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80070d8:	f7fd fbb6 	bl	8004848 <HAL_GetTick>
 80070dc:	4602      	mov	r2, r0
 80070de:	693b      	ldr	r3, [r7, #16]
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	2b02      	cmp	r3, #2
 80070e4:	d901      	bls.n	80070ea <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80070e6:	2303      	movs	r3, #3
 80070e8:	e093      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070ea:	4b29      	ldr	r3, [pc, #164]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d1f0      	bne.n	80070d8 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	69da      	ldr	r2, [r3, #28]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	431a      	orrs	r2, r3
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007104:	019b      	lsls	r3, r3, #6
 8007106:	431a      	orrs	r2, r3
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800710c:	085b      	lsrs	r3, r3, #1
 800710e:	3b01      	subs	r3, #1
 8007110:	041b      	lsls	r3, r3, #16
 8007112:	431a      	orrs	r2, r3
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007118:	061b      	lsls	r3, r3, #24
 800711a:	431a      	orrs	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007120:	071b      	lsls	r3, r3, #28
 8007122:	491b      	ldr	r1, [pc, #108]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007124:	4313      	orrs	r3, r2
 8007126:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007128:	4b1b      	ldr	r3, [pc, #108]	@ (8007198 <HAL_RCC_OscConfig+0x4b4>)
 800712a:	2201      	movs	r2, #1
 800712c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800712e:	f7fd fb8b 	bl	8004848 <HAL_GetTick>
 8007132:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007134:	e008      	b.n	8007148 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007136:	f7fd fb87 	bl	8004848 <HAL_GetTick>
 800713a:	4602      	mov	r2, r0
 800713c:	693b      	ldr	r3, [r7, #16]
 800713e:	1ad3      	subs	r3, r2, r3
 8007140:	2b02      	cmp	r3, #2
 8007142:	d901      	bls.n	8007148 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8007144:	2303      	movs	r3, #3
 8007146:	e064      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007148:	4b11      	ldr	r3, [pc, #68]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007150:	2b00      	cmp	r3, #0
 8007152:	d0f0      	beq.n	8007136 <HAL_RCC_OscConfig+0x452>
 8007154:	e05c      	b.n	8007210 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007156:	4b10      	ldr	r3, [pc, #64]	@ (8007198 <HAL_RCC_OscConfig+0x4b4>)
 8007158:	2200      	movs	r2, #0
 800715a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800715c:	f7fd fb74 	bl	8004848 <HAL_GetTick>
 8007160:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007162:	e008      	b.n	8007176 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007164:	f7fd fb70 	bl	8004848 <HAL_GetTick>
 8007168:	4602      	mov	r2, r0
 800716a:	693b      	ldr	r3, [r7, #16]
 800716c:	1ad3      	subs	r3, r2, r3
 800716e:	2b02      	cmp	r3, #2
 8007170:	d901      	bls.n	8007176 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8007172:	2303      	movs	r3, #3
 8007174:	e04d      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007176:	4b06      	ldr	r3, [pc, #24]	@ (8007190 <HAL_RCC_OscConfig+0x4ac>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1f0      	bne.n	8007164 <HAL_RCC_OscConfig+0x480>
 8007182:	e045      	b.n	8007210 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d107      	bne.n	800719c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 800718c:	2301      	movs	r3, #1
 800718e:	e040      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
 8007190:	40023800 	.word	0x40023800
 8007194:	40007000 	.word	0x40007000
 8007198:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800719c:	4b1f      	ldr	r3, [pc, #124]	@ (800721c <HAL_RCC_OscConfig+0x538>)
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d030      	beq.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80071b4:	429a      	cmp	r2, r3
 80071b6:	d129      	bne.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80071c2:	429a      	cmp	r2, r3
 80071c4:	d122      	bne.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80071c6:	68fa      	ldr	r2, [r7, #12]
 80071c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80071cc:	4013      	ands	r3, r2
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80071d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80071d4:	4293      	cmp	r3, r2
 80071d6:	d119      	bne.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e2:	085b      	lsrs	r3, r3, #1
 80071e4:	3b01      	subs	r3, #1
 80071e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80071e8:	429a      	cmp	r2, r3
 80071ea:	d10f      	bne.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80071f8:	429a      	cmp	r2, r3
 80071fa:	d107      	bne.n	800720c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007206:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007208:	429a      	cmp	r2, r3
 800720a:	d001      	beq.n	8007210 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800720c:	2301      	movs	r3, #1
 800720e:	e000      	b.n	8007212 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8007210:	2300      	movs	r3, #0
}
 8007212:	4618      	mov	r0, r3
 8007214:	3718      	adds	r7, #24
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
 800721a:	bf00      	nop
 800721c:	40023800 	.word	0x40023800

08007220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d101      	bne.n	8007232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800722e:	2301      	movs	r3, #1
 8007230:	e041      	b.n	80072b6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007238:	b2db      	uxtb	r3, r3
 800723a:	2b00      	cmp	r3, #0
 800723c:	d106      	bne.n	800724c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	2200      	movs	r2, #0
 8007242:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f7fd f806 	bl	8004258 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	2202      	movs	r2, #2
 8007250:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681a      	ldr	r2, [r3, #0]
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	3304      	adds	r3, #4
 800725c:	4619      	mov	r1, r3
 800725e:	4610      	mov	r0, r2
 8007260:	f000 fc62 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2201      	movs	r2, #1
 8007268:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	2201      	movs	r2, #1
 8007270:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	2201      	movs	r2, #1
 8007278:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2201      	movs	r2, #1
 8007288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2201      	movs	r2, #1
 8007290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2201      	movs	r2, #1
 8007298:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2201      	movs	r2, #1
 80072a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2201      	movs	r2, #1
 80072b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3708      	adds	r7, #8
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd80      	pop	{r7, pc}
	...

080072c0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b085      	sub	sp, #20
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072ce:	b2db      	uxtb	r3, r3
 80072d0:	2b01      	cmp	r3, #1
 80072d2:	d001      	beq.n	80072d8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80072d4:	2301      	movs	r3, #1
 80072d6:	e04e      	b.n	8007376 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2202      	movs	r2, #2
 80072dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68da      	ldr	r2, [r3, #12]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f042 0201 	orr.w	r2, r2, #1
 80072ee:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	4a23      	ldr	r2, [pc, #140]	@ (8007384 <HAL_TIM_Base_Start_IT+0xc4>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d022      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007302:	d01d      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a1f      	ldr	r2, [pc, #124]	@ (8007388 <HAL_TIM_Base_Start_IT+0xc8>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d018      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	4a1e      	ldr	r2, [pc, #120]	@ (800738c <HAL_TIM_Base_Start_IT+0xcc>)
 8007314:	4293      	cmp	r3, r2
 8007316:	d013      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	4a1c      	ldr	r2, [pc, #112]	@ (8007390 <HAL_TIM_Base_Start_IT+0xd0>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d00e      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	4a1b      	ldr	r2, [pc, #108]	@ (8007394 <HAL_TIM_Base_Start_IT+0xd4>)
 8007328:	4293      	cmp	r3, r2
 800732a:	d009      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a19      	ldr	r2, [pc, #100]	@ (8007398 <HAL_TIM_Base_Start_IT+0xd8>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d004      	beq.n	8007340 <HAL_TIM_Base_Start_IT+0x80>
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	4a18      	ldr	r2, [pc, #96]	@ (800739c <HAL_TIM_Base_Start_IT+0xdc>)
 800733c:	4293      	cmp	r3, r2
 800733e:	d111      	bne.n	8007364 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	f003 0307 	and.w	r3, r3, #7
 800734a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2b06      	cmp	r3, #6
 8007350:	d010      	beq.n	8007374 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	681a      	ldr	r2, [r3, #0]
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	f042 0201 	orr.w	r2, r2, #1
 8007360:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007362:	e007      	b.n	8007374 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f042 0201 	orr.w	r2, r2, #1
 8007372:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3714      	adds	r7, #20
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	40010000 	.word	0x40010000
 8007388:	40000400 	.word	0x40000400
 800738c:	40000800 	.word	0x40000800
 8007390:	40000c00 	.word	0x40000c00
 8007394:	40010400 	.word	0x40010400
 8007398:	40014000 	.word	0x40014000
 800739c:	40001800 	.word	0x40001800

080073a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80073a0:	b580      	push	{r7, lr}
 80073a2:	b082      	sub	sp, #8
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d101      	bne.n	80073b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	e041      	b.n	8007436 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d106      	bne.n	80073cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073c6:	6878      	ldr	r0, [r7, #4]
 80073c8:	f000 f839 	bl	800743e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2202      	movs	r2, #2
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681a      	ldr	r2, [r3, #0]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	3304      	adds	r3, #4
 80073dc:	4619      	mov	r1, r3
 80073de:	4610      	mov	r0, r2
 80073e0:	f000 fba2 	bl	8007b28 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	2201      	movs	r2, #1
 80073e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2201      	movs	r2, #1
 80073f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2201      	movs	r2, #1
 8007400:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	3708      	adds	r7, #8
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}

0800743e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800743e:	b480      	push	{r7}
 8007440:	b083      	sub	sp, #12
 8007442:	af00      	add	r7, sp, #0
 8007444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007446:	bf00      	nop
 8007448:	370c      	adds	r7, #12
 800744a:	46bd      	mov	sp, r7
 800744c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007450:	4770      	bx	lr
	...

08007454 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d109      	bne.n	8007478 <HAL_TIM_PWM_Start+0x24>
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800746a:	b2db      	uxtb	r3, r3
 800746c:	2b01      	cmp	r3, #1
 800746e:	bf14      	ite	ne
 8007470:	2301      	movne	r3, #1
 8007472:	2300      	moveq	r3, #0
 8007474:	b2db      	uxtb	r3, r3
 8007476:	e022      	b.n	80074be <HAL_TIM_PWM_Start+0x6a>
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	2b04      	cmp	r3, #4
 800747c:	d109      	bne.n	8007492 <HAL_TIM_PWM_Start+0x3e>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007484:	b2db      	uxtb	r3, r3
 8007486:	2b01      	cmp	r3, #1
 8007488:	bf14      	ite	ne
 800748a:	2301      	movne	r3, #1
 800748c:	2300      	moveq	r3, #0
 800748e:	b2db      	uxtb	r3, r3
 8007490:	e015      	b.n	80074be <HAL_TIM_PWM_Start+0x6a>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b08      	cmp	r3, #8
 8007496:	d109      	bne.n	80074ac <HAL_TIM_PWM_Start+0x58>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b01      	cmp	r3, #1
 80074a2:	bf14      	ite	ne
 80074a4:	2301      	movne	r3, #1
 80074a6:	2300      	moveq	r3, #0
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	e008      	b.n	80074be <HAL_TIM_PWM_Start+0x6a>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b2:	b2db      	uxtb	r3, r3
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	bf14      	ite	ne
 80074b8:	2301      	movne	r3, #1
 80074ba:	2300      	moveq	r3, #0
 80074bc:	b2db      	uxtb	r3, r3
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d001      	beq.n	80074c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80074c2:	2301      	movs	r3, #1
 80074c4:	e07c      	b.n	80075c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074c6:	683b      	ldr	r3, [r7, #0]
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d104      	bne.n	80074d6 <HAL_TIM_PWM_Start+0x82>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	2202      	movs	r2, #2
 80074d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80074d4:	e013      	b.n	80074fe <HAL_TIM_PWM_Start+0xaa>
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	2b04      	cmp	r3, #4
 80074da:	d104      	bne.n	80074e6 <HAL_TIM_PWM_Start+0x92>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2202      	movs	r2, #2
 80074e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80074e4:	e00b      	b.n	80074fe <HAL_TIM_PWM_Start+0xaa>
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	2b08      	cmp	r3, #8
 80074ea:	d104      	bne.n	80074f6 <HAL_TIM_PWM_Start+0xa2>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2202      	movs	r2, #2
 80074f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80074f4:	e003      	b.n	80074fe <HAL_TIM_PWM_Start+0xaa>
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2202      	movs	r2, #2
 80074fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	2201      	movs	r2, #1
 8007504:	6839      	ldr	r1, [r7, #0]
 8007506:	4618      	mov	r0, r3
 8007508:	f000 fe04 	bl	8008114 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a2d      	ldr	r2, [pc, #180]	@ (80075c8 <HAL_TIM_PWM_Start+0x174>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d004      	beq.n	8007520 <HAL_TIM_PWM_Start+0xcc>
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a2c      	ldr	r2, [pc, #176]	@ (80075cc <HAL_TIM_PWM_Start+0x178>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d101      	bne.n	8007524 <HAL_TIM_PWM_Start+0xd0>
 8007520:	2301      	movs	r3, #1
 8007522:	e000      	b.n	8007526 <HAL_TIM_PWM_Start+0xd2>
 8007524:	2300      	movs	r3, #0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d007      	beq.n	800753a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007538:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a22      	ldr	r2, [pc, #136]	@ (80075c8 <HAL_TIM_PWM_Start+0x174>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d022      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800754c:	d01d      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	4a1f      	ldr	r2, [pc, #124]	@ (80075d0 <HAL_TIM_PWM_Start+0x17c>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d018      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	4a1d      	ldr	r2, [pc, #116]	@ (80075d4 <HAL_TIM_PWM_Start+0x180>)
 800755e:	4293      	cmp	r3, r2
 8007560:	d013      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	4a1c      	ldr	r2, [pc, #112]	@ (80075d8 <HAL_TIM_PWM_Start+0x184>)
 8007568:	4293      	cmp	r3, r2
 800756a:	d00e      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	4a16      	ldr	r2, [pc, #88]	@ (80075cc <HAL_TIM_PWM_Start+0x178>)
 8007572:	4293      	cmp	r3, r2
 8007574:	d009      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	4a18      	ldr	r2, [pc, #96]	@ (80075dc <HAL_TIM_PWM_Start+0x188>)
 800757c:	4293      	cmp	r3, r2
 800757e:	d004      	beq.n	800758a <HAL_TIM_PWM_Start+0x136>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	4a16      	ldr	r2, [pc, #88]	@ (80075e0 <HAL_TIM_PWM_Start+0x18c>)
 8007586:	4293      	cmp	r3, r2
 8007588:	d111      	bne.n	80075ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	689b      	ldr	r3, [r3, #8]
 8007590:	f003 0307 	and.w	r3, r3, #7
 8007594:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	2b06      	cmp	r3, #6
 800759a:	d010      	beq.n	80075be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	681a      	ldr	r2, [r3, #0]
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	f042 0201 	orr.w	r2, r2, #1
 80075aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075ac:	e007      	b.n	80075be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	681a      	ldr	r2, [r3, #0]
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f042 0201 	orr.w	r2, r2, #1
 80075bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80075be:	2300      	movs	r3, #0
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	3710      	adds	r7, #16
 80075c4:	46bd      	mov	sp, r7
 80075c6:	bd80      	pop	{r7, pc}
 80075c8:	40010000 	.word	0x40010000
 80075cc:	40010400 	.word	0x40010400
 80075d0:	40000400 	.word	0x40000400
 80075d4:	40000800 	.word	0x40000800
 80075d8:	40000c00 	.word	0x40000c00
 80075dc:	40014000 	.word	0x40014000
 80075e0:	40001800 	.word	0x40001800

080075e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b084      	sub	sp, #16
 80075e8:	af00      	add	r7, sp, #0
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68db      	ldr	r3, [r3, #12]
 80075f2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	691b      	ldr	r3, [r3, #16]
 80075fa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80075fc:	68bb      	ldr	r3, [r7, #8]
 80075fe:	f003 0302 	and.w	r3, r3, #2
 8007602:	2b00      	cmp	r3, #0
 8007604:	d020      	beq.n	8007648 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	f003 0302 	and.w	r3, r3, #2
 800760c:	2b00      	cmp	r3, #0
 800760e:	d01b      	beq.n	8007648 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f06f 0202 	mvn.w	r2, #2
 8007618:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2201      	movs	r2, #1
 800761e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699b      	ldr	r3, [r3, #24]
 8007626:	f003 0303 	and.w	r3, r3, #3
 800762a:	2b00      	cmp	r3, #0
 800762c:	d003      	beq.n	8007636 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800762e:	6878      	ldr	r0, [r7, #4]
 8007630:	f000 fa5b 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 8007634:	e005      	b.n	8007642 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007636:	6878      	ldr	r0, [r7, #4]
 8007638:	f000 fa4d 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fa5e 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 0304 	and.w	r3, r3, #4
 800764e:	2b00      	cmp	r3, #0
 8007650:	d020      	beq.n	8007694 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	f003 0304 	and.w	r3, r3, #4
 8007658:	2b00      	cmp	r3, #0
 800765a:	d01b      	beq.n	8007694 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	f06f 0204 	mvn.w	r2, #4
 8007664:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	2202      	movs	r2, #2
 800766a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	699b      	ldr	r3, [r3, #24]
 8007672:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007676:	2b00      	cmp	r3, #0
 8007678:	d003      	beq.n	8007682 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fa35 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 8007680:	e005      	b.n	800768e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007682:	6878      	ldr	r0, [r7, #4]
 8007684:	f000 fa27 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007688:	6878      	ldr	r0, [r7, #4]
 800768a:	f000 fa38 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	2200      	movs	r2, #0
 8007692:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	f003 0308 	and.w	r3, r3, #8
 800769a:	2b00      	cmp	r3, #0
 800769c:	d020      	beq.n	80076e0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	f003 0308 	and.w	r3, r3, #8
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d01b      	beq.n	80076e0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f06f 0208 	mvn.w	r2, #8
 80076b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2204      	movs	r2, #4
 80076b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	69db      	ldr	r3, [r3, #28]
 80076be:	f003 0303 	and.w	r3, r3, #3
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d003      	beq.n	80076ce <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 fa0f 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 80076cc:	e005      	b.n	80076da <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fa01 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fa12 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	f003 0310 	and.w	r3, r3, #16
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d020      	beq.n	800772c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	f003 0310 	and.w	r3, r3, #16
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d01b      	beq.n	800772c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f06f 0210 	mvn.w	r2, #16
 80076fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2208      	movs	r2, #8
 8007702:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	69db      	ldr	r3, [r3, #28]
 800770a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800770e:	2b00      	cmp	r3, #0
 8007710:	d003      	beq.n	800771a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007712:	6878      	ldr	r0, [r7, #4]
 8007714:	f000 f9e9 	bl	8007aea <HAL_TIM_IC_CaptureCallback>
 8007718:	e005      	b.n	8007726 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f000 f9db 	bl	8007ad6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f9ec 	bl	8007afe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	f003 0301 	and.w	r3, r3, #1
 8007732:	2b00      	cmp	r3, #0
 8007734:	d00c      	beq.n	8007750 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	f003 0301 	and.w	r3, r3, #1
 800773c:	2b00      	cmp	r3, #0
 800773e:	d007      	beq.n	8007750 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f06f 0201 	mvn.w	r2, #1
 8007748:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f7f9 fcae 	bl	80010ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00c      	beq.n	8007774 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007760:	2b00      	cmp	r3, #0
 8007762:	d007      	beq.n	8007774 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800776c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f000 fd7c 	bl	800826c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800777a:	2b00      	cmp	r3, #0
 800777c:	d00c      	beq.n	8007798 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007784:	2b00      	cmp	r3, #0
 8007786:	d007      	beq.n	8007798 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007790:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f9bd 	bl	8007b12 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007798:	68bb      	ldr	r3, [r7, #8]
 800779a:	f003 0320 	and.w	r3, r3, #32
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d00c      	beq.n	80077bc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	f003 0320 	and.w	r3, r3, #32
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d007      	beq.n	80077bc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	f06f 0220 	mvn.w	r2, #32
 80077b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f000 fd4e 	bl	8008258 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80077bc:	bf00      	nop
 80077be:	3710      	adds	r7, #16
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bd80      	pop	{r7, pc}

080077c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b086      	sub	sp, #24
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	60f8      	str	r0, [r7, #12]
 80077cc:	60b9      	str	r1, [r7, #8]
 80077ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80077da:	2b01      	cmp	r3, #1
 80077dc:	d101      	bne.n	80077e2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80077de:	2302      	movs	r3, #2
 80077e0:	e0ae      	b.n	8007940 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2201      	movs	r2, #1
 80077e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b0c      	cmp	r3, #12
 80077ee:	f200 809f 	bhi.w	8007930 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80077f2:	a201      	add	r2, pc, #4	@ (adr r2, 80077f8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80077f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077f8:	0800782d 	.word	0x0800782d
 80077fc:	08007931 	.word	0x08007931
 8007800:	08007931 	.word	0x08007931
 8007804:	08007931 	.word	0x08007931
 8007808:	0800786d 	.word	0x0800786d
 800780c:	08007931 	.word	0x08007931
 8007810:	08007931 	.word	0x08007931
 8007814:	08007931 	.word	0x08007931
 8007818:	080078af 	.word	0x080078af
 800781c:	08007931 	.word	0x08007931
 8007820:	08007931 	.word	0x08007931
 8007824:	08007931 	.word	0x08007931
 8007828:	080078ef 	.word	0x080078ef
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	68b9      	ldr	r1, [r7, #8]
 8007832:	4618      	mov	r0, r3
 8007834:	f000 fa24 	bl	8007c80 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	699a      	ldr	r2, [r3, #24]
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	f042 0208 	orr.w	r2, r2, #8
 8007846:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	699a      	ldr	r2, [r3, #24]
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	f022 0204 	bic.w	r2, r2, #4
 8007856:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	6999      	ldr	r1, [r3, #24]
 800785e:	68bb      	ldr	r3, [r7, #8]
 8007860:	691a      	ldr	r2, [r3, #16]
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	430a      	orrs	r2, r1
 8007868:	619a      	str	r2, [r3, #24]
      break;
 800786a:	e064      	b.n	8007936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	68b9      	ldr	r1, [r7, #8]
 8007872:	4618      	mov	r0, r3
 8007874:	f000 fa74 	bl	8007d60 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	699a      	ldr	r2, [r3, #24]
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007886:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	699a      	ldr	r2, [r3, #24]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007896:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	6999      	ldr	r1, [r3, #24]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	691b      	ldr	r3, [r3, #16]
 80078a2:	021a      	lsls	r2, r3, #8
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	430a      	orrs	r2, r1
 80078aa:	619a      	str	r2, [r3, #24]
      break;
 80078ac:	e043      	b.n	8007936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	68b9      	ldr	r1, [r7, #8]
 80078b4:	4618      	mov	r0, r3
 80078b6:	f000 fac9 	bl	8007e4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	69da      	ldr	r2, [r3, #28]
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f042 0208 	orr.w	r2, r2, #8
 80078c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	69da      	ldr	r2, [r3, #28]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	f022 0204 	bic.w	r2, r2, #4
 80078d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	69d9      	ldr	r1, [r3, #28]
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	691a      	ldr	r2, [r3, #16]
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	430a      	orrs	r2, r1
 80078ea:	61da      	str	r2, [r3, #28]
      break;
 80078ec:	e023      	b.n	8007936 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68b9      	ldr	r1, [r7, #8]
 80078f4:	4618      	mov	r0, r3
 80078f6:	f000 fb1d 	bl	8007f34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	69da      	ldr	r2, [r3, #28]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007908:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	69da      	ldr	r2, [r3, #28]
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007918:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	69d9      	ldr	r1, [r3, #28]
 8007920:	68bb      	ldr	r3, [r7, #8]
 8007922:	691b      	ldr	r3, [r3, #16]
 8007924:	021a      	lsls	r2, r3, #8
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	430a      	orrs	r2, r1
 800792c:	61da      	str	r2, [r3, #28]
      break;
 800792e:	e002      	b.n	8007936 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007930:	2301      	movs	r3, #1
 8007932:	75fb      	strb	r3, [r7, #23]
      break;
 8007934:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	2200      	movs	r2, #0
 800793a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800793e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007940:	4618      	mov	r0, r3
 8007942:	3718      	adds	r7, #24
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007952:	2300      	movs	r3, #0
 8007954:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800795c:	2b01      	cmp	r3, #1
 800795e:	d101      	bne.n	8007964 <HAL_TIM_ConfigClockSource+0x1c>
 8007960:	2302      	movs	r3, #2
 8007962:	e0b4      	b.n	8007ace <HAL_TIM_ConfigClockSource+0x186>
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2202      	movs	r2, #2
 8007970:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800797c:	68bb      	ldr	r3, [r7, #8]
 800797e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007982:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007984:	68bb      	ldr	r3, [r7, #8]
 8007986:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800798a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68ba      	ldr	r2, [r7, #8]
 8007992:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800799c:	d03e      	beq.n	8007a1c <HAL_TIM_ConfigClockSource+0xd4>
 800799e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80079a2:	f200 8087 	bhi.w	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079a6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079aa:	f000 8086 	beq.w	8007aba <HAL_TIM_ConfigClockSource+0x172>
 80079ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079b2:	d87f      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079b4:	2b70      	cmp	r3, #112	@ 0x70
 80079b6:	d01a      	beq.n	80079ee <HAL_TIM_ConfigClockSource+0xa6>
 80079b8:	2b70      	cmp	r3, #112	@ 0x70
 80079ba:	d87b      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079bc:	2b60      	cmp	r3, #96	@ 0x60
 80079be:	d050      	beq.n	8007a62 <HAL_TIM_ConfigClockSource+0x11a>
 80079c0:	2b60      	cmp	r3, #96	@ 0x60
 80079c2:	d877      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079c4:	2b50      	cmp	r3, #80	@ 0x50
 80079c6:	d03c      	beq.n	8007a42 <HAL_TIM_ConfigClockSource+0xfa>
 80079c8:	2b50      	cmp	r3, #80	@ 0x50
 80079ca:	d873      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079cc:	2b40      	cmp	r3, #64	@ 0x40
 80079ce:	d058      	beq.n	8007a82 <HAL_TIM_ConfigClockSource+0x13a>
 80079d0:	2b40      	cmp	r3, #64	@ 0x40
 80079d2:	d86f      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079d4:	2b30      	cmp	r3, #48	@ 0x30
 80079d6:	d064      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80079d8:	2b30      	cmp	r3, #48	@ 0x30
 80079da:	d86b      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079dc:	2b20      	cmp	r3, #32
 80079de:	d060      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80079e0:	2b20      	cmp	r3, #32
 80079e2:	d867      	bhi.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d05c      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80079e8:	2b10      	cmp	r3, #16
 80079ea:	d05a      	beq.n	8007aa2 <HAL_TIM_ConfigClockSource+0x15a>
 80079ec:	e062      	b.n	8007ab4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079fe:	f000 fb69 	bl	80080d4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007a0a:	68bb      	ldr	r3, [r7, #8]
 8007a0c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007a10:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	68ba      	ldr	r2, [r7, #8]
 8007a18:	609a      	str	r2, [r3, #8]
      break;
 8007a1a:	e04f      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007a24:	683b      	ldr	r3, [r7, #0]
 8007a26:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007a2c:	f000 fb52 	bl	80080d4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	689a      	ldr	r2, [r3, #8]
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007a3e:	609a      	str	r2, [r3, #8]
      break;
 8007a40:	e03c      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a4a:	683b      	ldr	r3, [r7, #0]
 8007a4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a4e:	461a      	mov	r2, r3
 8007a50:	f000 fac6 	bl	8007fe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2150      	movs	r1, #80	@ 0x50
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	f000 fb1f 	bl	800809e <TIM_ITRx_SetConfig>
      break;
 8007a60:	e02c      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a66:	683b      	ldr	r3, [r7, #0]
 8007a68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a6e:	461a      	mov	r2, r3
 8007a70:	f000 fae5 	bl	800803e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	2160      	movs	r1, #96	@ 0x60
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	f000 fb0f 	bl	800809e <TIM_ITRx_SetConfig>
      break;
 8007a80:	e01c      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a8e:	461a      	mov	r2, r3
 8007a90:	f000 faa6 	bl	8007fe0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	2140      	movs	r1, #64	@ 0x40
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	f000 faff 	bl	800809e <TIM_ITRx_SetConfig>
      break;
 8007aa0:	e00c      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681a      	ldr	r2, [r3, #0]
 8007aa6:	683b      	ldr	r3, [r7, #0]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	4619      	mov	r1, r3
 8007aac:	4610      	mov	r0, r2
 8007aae:	f000 faf6 	bl	800809e <TIM_ITRx_SetConfig>
      break;
 8007ab2:	e003      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8007ab8:	e000      	b.n	8007abc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007aba:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2201      	movs	r2, #1
 8007ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	2200      	movs	r2, #0
 8007ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3710      	adds	r7, #16
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	bd80      	pop	{r7, pc}

08007ad6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ad6:	b480      	push	{r7}
 8007ad8:	b083      	sub	sp, #12
 8007ada:	af00      	add	r7, sp, #0
 8007adc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007ade:	bf00      	nop
 8007ae0:	370c      	adds	r7, #12
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae8:	4770      	bx	lr

08007aea <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007aea:	b480      	push	{r7}
 8007aec:	b083      	sub	sp, #12
 8007aee:	af00      	add	r7, sp, #0
 8007af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007af2:	bf00      	nop
 8007af4:	370c      	adds	r7, #12
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr

08007afe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007afe:	b480      	push	{r7}
 8007b00:	b083      	sub	sp, #12
 8007b02:	af00      	add	r7, sp, #0
 8007b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007b06:	bf00      	nop
 8007b08:	370c      	adds	r7, #12
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b10:	4770      	bx	lr

08007b12 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007b12:	b480      	push	{r7}
 8007b14:	b083      	sub	sp, #12
 8007b16:	af00      	add	r7, sp, #0
 8007b18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007b1a:	bf00      	nop
 8007b1c:	370c      	adds	r7, #12
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
	...

08007b28 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a46      	ldr	r2, [pc, #280]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d013      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b46:	d00f      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a43      	ldr	r2, [pc, #268]	@ (8007c58 <TIM_Base_SetConfig+0x130>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00b      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a42      	ldr	r2, [pc, #264]	@ (8007c5c <TIM_Base_SetConfig+0x134>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d007      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a41      	ldr	r2, [pc, #260]	@ (8007c60 <TIM_Base_SetConfig+0x138>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d003      	beq.n	8007b68 <TIM_Base_SetConfig+0x40>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a40      	ldr	r2, [pc, #256]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d108      	bne.n	8007b7a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b6e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	68fa      	ldr	r2, [r7, #12]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	4a35      	ldr	r2, [pc, #212]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007b7e:	4293      	cmp	r3, r2
 8007b80:	d02b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007b88:	d027      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	4a32      	ldr	r2, [pc, #200]	@ (8007c58 <TIM_Base_SetConfig+0x130>)
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d023      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	4a31      	ldr	r2, [pc, #196]	@ (8007c5c <TIM_Base_SetConfig+0x134>)
 8007b96:	4293      	cmp	r3, r2
 8007b98:	d01f      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	4a30      	ldr	r2, [pc, #192]	@ (8007c60 <TIM_Base_SetConfig+0x138>)
 8007b9e:	4293      	cmp	r3, r2
 8007ba0:	d01b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	4a2f      	ldr	r2, [pc, #188]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d017      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a2e      	ldr	r2, [pc, #184]	@ (8007c68 <TIM_Base_SetConfig+0x140>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d013      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8007c6c <TIM_Base_SetConfig+0x144>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d00f      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	4a2c      	ldr	r2, [pc, #176]	@ (8007c70 <TIM_Base_SetConfig+0x148>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d00b      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	4a2b      	ldr	r2, [pc, #172]	@ (8007c74 <TIM_Base_SetConfig+0x14c>)
 8007bc6:	4293      	cmp	r3, r2
 8007bc8:	d007      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	4a2a      	ldr	r2, [pc, #168]	@ (8007c78 <TIM_Base_SetConfig+0x150>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d003      	beq.n	8007bda <TIM_Base_SetConfig+0xb2>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a29      	ldr	r2, [pc, #164]	@ (8007c7c <TIM_Base_SetConfig+0x154>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d108      	bne.n	8007bec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007be0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	68db      	ldr	r3, [r3, #12]
 8007be6:	68fa      	ldr	r2, [r7, #12]
 8007be8:	4313      	orrs	r3, r2
 8007bea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	695b      	ldr	r3, [r3, #20]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	68fa      	ldr	r2, [r7, #12]
 8007bfe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	689a      	ldr	r2, [r3, #8]
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	681a      	ldr	r2, [r3, #0]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a10      	ldr	r2, [pc, #64]	@ (8007c54 <TIM_Base_SetConfig+0x12c>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d003      	beq.n	8007c20 <TIM_Base_SetConfig+0xf8>
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	4a12      	ldr	r2, [pc, #72]	@ (8007c64 <TIM_Base_SetConfig+0x13c>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d103      	bne.n	8007c28 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	691a      	ldr	r2, [r3, #16]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	2201      	movs	r2, #1
 8007c2c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	691b      	ldr	r3, [r3, #16]
 8007c32:	f003 0301 	and.w	r3, r3, #1
 8007c36:	2b01      	cmp	r3, #1
 8007c38:	d105      	bne.n	8007c46 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	691b      	ldr	r3, [r3, #16]
 8007c3e:	f023 0201 	bic.w	r2, r3, #1
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	611a      	str	r2, [r3, #16]
  }
}
 8007c46:	bf00      	nop
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40010000 	.word	0x40010000
 8007c58:	40000400 	.word	0x40000400
 8007c5c:	40000800 	.word	0x40000800
 8007c60:	40000c00 	.word	0x40000c00
 8007c64:	40010400 	.word	0x40010400
 8007c68:	40014000 	.word	0x40014000
 8007c6c:	40014400 	.word	0x40014400
 8007c70:	40014800 	.word	0x40014800
 8007c74:	40001800 	.word	0x40001800
 8007c78:	40001c00 	.word	0x40001c00
 8007c7c:	40002000 	.word	0x40002000

08007c80 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c80:	b480      	push	{r7}
 8007c82:	b087      	sub	sp, #28
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	6a1b      	ldr	r3, [r3, #32]
 8007c8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6a1b      	ldr	r3, [r3, #32]
 8007c94:	f023 0201 	bic.w	r2, r3, #1
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	685b      	ldr	r3, [r3, #4]
 8007ca0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	699b      	ldr	r3, [r3, #24]
 8007ca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	f023 0303 	bic.w	r3, r3, #3
 8007cb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cb8:	683b      	ldr	r3, [r7, #0]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	68fa      	ldr	r2, [r7, #12]
 8007cbe:	4313      	orrs	r3, r2
 8007cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f023 0302 	bic.w	r3, r3, #2
 8007cc8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	697a      	ldr	r2, [r7, #20]
 8007cd0:	4313      	orrs	r3, r2
 8007cd2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	4a20      	ldr	r2, [pc, #128]	@ (8007d58 <TIM_OC1_SetConfig+0xd8>)
 8007cd8:	4293      	cmp	r3, r2
 8007cda:	d003      	beq.n	8007ce4 <TIM_OC1_SetConfig+0x64>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	4a1f      	ldr	r2, [pc, #124]	@ (8007d5c <TIM_OC1_SetConfig+0xdc>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d10c      	bne.n	8007cfe <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	f023 0308 	bic.w	r3, r3, #8
 8007cea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	697a      	ldr	r2, [r7, #20]
 8007cf2:	4313      	orrs	r3, r2
 8007cf4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007cf6:	697b      	ldr	r3, [r7, #20]
 8007cf8:	f023 0304 	bic.w	r3, r3, #4
 8007cfc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	4a15      	ldr	r2, [pc, #84]	@ (8007d58 <TIM_OC1_SetConfig+0xd8>)
 8007d02:	4293      	cmp	r3, r2
 8007d04:	d003      	beq.n	8007d0e <TIM_OC1_SetConfig+0x8e>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	4a14      	ldr	r2, [pc, #80]	@ (8007d5c <TIM_OC1_SetConfig+0xdc>)
 8007d0a:	4293      	cmp	r3, r2
 8007d0c:	d111      	bne.n	8007d32 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d14:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007d1c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007d1e:	683b      	ldr	r3, [r7, #0]
 8007d20:	695b      	ldr	r3, [r3, #20]
 8007d22:	693a      	ldr	r2, [r7, #16]
 8007d24:	4313      	orrs	r3, r2
 8007d26:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	693a      	ldr	r2, [r7, #16]
 8007d2e:	4313      	orrs	r3, r2
 8007d30:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	693a      	ldr	r2, [r7, #16]
 8007d36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	68fa      	ldr	r2, [r7, #12]
 8007d3c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	697a      	ldr	r2, [r7, #20]
 8007d4a:	621a      	str	r2, [r3, #32]
}
 8007d4c:	bf00      	nop
 8007d4e:	371c      	adds	r7, #28
 8007d50:	46bd      	mov	sp, r7
 8007d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d56:	4770      	bx	lr
 8007d58:	40010000 	.word	0x40010000
 8007d5c:	40010400 	.word	0x40010400

08007d60 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b087      	sub	sp, #28
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
 8007d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	6a1b      	ldr	r3, [r3, #32]
 8007d6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a1b      	ldr	r3, [r3, #32]
 8007d74:	f023 0210 	bic.w	r2, r3, #16
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	699b      	ldr	r3, [r3, #24]
 8007d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007d96:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	021b      	lsls	r3, r3, #8
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007da4:	697b      	ldr	r3, [r7, #20]
 8007da6:	f023 0320 	bic.w	r3, r3, #32
 8007daa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	697a      	ldr	r2, [r7, #20]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a22      	ldr	r2, [pc, #136]	@ (8007e44 <TIM_OC2_SetConfig+0xe4>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d003      	beq.n	8007dc8 <TIM_OC2_SetConfig+0x68>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a21      	ldr	r2, [pc, #132]	@ (8007e48 <TIM_OC2_SetConfig+0xe8>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d10d      	bne.n	8007de4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	68db      	ldr	r3, [r3, #12]
 8007dd4:	011b      	lsls	r3, r3, #4
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ddc:	697b      	ldr	r3, [r7, #20]
 8007dde:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007de2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a17      	ldr	r2, [pc, #92]	@ (8007e44 <TIM_OC2_SetConfig+0xe4>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d003      	beq.n	8007df4 <TIM_OC2_SetConfig+0x94>
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	4a16      	ldr	r2, [pc, #88]	@ (8007e48 <TIM_OC2_SetConfig+0xe8>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d113      	bne.n	8007e1c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007dfa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007e02:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007e04:	683b      	ldr	r3, [r7, #0]
 8007e06:	695b      	ldr	r3, [r3, #20]
 8007e08:	009b      	lsls	r3, r3, #2
 8007e0a:	693a      	ldr	r2, [r7, #16]
 8007e0c:	4313      	orrs	r3, r2
 8007e0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	699b      	ldr	r3, [r3, #24]
 8007e14:	009b      	lsls	r3, r3, #2
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	4313      	orrs	r3, r2
 8007e1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	693a      	ldr	r2, [r7, #16]
 8007e20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	621a      	str	r2, [r3, #32]
}
 8007e36:	bf00      	nop
 8007e38:	371c      	adds	r7, #28
 8007e3a:	46bd      	mov	sp, r7
 8007e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	40010000 	.word	0x40010000
 8007e48:	40010400 	.word	0x40010400

08007e4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007e4c:	b480      	push	{r7}
 8007e4e:	b087      	sub	sp, #28
 8007e50:	af00      	add	r7, sp, #0
 8007e52:	6078      	str	r0, [r7, #4]
 8007e54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6a1b      	ldr	r3, [r3, #32]
 8007e60:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	685b      	ldr	r3, [r3, #4]
 8007e6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	69db      	ldr	r3, [r3, #28]
 8007e72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	f023 0303 	bic.w	r3, r3, #3
 8007e82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e84:	683b      	ldr	r3, [r7, #0]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	4313      	orrs	r3, r2
 8007e8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007e94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	689b      	ldr	r3, [r3, #8]
 8007e9a:	021b      	lsls	r3, r3, #8
 8007e9c:	697a      	ldr	r2, [r7, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	4a21      	ldr	r2, [pc, #132]	@ (8007f2c <TIM_OC3_SetConfig+0xe0>)
 8007ea6:	4293      	cmp	r3, r2
 8007ea8:	d003      	beq.n	8007eb2 <TIM_OC3_SetConfig+0x66>
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	4a20      	ldr	r2, [pc, #128]	@ (8007f30 <TIM_OC3_SetConfig+0xe4>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d10d      	bne.n	8007ece <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007eb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	68db      	ldr	r3, [r3, #12]
 8007ebe:	021b      	lsls	r3, r3, #8
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a16      	ldr	r2, [pc, #88]	@ (8007f2c <TIM_OC3_SetConfig+0xe0>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d003      	beq.n	8007ede <TIM_OC3_SetConfig+0x92>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	4a15      	ldr	r2, [pc, #84]	@ (8007f30 <TIM_OC3_SetConfig+0xe4>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d113      	bne.n	8007f06 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007ee4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007ee6:	693b      	ldr	r3, [r7, #16]
 8007ee8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007eec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	695b      	ldr	r3, [r3, #20]
 8007ef2:	011b      	lsls	r3, r3, #4
 8007ef4:	693a      	ldr	r2, [r7, #16]
 8007ef6:	4313      	orrs	r3, r2
 8007ef8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	699b      	ldr	r3, [r3, #24]
 8007efe:	011b      	lsls	r3, r3, #4
 8007f00:	693a      	ldr	r2, [r7, #16]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	693a      	ldr	r2, [r7, #16]
 8007f0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	68fa      	ldr	r2, [r7, #12]
 8007f10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	685a      	ldr	r2, [r3, #4]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	697a      	ldr	r2, [r7, #20]
 8007f1e:	621a      	str	r2, [r3, #32]
}
 8007f20:	bf00      	nop
 8007f22:	371c      	adds	r7, #28
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	40010000 	.word	0x40010000
 8007f30:	40010400 	.word	0x40010400

08007f34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007f34:	b480      	push	{r7}
 8007f36:	b087      	sub	sp, #28
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
 8007f3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6a1b      	ldr	r3, [r3, #32]
 8007f48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	685b      	ldr	r3, [r3, #4]
 8007f54:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	69db      	ldr	r3, [r3, #28]
 8007f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007f62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f6a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	021b      	lsls	r3, r3, #8
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	4313      	orrs	r3, r2
 8007f76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007f7e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	689b      	ldr	r3, [r3, #8]
 8007f84:	031b      	lsls	r3, r3, #12
 8007f86:	693a      	ldr	r2, [r7, #16]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	4a12      	ldr	r2, [pc, #72]	@ (8007fd8 <TIM_OC4_SetConfig+0xa4>)
 8007f90:	4293      	cmp	r3, r2
 8007f92:	d003      	beq.n	8007f9c <TIM_OC4_SetConfig+0x68>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	4a11      	ldr	r2, [pc, #68]	@ (8007fdc <TIM_OC4_SetConfig+0xa8>)
 8007f98:	4293      	cmp	r3, r2
 8007f9a:	d109      	bne.n	8007fb0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007f9c:	697b      	ldr	r3, [r7, #20]
 8007f9e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007fa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	695b      	ldr	r3, [r3, #20]
 8007fa8:	019b      	lsls	r3, r3, #6
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	697a      	ldr	r2, [r7, #20]
 8007fb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	68fa      	ldr	r2, [r7, #12]
 8007fba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	685a      	ldr	r2, [r3, #4]
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	693a      	ldr	r2, [r7, #16]
 8007fc8:	621a      	str	r2, [r3, #32]
}
 8007fca:	bf00      	nop
 8007fcc:	371c      	adds	r7, #28
 8007fce:	46bd      	mov	sp, r7
 8007fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd4:	4770      	bx	lr
 8007fd6:	bf00      	nop
 8007fd8:	40010000 	.word	0x40010000
 8007fdc:	40010400 	.word	0x40010400

08007fe0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fe0:	b480      	push	{r7}
 8007fe2:	b087      	sub	sp, #28
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	60f8      	str	r0, [r7, #12]
 8007fe8:	60b9      	str	r1, [r7, #8]
 8007fea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	6a1b      	ldr	r3, [r3, #32]
 8007ff0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6a1b      	ldr	r3, [r3, #32]
 8007ff6:	f023 0201 	bic.w	r2, r3, #1
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	699b      	ldr	r3, [r3, #24]
 8008002:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800800a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	011b      	lsls	r3, r3, #4
 8008010:	693a      	ldr	r2, [r7, #16]
 8008012:	4313      	orrs	r3, r2
 8008014:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	f023 030a 	bic.w	r3, r3, #10
 800801c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800801e:	697a      	ldr	r2, [r7, #20]
 8008020:	68bb      	ldr	r3, [r7, #8]
 8008022:	4313      	orrs	r3, r2
 8008024:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	693a      	ldr	r2, [r7, #16]
 800802a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	697a      	ldr	r2, [r7, #20]
 8008030:	621a      	str	r2, [r3, #32]
}
 8008032:	bf00      	nop
 8008034:	371c      	adds	r7, #28
 8008036:	46bd      	mov	sp, r7
 8008038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800803c:	4770      	bx	lr

0800803e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800803e:	b480      	push	{r7}
 8008040:	b087      	sub	sp, #28
 8008042:	af00      	add	r7, sp, #0
 8008044:	60f8      	str	r0, [r7, #12]
 8008046:	60b9      	str	r1, [r7, #8]
 8008048:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	6a1b      	ldr	r3, [r3, #32]
 800804e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	6a1b      	ldr	r3, [r3, #32]
 8008054:	f023 0210 	bic.w	r2, r3, #16
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	699b      	ldr	r3, [r3, #24]
 8008060:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008062:	693b      	ldr	r3, [r7, #16]
 8008064:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008068:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	031b      	lsls	r3, r3, #12
 800806e:	693a      	ldr	r2, [r7, #16]
 8008070:	4313      	orrs	r3, r2
 8008072:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008074:	697b      	ldr	r3, [r7, #20]
 8008076:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800807a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800807c:	68bb      	ldr	r3, [r7, #8]
 800807e:	011b      	lsls	r3, r3, #4
 8008080:	697a      	ldr	r2, [r7, #20]
 8008082:	4313      	orrs	r3, r2
 8008084:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	693a      	ldr	r2, [r7, #16]
 800808a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	697a      	ldr	r2, [r7, #20]
 8008090:	621a      	str	r2, [r3, #32]
}
 8008092:	bf00      	nop
 8008094:	371c      	adds	r7, #28
 8008096:	46bd      	mov	sp, r7
 8008098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800809c:	4770      	bx	lr

0800809e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800809e:	b480      	push	{r7}
 80080a0:	b085      	sub	sp, #20
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
 80080a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	689b      	ldr	r3, [r3, #8]
 80080ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080b6:	683a      	ldr	r2, [r7, #0]
 80080b8:	68fb      	ldr	r3, [r7, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	f043 0307 	orr.w	r3, r3, #7
 80080c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	609a      	str	r2, [r3, #8]
}
 80080c8:	bf00      	nop
 80080ca:	3714      	adds	r7, #20
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b087      	sub	sp, #28
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	607a      	str	r2, [r7, #4]
 80080e0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	689b      	ldr	r3, [r3, #8]
 80080e6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80080ee:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	021a      	lsls	r2, r3, #8
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	431a      	orrs	r2, r3
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	4313      	orrs	r3, r2
 80080fc:	697a      	ldr	r2, [r7, #20]
 80080fe:	4313      	orrs	r3, r2
 8008100:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	697a      	ldr	r2, [r7, #20]
 8008106:	609a      	str	r2, [r3, #8]
}
 8008108:	bf00      	nop
 800810a:	371c      	adds	r7, #28
 800810c:	46bd      	mov	sp, r7
 800810e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008112:	4770      	bx	lr

08008114 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008114:	b480      	push	{r7}
 8008116:	b087      	sub	sp, #28
 8008118:	af00      	add	r7, sp, #0
 800811a:	60f8      	str	r0, [r7, #12]
 800811c:	60b9      	str	r1, [r7, #8]
 800811e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008120:	68bb      	ldr	r3, [r7, #8]
 8008122:	f003 031f 	and.w	r3, r3, #31
 8008126:	2201      	movs	r2, #1
 8008128:	fa02 f303 	lsl.w	r3, r2, r3
 800812c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	6a1a      	ldr	r2, [r3, #32]
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	43db      	mvns	r3, r3
 8008136:	401a      	ands	r2, r3
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	6a1a      	ldr	r2, [r3, #32]
 8008140:	68bb      	ldr	r3, [r7, #8]
 8008142:	f003 031f 	and.w	r3, r3, #31
 8008146:	6879      	ldr	r1, [r7, #4]
 8008148:	fa01 f303 	lsl.w	r3, r1, r3
 800814c:	431a      	orrs	r2, r3
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	621a      	str	r2, [r3, #32]
}
 8008152:	bf00      	nop
 8008154:	371c      	adds	r7, #28
 8008156:	46bd      	mov	sp, r7
 8008158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800815c:	4770      	bx	lr
	...

08008160 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008160:	b480      	push	{r7}
 8008162:	b085      	sub	sp, #20
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
 8008168:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008170:	2b01      	cmp	r3, #1
 8008172:	d101      	bne.n	8008178 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008174:	2302      	movs	r3, #2
 8008176:	e05a      	b.n	800822e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2202      	movs	r2, #2
 8008184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800819e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	4313      	orrs	r3, r2
 80081a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	68fa      	ldr	r2, [r7, #12]
 80081b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a21      	ldr	r2, [pc, #132]	@ (800823c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d022      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80081c4:	d01d      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a1d      	ldr	r2, [pc, #116]	@ (8008240 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d018      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a1b      	ldr	r2, [pc, #108]	@ (8008244 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d013      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a1a      	ldr	r2, [pc, #104]	@ (8008248 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80081e0:	4293      	cmp	r3, r2
 80081e2:	d00e      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	4a18      	ldr	r2, [pc, #96]	@ (800824c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80081ea:	4293      	cmp	r3, r2
 80081ec:	d009      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4a17      	ldr	r2, [pc, #92]	@ (8008250 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80081f4:	4293      	cmp	r3, r2
 80081f6:	d004      	beq.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	4a15      	ldr	r2, [pc, #84]	@ (8008254 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d10c      	bne.n	800821c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008208:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800820a:	683b      	ldr	r3, [r7, #0]
 800820c:	685b      	ldr	r3, [r3, #4]
 800820e:	68ba      	ldr	r2, [r7, #8]
 8008210:	4313      	orrs	r3, r2
 8008212:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	68ba      	ldr	r2, [r7, #8]
 800821a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2201      	movs	r2, #1
 8008220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2200      	movs	r2, #0
 8008228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800822c:	2300      	movs	r3, #0
}
 800822e:	4618      	mov	r0, r3
 8008230:	3714      	adds	r7, #20
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop
 800823c:	40010000 	.word	0x40010000
 8008240:	40000400 	.word	0x40000400
 8008244:	40000800 	.word	0x40000800
 8008248:	40000c00 	.word	0x40000c00
 800824c:	40010400 	.word	0x40010400
 8008250:	40014000 	.word	0x40014000
 8008254:	40001800 	.word	0x40001800

08008258 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008258:	b480      	push	{r7}
 800825a:	b083      	sub	sp, #12
 800825c:	af00      	add	r7, sp, #0
 800825e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008260:	bf00      	nop
 8008262:	370c      	adds	r7, #12
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800826c:	b480      	push	{r7}
 800826e:	b083      	sub	sp, #12
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008274:	bf00      	nop
 8008276:	370c      	adds	r7, #12
 8008278:	46bd      	mov	sp, r7
 800827a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800827e:	4770      	bx	lr

08008280 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008280:	b580      	push	{r7, lr}
 8008282:	b082      	sub	sp, #8
 8008284:	af00      	add	r7, sp, #0
 8008286:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2b00      	cmp	r3, #0
 800828c:	d101      	bne.n	8008292 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800828e:	2301      	movs	r3, #1
 8008290:	e042      	b.n	8008318 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008298:	b2db      	uxtb	r3, r3
 800829a:	2b00      	cmp	r3, #0
 800829c:	d106      	bne.n	80082ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2200      	movs	r2, #0
 80082a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f7fc f84c 	bl	8004344 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2224      	movs	r2, #36	@ 0x24
 80082b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	68da      	ldr	r2, [r3, #12]
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80082c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80082c4:	6878      	ldr	r0, [r7, #4]
 80082c6:	f000 fc19 	bl	8008afc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	691a      	ldr	r2, [r3, #16]
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80082d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	695a      	ldr	r2, [r3, #20]
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80082e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	68da      	ldr	r2, [r3, #12]
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80082f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2200      	movs	r2, #0
 80082fe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	2220      	movs	r2, #32
 8008304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	2220      	movs	r2, #32
 800830c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2200      	movs	r2, #0
 8008314:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008316:	2300      	movs	r3, #0
}
 8008318:	4618      	mov	r0, r3
 800831a:	3708      	adds	r7, #8
 800831c:	46bd      	mov	sp, r7
 800831e:	bd80      	pop	{r7, pc}

08008320 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008320:	b580      	push	{r7, lr}
 8008322:	b08a      	sub	sp, #40	@ 0x28
 8008324:	af02      	add	r7, sp, #8
 8008326:	60f8      	str	r0, [r7, #12]
 8008328:	60b9      	str	r1, [r7, #8]
 800832a:	603b      	str	r3, [r7, #0]
 800832c:	4613      	mov	r3, r2
 800832e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008330:	2300      	movs	r3, #0
 8008332:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800833a:	b2db      	uxtb	r3, r3
 800833c:	2b20      	cmp	r3, #32
 800833e:	d175      	bne.n	800842c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008340:	68bb      	ldr	r3, [r7, #8]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d002      	beq.n	800834c <HAL_UART_Transmit+0x2c>
 8008346:	88fb      	ldrh	r3, [r7, #6]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d101      	bne.n	8008350 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800834c:	2301      	movs	r3, #1
 800834e:	e06e      	b.n	800842e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	2200      	movs	r2, #0
 8008354:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2221      	movs	r2, #33	@ 0x21
 800835a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800835e:	f7fc fa73 	bl	8004848 <HAL_GetTick>
 8008362:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	88fa      	ldrh	r2, [r7, #6]
 8008368:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	88fa      	ldrh	r2, [r7, #6]
 800836e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008378:	d108      	bne.n	800838c <HAL_UART_Transmit+0x6c>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	691b      	ldr	r3, [r3, #16]
 800837e:	2b00      	cmp	r3, #0
 8008380:	d104      	bne.n	800838c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008382:	2300      	movs	r3, #0
 8008384:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008386:	68bb      	ldr	r3, [r7, #8]
 8008388:	61bb      	str	r3, [r7, #24]
 800838a:	e003      	b.n	8008394 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800838c:	68bb      	ldr	r3, [r7, #8]
 800838e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008390:	2300      	movs	r3, #0
 8008392:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008394:	e02e      	b.n	80083f4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008396:	683b      	ldr	r3, [r7, #0]
 8008398:	9300      	str	r3, [sp, #0]
 800839a:	697b      	ldr	r3, [r7, #20]
 800839c:	2200      	movs	r2, #0
 800839e:	2180      	movs	r1, #128	@ 0x80
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 fa2c 	bl	80087fe <UART_WaitOnFlagUntilTimeout>
 80083a6:	4603      	mov	r3, r0
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d005      	beq.n	80083b8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	2220      	movs	r2, #32
 80083b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80083b4:	2303      	movs	r3, #3
 80083b6:	e03a      	b.n	800842e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80083b8:	69fb      	ldr	r3, [r7, #28]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d10b      	bne.n	80083d6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	881b      	ldrh	r3, [r3, #0]
 80083c2:	461a      	mov	r2, r3
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083cc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80083ce:	69bb      	ldr	r3, [r7, #24]
 80083d0:	3302      	adds	r3, #2
 80083d2:	61bb      	str	r3, [r7, #24]
 80083d4:	e007      	b.n	80083e6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80083d6:	69fb      	ldr	r3, [r7, #28]
 80083d8:	781a      	ldrb	r2, [r3, #0]
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	3301      	adds	r3, #1
 80083e4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	3b01      	subs	r3, #1
 80083ee:	b29a      	uxth	r2, r3
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80083f8:	b29b      	uxth	r3, r3
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d1cb      	bne.n	8008396 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80083fe:	683b      	ldr	r3, [r7, #0]
 8008400:	9300      	str	r3, [sp, #0]
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	2200      	movs	r2, #0
 8008406:	2140      	movs	r1, #64	@ 0x40
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 f9f8 	bl	80087fe <UART_WaitOnFlagUntilTimeout>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d005      	beq.n	8008420 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	2220      	movs	r2, #32
 8008418:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e006      	b.n	800842e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	2220      	movs	r2, #32
 8008424:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8008428:	2300      	movs	r3, #0
 800842a:	e000      	b.n	800842e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800842c:	2302      	movs	r3, #2
  }
}
 800842e:	4618      	mov	r0, r3
 8008430:	3720      	adds	r7, #32
 8008432:	46bd      	mov	sp, r7
 8008434:	bd80      	pop	{r7, pc}

08008436 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008436:	b580      	push	{r7, lr}
 8008438:	b08a      	sub	sp, #40	@ 0x28
 800843a:	af02      	add	r7, sp, #8
 800843c:	60f8      	str	r0, [r7, #12]
 800843e:	60b9      	str	r1, [r7, #8]
 8008440:	603b      	str	r3, [r7, #0]
 8008442:	4613      	mov	r3, r2
 8008444:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008446:	2300      	movs	r3, #0
 8008448:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008450:	b2db      	uxtb	r3, r3
 8008452:	2b20      	cmp	r3, #32
 8008454:	f040 8081 	bne.w	800855a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8008458:	68bb      	ldr	r3, [r7, #8]
 800845a:	2b00      	cmp	r3, #0
 800845c:	d002      	beq.n	8008464 <HAL_UART_Receive+0x2e>
 800845e:	88fb      	ldrh	r3, [r7, #6]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e079      	b.n	800855c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2200      	movs	r2, #0
 800846c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2222      	movs	r2, #34	@ 0x22
 8008472:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	2200      	movs	r2, #0
 800847a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800847c:	f7fc f9e4 	bl	8004848 <HAL_GetTick>
 8008480:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	88fa      	ldrh	r2, [r7, #6]
 8008486:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	88fa      	ldrh	r2, [r7, #6]
 800848c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	689b      	ldr	r3, [r3, #8]
 8008492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008496:	d108      	bne.n	80084aa <HAL_UART_Receive+0x74>
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	691b      	ldr	r3, [r3, #16]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d104      	bne.n	80084aa <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80084a0:	2300      	movs	r3, #0
 80084a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	61bb      	str	r3, [r7, #24]
 80084a8:	e003      	b.n	80084b2 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80084ae:	2300      	movs	r3, #0
 80084b0:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80084b2:	e047      	b.n	8008544 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80084b4:	683b      	ldr	r3, [r7, #0]
 80084b6:	9300      	str	r3, [sp, #0]
 80084b8:	697b      	ldr	r3, [r7, #20]
 80084ba:	2200      	movs	r2, #0
 80084bc:	2120      	movs	r1, #32
 80084be:	68f8      	ldr	r0, [r7, #12]
 80084c0:	f000 f99d 	bl	80087fe <UART_WaitOnFlagUntilTimeout>
 80084c4:	4603      	mov	r3, r0
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d005      	beq.n	80084d6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	2220      	movs	r2, #32
 80084ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 80084d2:	2303      	movs	r3, #3
 80084d4:	e042      	b.n	800855c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 80084d6:	69fb      	ldr	r3, [r7, #28]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d10c      	bne.n	80084f6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	b29b      	uxth	r3, r3
 80084e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80084e8:	b29a      	uxth	r2, r3
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 80084ee:	69bb      	ldr	r3, [r7, #24]
 80084f0:	3302      	adds	r3, #2
 80084f2:	61bb      	str	r3, [r7, #24]
 80084f4:	e01f      	b.n	8008536 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80084f6:	68fb      	ldr	r3, [r7, #12]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80084fe:	d007      	beq.n	8008510 <HAL_UART_Receive+0xda>
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d10a      	bne.n	800851e <HAL_UART_Receive+0xe8>
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	691b      	ldr	r3, [r3, #16]
 800850c:	2b00      	cmp	r3, #0
 800850e:	d106      	bne.n	800851e <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	b2da      	uxtb	r2, r3
 8008518:	69fb      	ldr	r3, [r7, #28]
 800851a:	701a      	strb	r2, [r3, #0]
 800851c:	e008      	b.n	8008530 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	685b      	ldr	r3, [r3, #4]
 8008524:	b2db      	uxtb	r3, r3
 8008526:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800852a:	b2da      	uxtb	r2, r3
 800852c:	69fb      	ldr	r3, [r7, #28]
 800852e:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8008530:	69fb      	ldr	r3, [r7, #28]
 8008532:	3301      	adds	r3, #1
 8008534:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800853a:	b29b      	uxth	r3, r3
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008548:	b29b      	uxth	r3, r3
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1b2      	bne.n	80084b4 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	2220      	movs	r2, #32
 8008552:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800855a:	2302      	movs	r3, #2
  }
}
 800855c:	4618      	mov	r0, r3
 800855e:	3720      	adds	r7, #32
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b084      	sub	sp, #16
 8008568:	af00      	add	r7, sp, #0
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	4613      	mov	r3, r2
 8008570:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008578:	b2db      	uxtb	r3, r3
 800857a:	2b20      	cmp	r3, #32
 800857c:	d112      	bne.n	80085a4 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800857e:	68bb      	ldr	r3, [r7, #8]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d002      	beq.n	800858a <HAL_UART_Receive_DMA+0x26>
 8008584:	88fb      	ldrh	r3, [r7, #6]
 8008586:	2b00      	cmp	r3, #0
 8008588:	d101      	bne.n	800858e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800858a:	2301      	movs	r3, #1
 800858c:	e00b      	b.n	80085a6 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	2200      	movs	r2, #0
 8008592:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008594:	88fb      	ldrh	r3, [r7, #6]
 8008596:	461a      	mov	r2, r3
 8008598:	68b9      	ldr	r1, [r7, #8]
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f000 f988 	bl	80088b0 <UART_Start_Receive_DMA>
 80085a0:	4603      	mov	r3, r0
 80085a2:	e000      	b.n	80085a6 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80085a4:	2302      	movs	r3, #2
  }
}
 80085a6:	4618      	mov	r0, r3
 80085a8:	3710      	adds	r7, #16
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}

080085ae <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80085ae:	b480      	push	{r7}
 80085b0:	b083      	sub	sp, #12
 80085b2:	af00      	add	r7, sp, #0
 80085b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80085b6:	bf00      	nop
 80085b8:	370c      	adds	r7, #12
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr

080085c2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80085c2:	b480      	push	{r7}
 80085c4:	b083      	sub	sp, #12
 80085c6:	af00      	add	r7, sp, #0
 80085c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80085ca:	bf00      	nop
 80085cc:	370c      	adds	r7, #12
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80085d6:	b480      	push	{r7}
 80085d8:	b083      	sub	sp, #12
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80085de:	bf00      	nop
 80085e0:	370c      	adds	r7, #12
 80085e2:	46bd      	mov	sp, r7
 80085e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e8:	4770      	bx	lr

080085ea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80085ea:	b480      	push	{r7}
 80085ec:	b083      	sub	sp, #12
 80085ee:	af00      	add	r7, sp, #0
 80085f0:	6078      	str	r0, [r7, #4]
 80085f2:	460b      	mov	r3, r1
 80085f4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80085f6:	bf00      	nop
 80085f8:	370c      	adds	r7, #12
 80085fa:	46bd      	mov	sp, r7
 80085fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008600:	4770      	bx	lr

08008602 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008602:	b580      	push	{r7, lr}
 8008604:	b09c      	sub	sp, #112	@ 0x70
 8008606:	af00      	add	r7, sp, #0
 8008608:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800860e:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800861a:	2b00      	cmp	r3, #0
 800861c:	d172      	bne.n	8008704 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800861e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008620:	2200      	movs	r2, #0
 8008622:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008624:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	330c      	adds	r3, #12
 800862a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800862e:	e853 3f00 	ldrex	r3, [r3]
 8008632:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008634:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008636:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800863a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800863c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	330c      	adds	r3, #12
 8008642:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008644:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008646:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008648:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800864a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800864c:	e841 2300 	strex	r3, r2, [r1]
 8008650:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008652:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008654:	2b00      	cmp	r3, #0
 8008656:	d1e5      	bne.n	8008624 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008658:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	3314      	adds	r3, #20
 800865e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008660:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008662:	e853 3f00 	ldrex	r3, [r3]
 8008666:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800866a:	f023 0301 	bic.w	r3, r3, #1
 800866e:	667b      	str	r3, [r7, #100]	@ 0x64
 8008670:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3314      	adds	r3, #20
 8008676:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008678:	647a      	str	r2, [r7, #68]	@ 0x44
 800867a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800867e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008680:	e841 2300 	strex	r3, r2, [r1]
 8008684:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008686:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008688:	2b00      	cmp	r3, #0
 800868a:	d1e5      	bne.n	8008658 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800868c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	3314      	adds	r3, #20
 8008692:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008696:	e853 3f00 	ldrex	r3, [r3]
 800869a:	623b      	str	r3, [r7, #32]
   return(result);
 800869c:	6a3b      	ldr	r3, [r7, #32]
 800869e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80086a2:	663b      	str	r3, [r7, #96]	@ 0x60
 80086a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3314      	adds	r3, #20
 80086aa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80086ac:	633a      	str	r2, [r7, #48]	@ 0x30
 80086ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086b4:	e841 2300 	strex	r3, r2, [r1]
 80086b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d1e5      	bne.n	800868c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80086c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086c2:	2220      	movs	r2, #32
 80086c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d119      	bne.n	8008704 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	330c      	adds	r3, #12
 80086d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	e853 3f00 	ldrex	r3, [r3]
 80086de:	60fb      	str	r3, [r7, #12]
   return(result);
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	f023 0310 	bic.w	r3, r3, #16
 80086e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80086e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	330c      	adds	r3, #12
 80086ee:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80086f0:	61fa      	str	r2, [r7, #28]
 80086f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f4:	69b9      	ldr	r1, [r7, #24]
 80086f6:	69fa      	ldr	r2, [r7, #28]
 80086f8:	e841 2300 	strex	r3, r2, [r1]
 80086fc:	617b      	str	r3, [r7, #20]
   return(result);
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d1e5      	bne.n	80086d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008704:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008706:	2200      	movs	r2, #0
 8008708:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800870a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800870c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800870e:	2b01      	cmp	r3, #1
 8008710:	d106      	bne.n	8008720 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008712:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008714:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008716:	4619      	mov	r1, r3
 8008718:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800871a:	f7ff ff66 	bl	80085ea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800871e:	e002      	b.n	8008726 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8008720:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008722:	f7ff ff44 	bl	80085ae <HAL_UART_RxCpltCallback>
}
 8008726:	bf00      	nop
 8008728:	3770      	adds	r7, #112	@ 0x70
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800872e:	b580      	push	{r7, lr}
 8008730:	b084      	sub	sp, #16
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800873a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2201      	movs	r2, #1
 8008740:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008746:	2b01      	cmp	r3, #1
 8008748:	d108      	bne.n	800875c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800874e:	085b      	lsrs	r3, r3, #1
 8008750:	b29b      	uxth	r3, r3
 8008752:	4619      	mov	r1, r3
 8008754:	68f8      	ldr	r0, [r7, #12]
 8008756:	f7ff ff48 	bl	80085ea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800875a:	e002      	b.n	8008762 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800875c:	68f8      	ldr	r0, [r7, #12]
 800875e:	f7ff ff30 	bl	80085c2 <HAL_UART_RxHalfCpltCallback>
}
 8008762:	bf00      	nop
 8008764:	3710      	adds	r7, #16
 8008766:	46bd      	mov	sp, r7
 8008768:	bd80      	pop	{r7, pc}

0800876a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b084      	sub	sp, #16
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008772:	2300      	movs	r3, #0
 8008774:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800877a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	695b      	ldr	r3, [r3, #20]
 8008782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008786:	2b80      	cmp	r3, #128	@ 0x80
 8008788:	bf0c      	ite	eq
 800878a:	2301      	moveq	r3, #1
 800878c:	2300      	movne	r3, #0
 800878e:	b2db      	uxtb	r3, r3
 8008790:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b21      	cmp	r3, #33	@ 0x21
 800879c:	d108      	bne.n	80087b0 <UART_DMAError+0x46>
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d005      	beq.n	80087b0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2200      	movs	r2, #0
 80087a8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80087aa:	68b8      	ldr	r0, [r7, #8]
 80087ac:	f000 f91a 	bl	80089e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	695b      	ldr	r3, [r3, #20]
 80087b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80087ba:	2b40      	cmp	r3, #64	@ 0x40
 80087bc:	bf0c      	ite	eq
 80087be:	2301      	moveq	r3, #1
 80087c0:	2300      	movne	r3, #0
 80087c2:	b2db      	uxtb	r3, r3
 80087c4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80087cc:	b2db      	uxtb	r3, r3
 80087ce:	2b22      	cmp	r3, #34	@ 0x22
 80087d0:	d108      	bne.n	80087e4 <UART_DMAError+0x7a>
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d005      	beq.n	80087e4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	2200      	movs	r2, #0
 80087dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80087de:	68b8      	ldr	r0, [r7, #8]
 80087e0:	f000 f928 	bl	8008a34 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80087e4:	68bb      	ldr	r3, [r7, #8]
 80087e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80087e8:	f043 0210 	orr.w	r2, r3, #16
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80087f0:	68b8      	ldr	r0, [r7, #8]
 80087f2:	f7ff fef0 	bl	80085d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80087f6:	bf00      	nop
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}

080087fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80087fe:	b580      	push	{r7, lr}
 8008800:	b086      	sub	sp, #24
 8008802:	af00      	add	r7, sp, #0
 8008804:	60f8      	str	r0, [r7, #12]
 8008806:	60b9      	str	r1, [r7, #8]
 8008808:	603b      	str	r3, [r7, #0]
 800880a:	4613      	mov	r3, r2
 800880c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800880e:	e03b      	b.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008810:	6a3b      	ldr	r3, [r7, #32]
 8008812:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008816:	d037      	beq.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008818:	f7fc f816 	bl	8004848 <HAL_GetTick>
 800881c:	4602      	mov	r2, r0
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	1ad3      	subs	r3, r2, r3
 8008822:	6a3a      	ldr	r2, [r7, #32]
 8008824:	429a      	cmp	r2, r3
 8008826:	d302      	bcc.n	800882e <UART_WaitOnFlagUntilTimeout+0x30>
 8008828:	6a3b      	ldr	r3, [r7, #32]
 800882a:	2b00      	cmp	r3, #0
 800882c:	d101      	bne.n	8008832 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800882e:	2303      	movs	r3, #3
 8008830:	e03a      	b.n	80088a8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	68db      	ldr	r3, [r3, #12]
 8008838:	f003 0304 	and.w	r3, r3, #4
 800883c:	2b00      	cmp	r3, #0
 800883e:	d023      	beq.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008840:	68bb      	ldr	r3, [r7, #8]
 8008842:	2b80      	cmp	r3, #128	@ 0x80
 8008844:	d020      	beq.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b40      	cmp	r3, #64	@ 0x40
 800884a:	d01d      	beq.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f003 0308 	and.w	r3, r3, #8
 8008856:	2b08      	cmp	r3, #8
 8008858:	d116      	bne.n	8008888 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800885a:	2300      	movs	r3, #0
 800885c:	617b      	str	r3, [r7, #20]
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	617b      	str	r3, [r7, #20]
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	617b      	str	r3, [r7, #20]
 800886e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008870:	68f8      	ldr	r0, [r7, #12]
 8008872:	f000 f8df 	bl	8008a34 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2208      	movs	r2, #8
 800887a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800887c:	68fb      	ldr	r3, [r7, #12]
 800887e:	2200      	movs	r2, #0
 8008880:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e00f      	b.n	80088a8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	681a      	ldr	r2, [r3, #0]
 800888e:	68bb      	ldr	r3, [r7, #8]
 8008890:	4013      	ands	r3, r2
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	429a      	cmp	r2, r3
 8008896:	bf0c      	ite	eq
 8008898:	2301      	moveq	r3, #1
 800889a:	2300      	movne	r3, #0
 800889c:	b2db      	uxtb	r3, r3
 800889e:	461a      	mov	r2, r3
 80088a0:	79fb      	ldrb	r3, [r7, #7]
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d0b4      	beq.n	8008810 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	3718      	adds	r7, #24
 80088ac:	46bd      	mov	sp, r7
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b098      	sub	sp, #96	@ 0x60
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	60f8      	str	r0, [r7, #12]
 80088b8:	60b9      	str	r1, [r7, #8]
 80088ba:	4613      	mov	r3, r2
 80088bc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80088be:	68ba      	ldr	r2, [r7, #8]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	88fa      	ldrh	r2, [r7, #6]
 80088c8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2200      	movs	r2, #0
 80088ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2222      	movs	r2, #34	@ 0x22
 80088d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088dc:	4a3e      	ldr	r2, [pc, #248]	@ (80089d8 <UART_Start_Receive_DMA+0x128>)
 80088de:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088e4:	4a3d      	ldr	r2, [pc, #244]	@ (80089dc <UART_Start_Receive_DMA+0x12c>)
 80088e6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088ec:	4a3c      	ldr	r2, [pc, #240]	@ (80089e0 <UART_Start_Receive_DMA+0x130>)
 80088ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088f4:	2200      	movs	r2, #0
 80088f6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80088f8:	f107 0308 	add.w	r3, r7, #8
 80088fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	3304      	adds	r3, #4
 8008908:	4619      	mov	r1, r3
 800890a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	88fb      	ldrh	r3, [r7, #6]
 8008910:	f7fc f98a 	bl	8004c28 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008914:	2300      	movs	r3, #0
 8008916:	613b      	str	r3, [r7, #16]
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	613b      	str	r3, [r7, #16]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	613b      	str	r3, [r7, #16]
 8008928:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	691b      	ldr	r3, [r3, #16]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d019      	beq.n	8008966 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	330c      	adds	r3, #12
 8008938:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800893a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800893c:	e853 3f00 	ldrex	r3, [r3]
 8008940:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008942:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008944:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008948:	65bb      	str	r3, [r7, #88]	@ 0x58
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	330c      	adds	r3, #12
 8008950:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008952:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008954:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008956:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008958:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800895a:	e841 2300 	strex	r3, r2, [r1]
 800895e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008960:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008962:	2b00      	cmp	r3, #0
 8008964:	d1e5      	bne.n	8008932 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3314      	adds	r3, #20
 800896c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800896e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008970:	e853 3f00 	ldrex	r3, [r3]
 8008974:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008978:	f043 0301 	orr.w	r3, r3, #1
 800897c:	657b      	str	r3, [r7, #84]	@ 0x54
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	3314      	adds	r3, #20
 8008984:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008986:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008988:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800898a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800898c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800898e:	e841 2300 	strex	r3, r2, [r1]
 8008992:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008996:	2b00      	cmp	r3, #0
 8008998:	d1e5      	bne.n	8008966 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	3314      	adds	r3, #20
 80089a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089a2:	69bb      	ldr	r3, [r7, #24]
 80089a4:	e853 3f00 	ldrex	r3, [r3]
 80089a8:	617b      	str	r3, [r7, #20]
   return(result);
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089b0:	653b      	str	r3, [r7, #80]	@ 0x50
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	3314      	adds	r3, #20
 80089b8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80089ba:	627a      	str	r2, [r7, #36]	@ 0x24
 80089bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089be:	6a39      	ldr	r1, [r7, #32]
 80089c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089c2:	e841 2300 	strex	r3, r2, [r1]
 80089c6:	61fb      	str	r3, [r7, #28]
   return(result);
 80089c8:	69fb      	ldr	r3, [r7, #28]
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d1e5      	bne.n	800899a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80089ce:	2300      	movs	r3, #0
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3760      	adds	r7, #96	@ 0x60
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	08008603 	.word	0x08008603
 80089dc:	0800872f 	.word	0x0800872f
 80089e0:	0800876b 	.word	0x0800876b

080089e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80089e4:	b480      	push	{r7}
 80089e6:	b089      	sub	sp, #36	@ 0x24
 80089e8:	af00      	add	r7, sp, #0
 80089ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	330c      	adds	r3, #12
 80089f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	e853 3f00 	ldrex	r3, [r3]
 80089fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80089fc:	68bb      	ldr	r3, [r7, #8]
 80089fe:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008a02:	61fb      	str	r3, [r7, #28]
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	330c      	adds	r3, #12
 8008a0a:	69fa      	ldr	r2, [r7, #28]
 8008a0c:	61ba      	str	r2, [r7, #24]
 8008a0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a10:	6979      	ldr	r1, [r7, #20]
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	e841 2300 	strex	r3, r2, [r1]
 8008a18:	613b      	str	r3, [r7, #16]
   return(result);
 8008a1a:	693b      	ldr	r3, [r7, #16]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	d1e5      	bne.n	80089ec <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	2220      	movs	r2, #32
 8008a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008a28:	bf00      	nop
 8008a2a:	3724      	adds	r7, #36	@ 0x24
 8008a2c:	46bd      	mov	sp, r7
 8008a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a32:	4770      	bx	lr

08008a34 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a34:	b480      	push	{r7}
 8008a36:	b095      	sub	sp, #84	@ 0x54
 8008a38:	af00      	add	r7, sp, #0
 8008a3a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	330c      	adds	r3, #12
 8008a42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a46:	e853 3f00 	ldrex	r3, [r3]
 8008a4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008a4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a4e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	330c      	adds	r3, #12
 8008a5a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008a5c:	643a      	str	r2, [r7, #64]	@ 0x40
 8008a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a60:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a62:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a64:	e841 2300 	strex	r3, r2, [r1]
 8008a68:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e5      	bne.n	8008a3c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	3314      	adds	r3, #20
 8008a76:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a78:	6a3b      	ldr	r3, [r7, #32]
 8008a7a:	e853 3f00 	ldrex	r3, [r3]
 8008a7e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a80:	69fb      	ldr	r3, [r7, #28]
 8008a82:	f023 0301 	bic.w	r3, r3, #1
 8008a86:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	3314      	adds	r3, #20
 8008a8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a90:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a92:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a94:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a96:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a98:	e841 2300 	strex	r3, r2, [r1]
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d1e5      	bne.n	8008a70 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d119      	bne.n	8008ae0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	330c      	adds	r3, #12
 8008ab2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	e853 3f00 	ldrex	r3, [r3]
 8008aba:	60bb      	str	r3, [r7, #8]
   return(result);
 8008abc:	68bb      	ldr	r3, [r7, #8]
 8008abe:	f023 0310 	bic.w	r3, r3, #16
 8008ac2:	647b      	str	r3, [r7, #68]	@ 0x44
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	330c      	adds	r3, #12
 8008aca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008acc:	61ba      	str	r2, [r7, #24]
 8008ace:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ad0:	6979      	ldr	r1, [r7, #20]
 8008ad2:	69ba      	ldr	r2, [r7, #24]
 8008ad4:	e841 2300 	strex	r3, r2, [r1]
 8008ad8:	613b      	str	r3, [r7, #16]
   return(result);
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d1e5      	bne.n	8008aac <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	2220      	movs	r2, #32
 8008ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2200      	movs	r2, #0
 8008aec:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008aee:	bf00      	nop
 8008af0:	3754      	adds	r7, #84	@ 0x54
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr
	...

08008afc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008b00:	b0c0      	sub	sp, #256	@ 0x100
 8008b02:	af00      	add	r7, sp, #0
 8008b04:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008b08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	691b      	ldr	r3, [r3, #16]
 8008b10:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008b14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b18:	68d9      	ldr	r1, [r3, #12]
 8008b1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b1e:	681a      	ldr	r2, [r3, #0]
 8008b20:	ea40 0301 	orr.w	r3, r0, r1
 8008b24:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008b26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b2a:	689a      	ldr	r2, [r3, #8]
 8008b2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	431a      	orrs	r2, r3
 8008b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b38:	695b      	ldr	r3, [r3, #20]
 8008b3a:	431a      	orrs	r2, r3
 8008b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b40:	69db      	ldr	r3, [r3, #28]
 8008b42:	4313      	orrs	r3, r2
 8008b44:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008b48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	68db      	ldr	r3, [r3, #12]
 8008b50:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008b54:	f021 010c 	bic.w	r1, r1, #12
 8008b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b5c:	681a      	ldr	r2, [r3, #0]
 8008b5e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008b62:	430b      	orrs	r3, r1
 8008b64:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008b66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	695b      	ldr	r3, [r3, #20]
 8008b6e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b76:	6999      	ldr	r1, [r3, #24]
 8008b78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b7c:	681a      	ldr	r2, [r3, #0]
 8008b7e:	ea40 0301 	orr.w	r3, r0, r1
 8008b82:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b88:	681a      	ldr	r2, [r3, #0]
 8008b8a:	4b8f      	ldr	r3, [pc, #572]	@ (8008dc8 <UART_SetConfig+0x2cc>)
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d005      	beq.n	8008b9c <UART_SetConfig+0xa0>
 8008b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	4b8d      	ldr	r3, [pc, #564]	@ (8008dcc <UART_SetConfig+0x2d0>)
 8008b98:	429a      	cmp	r2, r3
 8008b9a:	d104      	bne.n	8008ba6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008b9c:	f7fd fe60 	bl	8006860 <HAL_RCC_GetPCLK2Freq>
 8008ba0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008ba4:	e003      	b.n	8008bae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008ba6:	f7fd fe47 	bl	8006838 <HAL_RCC_GetPCLK1Freq>
 8008baa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008bae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008bb2:	69db      	ldr	r3, [r3, #28]
 8008bb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008bb8:	f040 810c 	bne.w	8008dd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008bbc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008bc6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008bca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008bce:	4622      	mov	r2, r4
 8008bd0:	462b      	mov	r3, r5
 8008bd2:	1891      	adds	r1, r2, r2
 8008bd4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008bd6:	415b      	adcs	r3, r3
 8008bd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008bda:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008bde:	4621      	mov	r1, r4
 8008be0:	eb12 0801 	adds.w	r8, r2, r1
 8008be4:	4629      	mov	r1, r5
 8008be6:	eb43 0901 	adc.w	r9, r3, r1
 8008bea:	f04f 0200 	mov.w	r2, #0
 8008bee:	f04f 0300 	mov.w	r3, #0
 8008bf2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008bf6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008bfa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008bfe:	4690      	mov	r8, r2
 8008c00:	4699      	mov	r9, r3
 8008c02:	4623      	mov	r3, r4
 8008c04:	eb18 0303 	adds.w	r3, r8, r3
 8008c08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008c0c:	462b      	mov	r3, r5
 8008c0e:	eb49 0303 	adc.w	r3, r9, r3
 8008c12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008c16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c1a:	685b      	ldr	r3, [r3, #4]
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008c22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008c26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	18db      	adds	r3, r3, r3
 8008c2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8008c30:	4613      	mov	r3, r2
 8008c32:	eb42 0303 	adc.w	r3, r2, r3
 8008c36:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008c3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008c40:	f7f7 ffc6 	bl	8000bd0 <__aeabi_uldivmod>
 8008c44:	4602      	mov	r2, r0
 8008c46:	460b      	mov	r3, r1
 8008c48:	4b61      	ldr	r3, [pc, #388]	@ (8008dd0 <UART_SetConfig+0x2d4>)
 8008c4a:	fba3 2302 	umull	r2, r3, r3, r2
 8008c4e:	095b      	lsrs	r3, r3, #5
 8008c50:	011c      	lsls	r4, r3, #4
 8008c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c56:	2200      	movs	r2, #0
 8008c58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008c5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008c60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008c64:	4642      	mov	r2, r8
 8008c66:	464b      	mov	r3, r9
 8008c68:	1891      	adds	r1, r2, r2
 8008c6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008c6c:	415b      	adcs	r3, r3
 8008c6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008c74:	4641      	mov	r1, r8
 8008c76:	eb12 0a01 	adds.w	sl, r2, r1
 8008c7a:	4649      	mov	r1, r9
 8008c7c:	eb43 0b01 	adc.w	fp, r3, r1
 8008c80:	f04f 0200 	mov.w	r2, #0
 8008c84:	f04f 0300 	mov.w	r3, #0
 8008c88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008c8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008c90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c94:	4692      	mov	sl, r2
 8008c96:	469b      	mov	fp, r3
 8008c98:	4643      	mov	r3, r8
 8008c9a:	eb1a 0303 	adds.w	r3, sl, r3
 8008c9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	eb4b 0303 	adc.w	r3, fp, r3
 8008ca8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cb0:	685b      	ldr	r3, [r3, #4]
 8008cb2:	2200      	movs	r2, #0
 8008cb4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008cb8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008cbc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008cc0:	460b      	mov	r3, r1
 8008cc2:	18db      	adds	r3, r3, r3
 8008cc4:	643b      	str	r3, [r7, #64]	@ 0x40
 8008cc6:	4613      	mov	r3, r2
 8008cc8:	eb42 0303 	adc.w	r3, r2, r3
 8008ccc:	647b      	str	r3, [r7, #68]	@ 0x44
 8008cce:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008cd2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008cd6:	f7f7 ff7b 	bl	8000bd0 <__aeabi_uldivmod>
 8008cda:	4602      	mov	r2, r0
 8008cdc:	460b      	mov	r3, r1
 8008cde:	4611      	mov	r1, r2
 8008ce0:	4b3b      	ldr	r3, [pc, #236]	@ (8008dd0 <UART_SetConfig+0x2d4>)
 8008ce2:	fba3 2301 	umull	r2, r3, r3, r1
 8008ce6:	095b      	lsrs	r3, r3, #5
 8008ce8:	2264      	movs	r2, #100	@ 0x64
 8008cea:	fb02 f303 	mul.w	r3, r2, r3
 8008cee:	1acb      	subs	r3, r1, r3
 8008cf0:	00db      	lsls	r3, r3, #3
 8008cf2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008cf6:	4b36      	ldr	r3, [pc, #216]	@ (8008dd0 <UART_SetConfig+0x2d4>)
 8008cf8:	fba3 2302 	umull	r2, r3, r3, r2
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	005b      	lsls	r3, r3, #1
 8008d00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008d04:	441c      	add	r4, r3
 8008d06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008d10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008d14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008d18:	4642      	mov	r2, r8
 8008d1a:	464b      	mov	r3, r9
 8008d1c:	1891      	adds	r1, r2, r2
 8008d1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008d20:	415b      	adcs	r3, r3
 8008d22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008d24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008d28:	4641      	mov	r1, r8
 8008d2a:	1851      	adds	r1, r2, r1
 8008d2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8008d2e:	4649      	mov	r1, r9
 8008d30:	414b      	adcs	r3, r1
 8008d32:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d34:	f04f 0200 	mov.w	r2, #0
 8008d38:	f04f 0300 	mov.w	r3, #0
 8008d3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008d40:	4659      	mov	r1, fp
 8008d42:	00cb      	lsls	r3, r1, #3
 8008d44:	4651      	mov	r1, sl
 8008d46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d4a:	4651      	mov	r1, sl
 8008d4c:	00ca      	lsls	r2, r1, #3
 8008d4e:	4610      	mov	r0, r2
 8008d50:	4619      	mov	r1, r3
 8008d52:	4603      	mov	r3, r0
 8008d54:	4642      	mov	r2, r8
 8008d56:	189b      	adds	r3, r3, r2
 8008d58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d5c:	464b      	mov	r3, r9
 8008d5e:	460a      	mov	r2, r1
 8008d60:	eb42 0303 	adc.w	r3, r2, r3
 8008d64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d6c:	685b      	ldr	r3, [r3, #4]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008d74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008d78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008d7c:	460b      	mov	r3, r1
 8008d7e:	18db      	adds	r3, r3, r3
 8008d80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008d82:	4613      	mov	r3, r2
 8008d84:	eb42 0303 	adc.w	r3, r2, r3
 8008d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008d8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008d92:	f7f7 ff1d 	bl	8000bd0 <__aeabi_uldivmod>
 8008d96:	4602      	mov	r2, r0
 8008d98:	460b      	mov	r3, r1
 8008d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dd0 <UART_SetConfig+0x2d4>)
 8008d9c:	fba3 1302 	umull	r1, r3, r3, r2
 8008da0:	095b      	lsrs	r3, r3, #5
 8008da2:	2164      	movs	r1, #100	@ 0x64
 8008da4:	fb01 f303 	mul.w	r3, r1, r3
 8008da8:	1ad3      	subs	r3, r2, r3
 8008daa:	00db      	lsls	r3, r3, #3
 8008dac:	3332      	adds	r3, #50	@ 0x32
 8008dae:	4a08      	ldr	r2, [pc, #32]	@ (8008dd0 <UART_SetConfig+0x2d4>)
 8008db0:	fba2 2303 	umull	r2, r3, r2, r3
 8008db4:	095b      	lsrs	r3, r3, #5
 8008db6:	f003 0207 	and.w	r2, r3, #7
 8008dba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4422      	add	r2, r4
 8008dc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008dc4:	e106      	b.n	8008fd4 <UART_SetConfig+0x4d8>
 8008dc6:	bf00      	nop
 8008dc8:	40011000 	.word	0x40011000
 8008dcc:	40011400 	.word	0x40011400
 8008dd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008dd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dd8:	2200      	movs	r2, #0
 8008dda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008dde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008de2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008de6:	4642      	mov	r2, r8
 8008de8:	464b      	mov	r3, r9
 8008dea:	1891      	adds	r1, r2, r2
 8008dec:	6239      	str	r1, [r7, #32]
 8008dee:	415b      	adcs	r3, r3
 8008df0:	627b      	str	r3, [r7, #36]	@ 0x24
 8008df2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008df6:	4641      	mov	r1, r8
 8008df8:	1854      	adds	r4, r2, r1
 8008dfa:	4649      	mov	r1, r9
 8008dfc:	eb43 0501 	adc.w	r5, r3, r1
 8008e00:	f04f 0200 	mov.w	r2, #0
 8008e04:	f04f 0300 	mov.w	r3, #0
 8008e08:	00eb      	lsls	r3, r5, #3
 8008e0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008e0e:	00e2      	lsls	r2, r4, #3
 8008e10:	4614      	mov	r4, r2
 8008e12:	461d      	mov	r5, r3
 8008e14:	4643      	mov	r3, r8
 8008e16:	18e3      	adds	r3, r4, r3
 8008e18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008e1c:	464b      	mov	r3, r9
 8008e1e:	eb45 0303 	adc.w	r3, r5, r3
 8008e22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008e26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e2a:	685b      	ldr	r3, [r3, #4]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008e32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008e36:	f04f 0200 	mov.w	r2, #0
 8008e3a:	f04f 0300 	mov.w	r3, #0
 8008e3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008e42:	4629      	mov	r1, r5
 8008e44:	008b      	lsls	r3, r1, #2
 8008e46:	4621      	mov	r1, r4
 8008e48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e4c:	4621      	mov	r1, r4
 8008e4e:	008a      	lsls	r2, r1, #2
 8008e50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008e54:	f7f7 febc 	bl	8000bd0 <__aeabi_uldivmod>
 8008e58:	4602      	mov	r2, r0
 8008e5a:	460b      	mov	r3, r1
 8008e5c:	4b60      	ldr	r3, [pc, #384]	@ (8008fe0 <UART_SetConfig+0x4e4>)
 8008e5e:	fba3 2302 	umull	r2, r3, r3, r2
 8008e62:	095b      	lsrs	r3, r3, #5
 8008e64:	011c      	lsls	r4, r3, #4
 8008e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008e70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008e74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008e78:	4642      	mov	r2, r8
 8008e7a:	464b      	mov	r3, r9
 8008e7c:	1891      	adds	r1, r2, r2
 8008e7e:	61b9      	str	r1, [r7, #24]
 8008e80:	415b      	adcs	r3, r3
 8008e82:	61fb      	str	r3, [r7, #28]
 8008e84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008e88:	4641      	mov	r1, r8
 8008e8a:	1851      	adds	r1, r2, r1
 8008e8c:	6139      	str	r1, [r7, #16]
 8008e8e:	4649      	mov	r1, r9
 8008e90:	414b      	adcs	r3, r1
 8008e92:	617b      	str	r3, [r7, #20]
 8008e94:	f04f 0200 	mov.w	r2, #0
 8008e98:	f04f 0300 	mov.w	r3, #0
 8008e9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008ea0:	4659      	mov	r1, fp
 8008ea2:	00cb      	lsls	r3, r1, #3
 8008ea4:	4651      	mov	r1, sl
 8008ea6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008eaa:	4651      	mov	r1, sl
 8008eac:	00ca      	lsls	r2, r1, #3
 8008eae:	4610      	mov	r0, r2
 8008eb0:	4619      	mov	r1, r3
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	4642      	mov	r2, r8
 8008eb6:	189b      	adds	r3, r3, r2
 8008eb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008ebc:	464b      	mov	r3, r9
 8008ebe:	460a      	mov	r2, r1
 8008ec0:	eb42 0303 	adc.w	r3, r2, r3
 8008ec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008ec8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ecc:	685b      	ldr	r3, [r3, #4]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008ed2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008ed4:	f04f 0200 	mov.w	r2, #0
 8008ed8:	f04f 0300 	mov.w	r3, #0
 8008edc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008ee0:	4649      	mov	r1, r9
 8008ee2:	008b      	lsls	r3, r1, #2
 8008ee4:	4641      	mov	r1, r8
 8008ee6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008eea:	4641      	mov	r1, r8
 8008eec:	008a      	lsls	r2, r1, #2
 8008eee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008ef2:	f7f7 fe6d 	bl	8000bd0 <__aeabi_uldivmod>
 8008ef6:	4602      	mov	r2, r0
 8008ef8:	460b      	mov	r3, r1
 8008efa:	4611      	mov	r1, r2
 8008efc:	4b38      	ldr	r3, [pc, #224]	@ (8008fe0 <UART_SetConfig+0x4e4>)
 8008efe:	fba3 2301 	umull	r2, r3, r3, r1
 8008f02:	095b      	lsrs	r3, r3, #5
 8008f04:	2264      	movs	r2, #100	@ 0x64
 8008f06:	fb02 f303 	mul.w	r3, r2, r3
 8008f0a:	1acb      	subs	r3, r1, r3
 8008f0c:	011b      	lsls	r3, r3, #4
 8008f0e:	3332      	adds	r3, #50	@ 0x32
 8008f10:	4a33      	ldr	r2, [pc, #204]	@ (8008fe0 <UART_SetConfig+0x4e4>)
 8008f12:	fba2 2303 	umull	r2, r3, r2, r3
 8008f16:	095b      	lsrs	r3, r3, #5
 8008f18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008f1c:	441c      	add	r4, r3
 8008f1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008f22:	2200      	movs	r2, #0
 8008f24:	673b      	str	r3, [r7, #112]	@ 0x70
 8008f26:	677a      	str	r2, [r7, #116]	@ 0x74
 8008f28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008f2c:	4642      	mov	r2, r8
 8008f2e:	464b      	mov	r3, r9
 8008f30:	1891      	adds	r1, r2, r2
 8008f32:	60b9      	str	r1, [r7, #8]
 8008f34:	415b      	adcs	r3, r3
 8008f36:	60fb      	str	r3, [r7, #12]
 8008f38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008f3c:	4641      	mov	r1, r8
 8008f3e:	1851      	adds	r1, r2, r1
 8008f40:	6039      	str	r1, [r7, #0]
 8008f42:	4649      	mov	r1, r9
 8008f44:	414b      	adcs	r3, r1
 8008f46:	607b      	str	r3, [r7, #4]
 8008f48:	f04f 0200 	mov.w	r2, #0
 8008f4c:	f04f 0300 	mov.w	r3, #0
 8008f50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008f54:	4659      	mov	r1, fp
 8008f56:	00cb      	lsls	r3, r1, #3
 8008f58:	4651      	mov	r1, sl
 8008f5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008f5e:	4651      	mov	r1, sl
 8008f60:	00ca      	lsls	r2, r1, #3
 8008f62:	4610      	mov	r0, r2
 8008f64:	4619      	mov	r1, r3
 8008f66:	4603      	mov	r3, r0
 8008f68:	4642      	mov	r2, r8
 8008f6a:	189b      	adds	r3, r3, r2
 8008f6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008f6e:	464b      	mov	r3, r9
 8008f70:	460a      	mov	r2, r1
 8008f72:	eb42 0303 	adc.w	r3, r2, r3
 8008f76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f7c:	685b      	ldr	r3, [r3, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f82:	667a      	str	r2, [r7, #100]	@ 0x64
 8008f84:	f04f 0200 	mov.w	r2, #0
 8008f88:	f04f 0300 	mov.w	r3, #0
 8008f8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008f90:	4649      	mov	r1, r9
 8008f92:	008b      	lsls	r3, r1, #2
 8008f94:	4641      	mov	r1, r8
 8008f96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008f9a:	4641      	mov	r1, r8
 8008f9c:	008a      	lsls	r2, r1, #2
 8008f9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008fa2:	f7f7 fe15 	bl	8000bd0 <__aeabi_uldivmod>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	460b      	mov	r3, r1
 8008faa:	4b0d      	ldr	r3, [pc, #52]	@ (8008fe0 <UART_SetConfig+0x4e4>)
 8008fac:	fba3 1302 	umull	r1, r3, r3, r2
 8008fb0:	095b      	lsrs	r3, r3, #5
 8008fb2:	2164      	movs	r1, #100	@ 0x64
 8008fb4:	fb01 f303 	mul.w	r3, r1, r3
 8008fb8:	1ad3      	subs	r3, r2, r3
 8008fba:	011b      	lsls	r3, r3, #4
 8008fbc:	3332      	adds	r3, #50	@ 0x32
 8008fbe:	4a08      	ldr	r2, [pc, #32]	@ (8008fe0 <UART_SetConfig+0x4e4>)
 8008fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8008fc4:	095b      	lsrs	r3, r3, #5
 8008fc6:	f003 020f 	and.w	r2, r3, #15
 8008fca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	4422      	add	r2, r4
 8008fd2:	609a      	str	r2, [r3, #8]
}
 8008fd4:	bf00      	nop
 8008fd6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008fe0:	51eb851f 	.word	0x51eb851f

08008fe4 <atan2>:
 8008fe4:	f000 ba54 	b.w	8009490 <__ieee754_atan2>

08008fe8 <pow>:
 8008fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fea:	ed2d 8b02 	vpush	{d8}
 8008fee:	eeb0 8a40 	vmov.f32	s16, s0
 8008ff2:	eef0 8a60 	vmov.f32	s17, s1
 8008ff6:	ec55 4b11 	vmov	r4, r5, d1
 8008ffa:	f000 fb11 	bl	8009620 <__ieee754_pow>
 8008ffe:	4622      	mov	r2, r4
 8009000:	462b      	mov	r3, r5
 8009002:	4620      	mov	r0, r4
 8009004:	4629      	mov	r1, r5
 8009006:	ec57 6b10 	vmov	r6, r7, d0
 800900a:	f7f7 fd53 	bl	8000ab4 <__aeabi_dcmpun>
 800900e:	2800      	cmp	r0, #0
 8009010:	d13b      	bne.n	800908a <pow+0xa2>
 8009012:	ec51 0b18 	vmov	r0, r1, d8
 8009016:	2200      	movs	r2, #0
 8009018:	2300      	movs	r3, #0
 800901a:	f7f7 fd19 	bl	8000a50 <__aeabi_dcmpeq>
 800901e:	b1b8      	cbz	r0, 8009050 <pow+0x68>
 8009020:	2200      	movs	r2, #0
 8009022:	2300      	movs	r3, #0
 8009024:	4620      	mov	r0, r4
 8009026:	4629      	mov	r1, r5
 8009028:	f7f7 fd12 	bl	8000a50 <__aeabi_dcmpeq>
 800902c:	2800      	cmp	r0, #0
 800902e:	d146      	bne.n	80090be <pow+0xd6>
 8009030:	ec45 4b10 	vmov	d0, r4, r5
 8009034:	f000 f89c 	bl	8009170 <finite>
 8009038:	b338      	cbz	r0, 800908a <pow+0xa2>
 800903a:	2200      	movs	r2, #0
 800903c:	2300      	movs	r3, #0
 800903e:	4620      	mov	r0, r4
 8009040:	4629      	mov	r1, r5
 8009042:	f7f7 fd0f 	bl	8000a64 <__aeabi_dcmplt>
 8009046:	b300      	cbz	r0, 800908a <pow+0xa2>
 8009048:	f002 f93e 	bl	800b2c8 <__errno>
 800904c:	2322      	movs	r3, #34	@ 0x22
 800904e:	e01b      	b.n	8009088 <pow+0xa0>
 8009050:	ec47 6b10 	vmov	d0, r6, r7
 8009054:	f000 f88c 	bl	8009170 <finite>
 8009058:	b9e0      	cbnz	r0, 8009094 <pow+0xac>
 800905a:	eeb0 0a48 	vmov.f32	s0, s16
 800905e:	eef0 0a68 	vmov.f32	s1, s17
 8009062:	f000 f885 	bl	8009170 <finite>
 8009066:	b1a8      	cbz	r0, 8009094 <pow+0xac>
 8009068:	ec45 4b10 	vmov	d0, r4, r5
 800906c:	f000 f880 	bl	8009170 <finite>
 8009070:	b180      	cbz	r0, 8009094 <pow+0xac>
 8009072:	4632      	mov	r2, r6
 8009074:	463b      	mov	r3, r7
 8009076:	4630      	mov	r0, r6
 8009078:	4639      	mov	r1, r7
 800907a:	f7f7 fd1b 	bl	8000ab4 <__aeabi_dcmpun>
 800907e:	2800      	cmp	r0, #0
 8009080:	d0e2      	beq.n	8009048 <pow+0x60>
 8009082:	f002 f921 	bl	800b2c8 <__errno>
 8009086:	2321      	movs	r3, #33	@ 0x21
 8009088:	6003      	str	r3, [r0, #0]
 800908a:	ecbd 8b02 	vpop	{d8}
 800908e:	ec47 6b10 	vmov	d0, r6, r7
 8009092:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009094:	2200      	movs	r2, #0
 8009096:	2300      	movs	r3, #0
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fcd8 	bl	8000a50 <__aeabi_dcmpeq>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d0f2      	beq.n	800908a <pow+0xa2>
 80090a4:	eeb0 0a48 	vmov.f32	s0, s16
 80090a8:	eef0 0a68 	vmov.f32	s1, s17
 80090ac:	f000 f860 	bl	8009170 <finite>
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d0ea      	beq.n	800908a <pow+0xa2>
 80090b4:	ec45 4b10 	vmov	d0, r4, r5
 80090b8:	f000 f85a 	bl	8009170 <finite>
 80090bc:	e7c3      	b.n	8009046 <pow+0x5e>
 80090be:	4f01      	ldr	r7, [pc, #4]	@ (80090c4 <pow+0xdc>)
 80090c0:	2600      	movs	r6, #0
 80090c2:	e7e2      	b.n	800908a <pow+0xa2>
 80090c4:	3ff00000 	.word	0x3ff00000

080090c8 <sin>:
 80090c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80090ca:	ec53 2b10 	vmov	r2, r3, d0
 80090ce:	4826      	ldr	r0, [pc, #152]	@ (8009168 <sin+0xa0>)
 80090d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80090d4:	4281      	cmp	r1, r0
 80090d6:	d807      	bhi.n	80090e8 <sin+0x20>
 80090d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009160 <sin+0x98>
 80090dc:	2000      	movs	r0, #0
 80090de:	b005      	add	sp, #20
 80090e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80090e4:	f000 b918 	b.w	8009318 <__kernel_sin>
 80090e8:	4820      	ldr	r0, [pc, #128]	@ (800916c <sin+0xa4>)
 80090ea:	4281      	cmp	r1, r0
 80090ec:	d908      	bls.n	8009100 <sin+0x38>
 80090ee:	4610      	mov	r0, r2
 80090f0:	4619      	mov	r1, r3
 80090f2:	f7f7 f88d 	bl	8000210 <__aeabi_dsub>
 80090f6:	ec41 0b10 	vmov	d0, r0, r1
 80090fa:	b005      	add	sp, #20
 80090fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8009100:	4668      	mov	r0, sp
 8009102:	f000 ffd1 	bl	800a0a8 <__ieee754_rem_pio2>
 8009106:	f000 0003 	and.w	r0, r0, #3
 800910a:	2801      	cmp	r0, #1
 800910c:	d00c      	beq.n	8009128 <sin+0x60>
 800910e:	2802      	cmp	r0, #2
 8009110:	d011      	beq.n	8009136 <sin+0x6e>
 8009112:	b9e8      	cbnz	r0, 8009150 <sin+0x88>
 8009114:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009118:	ed9d 0b00 	vldr	d0, [sp]
 800911c:	2001      	movs	r0, #1
 800911e:	f000 f8fb 	bl	8009318 <__kernel_sin>
 8009122:	ec51 0b10 	vmov	r0, r1, d0
 8009126:	e7e6      	b.n	80090f6 <sin+0x2e>
 8009128:	ed9d 1b02 	vldr	d1, [sp, #8]
 800912c:	ed9d 0b00 	vldr	d0, [sp]
 8009130:	f000 f82a 	bl	8009188 <__kernel_cos>
 8009134:	e7f5      	b.n	8009122 <sin+0x5a>
 8009136:	ed9d 1b02 	vldr	d1, [sp, #8]
 800913a:	ed9d 0b00 	vldr	d0, [sp]
 800913e:	2001      	movs	r0, #1
 8009140:	f000 f8ea 	bl	8009318 <__kernel_sin>
 8009144:	ec53 2b10 	vmov	r2, r3, d0
 8009148:	4610      	mov	r0, r2
 800914a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800914e:	e7d2      	b.n	80090f6 <sin+0x2e>
 8009150:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009154:	ed9d 0b00 	vldr	d0, [sp]
 8009158:	f000 f816 	bl	8009188 <__kernel_cos>
 800915c:	e7f2      	b.n	8009144 <sin+0x7c>
 800915e:	bf00      	nop
	...
 8009168:	3fe921fb 	.word	0x3fe921fb
 800916c:	7fefffff 	.word	0x7fefffff

08009170 <finite>:
 8009170:	b082      	sub	sp, #8
 8009172:	ed8d 0b00 	vstr	d0, [sp]
 8009176:	9801      	ldr	r0, [sp, #4]
 8009178:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800917c:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8009180:	0fc0      	lsrs	r0, r0, #31
 8009182:	b002      	add	sp, #8
 8009184:	4770      	bx	lr
	...

08009188 <__kernel_cos>:
 8009188:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800918c:	ec57 6b10 	vmov	r6, r7, d0
 8009190:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009194:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8009198:	ed8d 1b00 	vstr	d1, [sp]
 800919c:	d206      	bcs.n	80091ac <__kernel_cos+0x24>
 800919e:	4630      	mov	r0, r6
 80091a0:	4639      	mov	r1, r7
 80091a2:	f7f7 fc9d 	bl	8000ae0 <__aeabi_d2iz>
 80091a6:	2800      	cmp	r0, #0
 80091a8:	f000 8088 	beq.w	80092bc <__kernel_cos+0x134>
 80091ac:	4632      	mov	r2, r6
 80091ae:	463b      	mov	r3, r7
 80091b0:	4630      	mov	r0, r6
 80091b2:	4639      	mov	r1, r7
 80091b4:	f7f7 f9e4 	bl	8000580 <__aeabi_dmul>
 80091b8:	4b51      	ldr	r3, [pc, #324]	@ (8009300 <__kernel_cos+0x178>)
 80091ba:	2200      	movs	r2, #0
 80091bc:	4604      	mov	r4, r0
 80091be:	460d      	mov	r5, r1
 80091c0:	f7f7 f9de 	bl	8000580 <__aeabi_dmul>
 80091c4:	a340      	add	r3, pc, #256	@ (adr r3, 80092c8 <__kernel_cos+0x140>)
 80091c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ca:	4682      	mov	sl, r0
 80091cc:	468b      	mov	fp, r1
 80091ce:	4620      	mov	r0, r4
 80091d0:	4629      	mov	r1, r5
 80091d2:	f7f7 f9d5 	bl	8000580 <__aeabi_dmul>
 80091d6:	a33e      	add	r3, pc, #248	@ (adr r3, 80092d0 <__kernel_cos+0x148>)
 80091d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091dc:	f7f7 f81a 	bl	8000214 <__adddf3>
 80091e0:	4622      	mov	r2, r4
 80091e2:	462b      	mov	r3, r5
 80091e4:	f7f7 f9cc 	bl	8000580 <__aeabi_dmul>
 80091e8:	a33b      	add	r3, pc, #236	@ (adr r3, 80092d8 <__kernel_cos+0x150>)
 80091ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ee:	f7f7 f80f 	bl	8000210 <__aeabi_dsub>
 80091f2:	4622      	mov	r2, r4
 80091f4:	462b      	mov	r3, r5
 80091f6:	f7f7 f9c3 	bl	8000580 <__aeabi_dmul>
 80091fa:	a339      	add	r3, pc, #228	@ (adr r3, 80092e0 <__kernel_cos+0x158>)
 80091fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009200:	f7f7 f808 	bl	8000214 <__adddf3>
 8009204:	4622      	mov	r2, r4
 8009206:	462b      	mov	r3, r5
 8009208:	f7f7 f9ba 	bl	8000580 <__aeabi_dmul>
 800920c:	a336      	add	r3, pc, #216	@ (adr r3, 80092e8 <__kernel_cos+0x160>)
 800920e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009212:	f7f6 fffd 	bl	8000210 <__aeabi_dsub>
 8009216:	4622      	mov	r2, r4
 8009218:	462b      	mov	r3, r5
 800921a:	f7f7 f9b1 	bl	8000580 <__aeabi_dmul>
 800921e:	a334      	add	r3, pc, #208	@ (adr r3, 80092f0 <__kernel_cos+0x168>)
 8009220:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009224:	f7f6 fff6 	bl	8000214 <__adddf3>
 8009228:	4622      	mov	r2, r4
 800922a:	462b      	mov	r3, r5
 800922c:	f7f7 f9a8 	bl	8000580 <__aeabi_dmul>
 8009230:	4622      	mov	r2, r4
 8009232:	462b      	mov	r3, r5
 8009234:	f7f7 f9a4 	bl	8000580 <__aeabi_dmul>
 8009238:	e9dd 2300 	ldrd	r2, r3, [sp]
 800923c:	4604      	mov	r4, r0
 800923e:	460d      	mov	r5, r1
 8009240:	4630      	mov	r0, r6
 8009242:	4639      	mov	r1, r7
 8009244:	f7f7 f99c 	bl	8000580 <__aeabi_dmul>
 8009248:	460b      	mov	r3, r1
 800924a:	4602      	mov	r2, r0
 800924c:	4629      	mov	r1, r5
 800924e:	4620      	mov	r0, r4
 8009250:	f7f6 ffde 	bl	8000210 <__aeabi_dsub>
 8009254:	4b2b      	ldr	r3, [pc, #172]	@ (8009304 <__kernel_cos+0x17c>)
 8009256:	4598      	cmp	r8, r3
 8009258:	4606      	mov	r6, r0
 800925a:	460f      	mov	r7, r1
 800925c:	d810      	bhi.n	8009280 <__kernel_cos+0xf8>
 800925e:	4602      	mov	r2, r0
 8009260:	460b      	mov	r3, r1
 8009262:	4650      	mov	r0, sl
 8009264:	4659      	mov	r1, fp
 8009266:	f7f6 ffd3 	bl	8000210 <__aeabi_dsub>
 800926a:	460b      	mov	r3, r1
 800926c:	4926      	ldr	r1, [pc, #152]	@ (8009308 <__kernel_cos+0x180>)
 800926e:	4602      	mov	r2, r0
 8009270:	2000      	movs	r0, #0
 8009272:	f7f6 ffcd 	bl	8000210 <__aeabi_dsub>
 8009276:	ec41 0b10 	vmov	d0, r0, r1
 800927a:	b003      	add	sp, #12
 800927c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009280:	4b22      	ldr	r3, [pc, #136]	@ (800930c <__kernel_cos+0x184>)
 8009282:	4921      	ldr	r1, [pc, #132]	@ (8009308 <__kernel_cos+0x180>)
 8009284:	4598      	cmp	r8, r3
 8009286:	bf8c      	ite	hi
 8009288:	4d21      	ldrhi	r5, [pc, #132]	@ (8009310 <__kernel_cos+0x188>)
 800928a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800928e:	2400      	movs	r4, #0
 8009290:	4622      	mov	r2, r4
 8009292:	462b      	mov	r3, r5
 8009294:	2000      	movs	r0, #0
 8009296:	f7f6 ffbb 	bl	8000210 <__aeabi_dsub>
 800929a:	4622      	mov	r2, r4
 800929c:	4680      	mov	r8, r0
 800929e:	4689      	mov	r9, r1
 80092a0:	462b      	mov	r3, r5
 80092a2:	4650      	mov	r0, sl
 80092a4:	4659      	mov	r1, fp
 80092a6:	f7f6 ffb3 	bl	8000210 <__aeabi_dsub>
 80092aa:	4632      	mov	r2, r6
 80092ac:	463b      	mov	r3, r7
 80092ae:	f7f6 ffaf 	bl	8000210 <__aeabi_dsub>
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	4640      	mov	r0, r8
 80092b8:	4649      	mov	r1, r9
 80092ba:	e7da      	b.n	8009272 <__kernel_cos+0xea>
 80092bc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80092f8 <__kernel_cos+0x170>
 80092c0:	e7db      	b.n	800927a <__kernel_cos+0xf2>
 80092c2:	bf00      	nop
 80092c4:	f3af 8000 	nop.w
 80092c8:	be8838d4 	.word	0xbe8838d4
 80092cc:	bda8fae9 	.word	0xbda8fae9
 80092d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80092d4:	3e21ee9e 	.word	0x3e21ee9e
 80092d8:	809c52ad 	.word	0x809c52ad
 80092dc:	3e927e4f 	.word	0x3e927e4f
 80092e0:	19cb1590 	.word	0x19cb1590
 80092e4:	3efa01a0 	.word	0x3efa01a0
 80092e8:	16c15177 	.word	0x16c15177
 80092ec:	3f56c16c 	.word	0x3f56c16c
 80092f0:	5555554c 	.word	0x5555554c
 80092f4:	3fa55555 	.word	0x3fa55555
 80092f8:	00000000 	.word	0x00000000
 80092fc:	3ff00000 	.word	0x3ff00000
 8009300:	3fe00000 	.word	0x3fe00000
 8009304:	3fd33332 	.word	0x3fd33332
 8009308:	3ff00000 	.word	0x3ff00000
 800930c:	3fe90000 	.word	0x3fe90000
 8009310:	3fd20000 	.word	0x3fd20000
 8009314:	00000000 	.word	0x00000000

08009318 <__kernel_sin>:
 8009318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800931c:	ec55 4b10 	vmov	r4, r5, d0
 8009320:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009324:	b085      	sub	sp, #20
 8009326:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800932a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800932e:	4680      	mov	r8, r0
 8009330:	d205      	bcs.n	800933e <__kernel_sin+0x26>
 8009332:	4620      	mov	r0, r4
 8009334:	4629      	mov	r1, r5
 8009336:	f7f7 fbd3 	bl	8000ae0 <__aeabi_d2iz>
 800933a:	2800      	cmp	r0, #0
 800933c:	d052      	beq.n	80093e4 <__kernel_sin+0xcc>
 800933e:	4622      	mov	r2, r4
 8009340:	462b      	mov	r3, r5
 8009342:	4620      	mov	r0, r4
 8009344:	4629      	mov	r1, r5
 8009346:	f7f7 f91b 	bl	8000580 <__aeabi_dmul>
 800934a:	4682      	mov	sl, r0
 800934c:	468b      	mov	fp, r1
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	4620      	mov	r0, r4
 8009354:	4629      	mov	r1, r5
 8009356:	f7f7 f913 	bl	8000580 <__aeabi_dmul>
 800935a:	a342      	add	r3, pc, #264	@ (adr r3, 8009464 <__kernel_sin+0x14c>)
 800935c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009360:	e9cd 0100 	strd	r0, r1, [sp]
 8009364:	4650      	mov	r0, sl
 8009366:	4659      	mov	r1, fp
 8009368:	f7f7 f90a 	bl	8000580 <__aeabi_dmul>
 800936c:	a33f      	add	r3, pc, #252	@ (adr r3, 800946c <__kernel_sin+0x154>)
 800936e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009372:	f7f6 ff4d 	bl	8000210 <__aeabi_dsub>
 8009376:	4652      	mov	r2, sl
 8009378:	465b      	mov	r3, fp
 800937a:	f7f7 f901 	bl	8000580 <__aeabi_dmul>
 800937e:	a33d      	add	r3, pc, #244	@ (adr r3, 8009474 <__kernel_sin+0x15c>)
 8009380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009384:	f7f6 ff46 	bl	8000214 <__adddf3>
 8009388:	4652      	mov	r2, sl
 800938a:	465b      	mov	r3, fp
 800938c:	f7f7 f8f8 	bl	8000580 <__aeabi_dmul>
 8009390:	a33a      	add	r3, pc, #232	@ (adr r3, 800947c <__kernel_sin+0x164>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	f7f6 ff3b 	bl	8000210 <__aeabi_dsub>
 800939a:	4652      	mov	r2, sl
 800939c:	465b      	mov	r3, fp
 800939e:	f7f7 f8ef 	bl	8000580 <__aeabi_dmul>
 80093a2:	a338      	add	r3, pc, #224	@ (adr r3, 8009484 <__kernel_sin+0x16c>)
 80093a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093a8:	f7f6 ff34 	bl	8000214 <__adddf3>
 80093ac:	4606      	mov	r6, r0
 80093ae:	460f      	mov	r7, r1
 80093b0:	f1b8 0f00 	cmp.w	r8, #0
 80093b4:	d11b      	bne.n	80093ee <__kernel_sin+0xd6>
 80093b6:	4602      	mov	r2, r0
 80093b8:	460b      	mov	r3, r1
 80093ba:	4650      	mov	r0, sl
 80093bc:	4659      	mov	r1, fp
 80093be:	f7f7 f8df 	bl	8000580 <__aeabi_dmul>
 80093c2:	a325      	add	r3, pc, #148	@ (adr r3, 8009458 <__kernel_sin+0x140>)
 80093c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093c8:	f7f6 ff22 	bl	8000210 <__aeabi_dsub>
 80093cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80093d0:	f7f7 f8d6 	bl	8000580 <__aeabi_dmul>
 80093d4:	4602      	mov	r2, r0
 80093d6:	460b      	mov	r3, r1
 80093d8:	4620      	mov	r0, r4
 80093da:	4629      	mov	r1, r5
 80093dc:	f7f6 ff1a 	bl	8000214 <__adddf3>
 80093e0:	4604      	mov	r4, r0
 80093e2:	460d      	mov	r5, r1
 80093e4:	ec45 4b10 	vmov	d0, r4, r5
 80093e8:	b005      	add	sp, #20
 80093ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093f2:	4b1b      	ldr	r3, [pc, #108]	@ (8009460 <__kernel_sin+0x148>)
 80093f4:	2200      	movs	r2, #0
 80093f6:	f7f7 f8c3 	bl	8000580 <__aeabi_dmul>
 80093fa:	4632      	mov	r2, r6
 80093fc:	4680      	mov	r8, r0
 80093fe:	4689      	mov	r9, r1
 8009400:	463b      	mov	r3, r7
 8009402:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009406:	f7f7 f8bb 	bl	8000580 <__aeabi_dmul>
 800940a:	4602      	mov	r2, r0
 800940c:	460b      	mov	r3, r1
 800940e:	4640      	mov	r0, r8
 8009410:	4649      	mov	r1, r9
 8009412:	f7f6 fefd 	bl	8000210 <__aeabi_dsub>
 8009416:	4652      	mov	r2, sl
 8009418:	465b      	mov	r3, fp
 800941a:	f7f7 f8b1 	bl	8000580 <__aeabi_dmul>
 800941e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009422:	f7f6 fef5 	bl	8000210 <__aeabi_dsub>
 8009426:	a30c      	add	r3, pc, #48	@ (adr r3, 8009458 <__kernel_sin+0x140>)
 8009428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800942c:	4606      	mov	r6, r0
 800942e:	460f      	mov	r7, r1
 8009430:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009434:	f7f7 f8a4 	bl	8000580 <__aeabi_dmul>
 8009438:	4602      	mov	r2, r0
 800943a:	460b      	mov	r3, r1
 800943c:	4630      	mov	r0, r6
 800943e:	4639      	mov	r1, r7
 8009440:	f7f6 fee8 	bl	8000214 <__adddf3>
 8009444:	4602      	mov	r2, r0
 8009446:	460b      	mov	r3, r1
 8009448:	4620      	mov	r0, r4
 800944a:	4629      	mov	r1, r5
 800944c:	f7f6 fee0 	bl	8000210 <__aeabi_dsub>
 8009450:	e7c6      	b.n	80093e0 <__kernel_sin+0xc8>
 8009452:	bf00      	nop
 8009454:	f3af 8000 	nop.w
 8009458:	55555549 	.word	0x55555549
 800945c:	3fc55555 	.word	0x3fc55555
 8009460:	3fe00000 	.word	0x3fe00000
 8009464:	5acfd57c 	.word	0x5acfd57c
 8009468:	3de5d93a 	.word	0x3de5d93a
 800946c:	8a2b9ceb 	.word	0x8a2b9ceb
 8009470:	3e5ae5e6 	.word	0x3e5ae5e6
 8009474:	57b1fe7d 	.word	0x57b1fe7d
 8009478:	3ec71de3 	.word	0x3ec71de3
 800947c:	19c161d5 	.word	0x19c161d5
 8009480:	3f2a01a0 	.word	0x3f2a01a0
 8009484:	1110f8a6 	.word	0x1110f8a6
 8009488:	3f811111 	.word	0x3f811111
 800948c:	00000000 	.word	0x00000000

08009490 <__ieee754_atan2>:
 8009490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009494:	ec57 6b11 	vmov	r6, r7, d1
 8009498:	4273      	negs	r3, r6
 800949a:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 8009618 <__ieee754_atan2+0x188>
 800949e:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 80094a2:	4333      	orrs	r3, r6
 80094a4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 80094a8:	4543      	cmp	r3, r8
 80094aa:	ec51 0b10 	vmov	r0, r1, d0
 80094ae:	4635      	mov	r5, r6
 80094b0:	d809      	bhi.n	80094c6 <__ieee754_atan2+0x36>
 80094b2:	4244      	negs	r4, r0
 80094b4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80094b8:	4304      	orrs	r4, r0
 80094ba:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 80094be:	4544      	cmp	r4, r8
 80094c0:	468e      	mov	lr, r1
 80094c2:	4681      	mov	r9, r0
 80094c4:	d907      	bls.n	80094d6 <__ieee754_atan2+0x46>
 80094c6:	4632      	mov	r2, r6
 80094c8:	463b      	mov	r3, r7
 80094ca:	f7f6 fea3 	bl	8000214 <__adddf3>
 80094ce:	ec41 0b10 	vmov	d0, r0, r1
 80094d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80094d6:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 80094da:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 80094de:	4334      	orrs	r4, r6
 80094e0:	d103      	bne.n	80094ea <__ieee754_atan2+0x5a>
 80094e2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80094e6:	f000 bfdb 	b.w	800a4a0 <atan>
 80094ea:	17bc      	asrs	r4, r7, #30
 80094ec:	f004 0402 	and.w	r4, r4, #2
 80094f0:	ea53 0909 	orrs.w	r9, r3, r9
 80094f4:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 80094f8:	d107      	bne.n	800950a <__ieee754_atan2+0x7a>
 80094fa:	2c02      	cmp	r4, #2
 80094fc:	d05f      	beq.n	80095be <__ieee754_atan2+0x12e>
 80094fe:	2c03      	cmp	r4, #3
 8009500:	d1e5      	bne.n	80094ce <__ieee754_atan2+0x3e>
 8009502:	a141      	add	r1, pc, #260	@ (adr r1, 8009608 <__ieee754_atan2+0x178>)
 8009504:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009508:	e7e1      	b.n	80094ce <__ieee754_atan2+0x3e>
 800950a:	4315      	orrs	r5, r2
 800950c:	d106      	bne.n	800951c <__ieee754_atan2+0x8c>
 800950e:	f1be 0f00 	cmp.w	lr, #0
 8009512:	da5f      	bge.n	80095d4 <__ieee754_atan2+0x144>
 8009514:	a13e      	add	r1, pc, #248	@ (adr r1, 8009610 <__ieee754_atan2+0x180>)
 8009516:	e9d1 0100 	ldrd	r0, r1, [r1]
 800951a:	e7d8      	b.n	80094ce <__ieee754_atan2+0x3e>
 800951c:	4542      	cmp	r2, r8
 800951e:	d10f      	bne.n	8009540 <__ieee754_atan2+0xb0>
 8009520:	4293      	cmp	r3, r2
 8009522:	f104 34ff 	add.w	r4, r4, #4294967295
 8009526:	d107      	bne.n	8009538 <__ieee754_atan2+0xa8>
 8009528:	2c02      	cmp	r4, #2
 800952a:	d84c      	bhi.n	80095c6 <__ieee754_atan2+0x136>
 800952c:	4b34      	ldr	r3, [pc, #208]	@ (8009600 <__ieee754_atan2+0x170>)
 800952e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009532:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009536:	e7ca      	b.n	80094ce <__ieee754_atan2+0x3e>
 8009538:	2c02      	cmp	r4, #2
 800953a:	d848      	bhi.n	80095ce <__ieee754_atan2+0x13e>
 800953c:	4b31      	ldr	r3, [pc, #196]	@ (8009604 <__ieee754_atan2+0x174>)
 800953e:	e7f6      	b.n	800952e <__ieee754_atan2+0x9e>
 8009540:	4543      	cmp	r3, r8
 8009542:	d0e4      	beq.n	800950e <__ieee754_atan2+0x7e>
 8009544:	1a9b      	subs	r3, r3, r2
 8009546:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800954a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800954e:	da1e      	bge.n	800958e <__ieee754_atan2+0xfe>
 8009550:	2f00      	cmp	r7, #0
 8009552:	da01      	bge.n	8009558 <__ieee754_atan2+0xc8>
 8009554:	323c      	adds	r2, #60	@ 0x3c
 8009556:	db1e      	blt.n	8009596 <__ieee754_atan2+0x106>
 8009558:	4632      	mov	r2, r6
 800955a:	463b      	mov	r3, r7
 800955c:	f7f7 f93a 	bl	80007d4 <__aeabi_ddiv>
 8009560:	ec41 0b10 	vmov	d0, r0, r1
 8009564:	f001 f934 	bl	800a7d0 <fabs>
 8009568:	f000 ff9a 	bl	800a4a0 <atan>
 800956c:	ec51 0b10 	vmov	r0, r1, d0
 8009570:	2c01      	cmp	r4, #1
 8009572:	d013      	beq.n	800959c <__ieee754_atan2+0x10c>
 8009574:	2c02      	cmp	r4, #2
 8009576:	d015      	beq.n	80095a4 <__ieee754_atan2+0x114>
 8009578:	2c00      	cmp	r4, #0
 800957a:	d0a8      	beq.n	80094ce <__ieee754_atan2+0x3e>
 800957c:	a318      	add	r3, pc, #96	@ (adr r3, 80095e0 <__ieee754_atan2+0x150>)
 800957e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009582:	f7f6 fe45 	bl	8000210 <__aeabi_dsub>
 8009586:	a318      	add	r3, pc, #96	@ (adr r3, 80095e8 <__ieee754_atan2+0x158>)
 8009588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958c:	e014      	b.n	80095b8 <__ieee754_atan2+0x128>
 800958e:	a118      	add	r1, pc, #96	@ (adr r1, 80095f0 <__ieee754_atan2+0x160>)
 8009590:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009594:	e7ec      	b.n	8009570 <__ieee754_atan2+0xe0>
 8009596:	2000      	movs	r0, #0
 8009598:	2100      	movs	r1, #0
 800959a:	e7e9      	b.n	8009570 <__ieee754_atan2+0xe0>
 800959c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80095a0:	4619      	mov	r1, r3
 80095a2:	e794      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095a4:	a30e      	add	r3, pc, #56	@ (adr r3, 80095e0 <__ieee754_atan2+0x150>)
 80095a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095aa:	f7f6 fe31 	bl	8000210 <__aeabi_dsub>
 80095ae:	4602      	mov	r2, r0
 80095b0:	460b      	mov	r3, r1
 80095b2:	a10d      	add	r1, pc, #52	@ (adr r1, 80095e8 <__ieee754_atan2+0x158>)
 80095b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095b8:	f7f6 fe2a 	bl	8000210 <__aeabi_dsub>
 80095bc:	e787      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095be:	a10a      	add	r1, pc, #40	@ (adr r1, 80095e8 <__ieee754_atan2+0x158>)
 80095c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095c4:	e783      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095c6:	a10c      	add	r1, pc, #48	@ (adr r1, 80095f8 <__ieee754_atan2+0x168>)
 80095c8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095cc:	e77f      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095ce:	2000      	movs	r0, #0
 80095d0:	2100      	movs	r1, #0
 80095d2:	e77c      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095d4:	a106      	add	r1, pc, #24	@ (adr r1, 80095f0 <__ieee754_atan2+0x160>)
 80095d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80095da:	e778      	b.n	80094ce <__ieee754_atan2+0x3e>
 80095dc:	f3af 8000 	nop.w
 80095e0:	33145c07 	.word	0x33145c07
 80095e4:	3ca1a626 	.word	0x3ca1a626
 80095e8:	54442d18 	.word	0x54442d18
 80095ec:	400921fb 	.word	0x400921fb
 80095f0:	54442d18 	.word	0x54442d18
 80095f4:	3ff921fb 	.word	0x3ff921fb
 80095f8:	54442d18 	.word	0x54442d18
 80095fc:	3fe921fb 	.word	0x3fe921fb
 8009600:	0800b378 	.word	0x0800b378
 8009604:	0800b360 	.word	0x0800b360
 8009608:	54442d18 	.word	0x54442d18
 800960c:	c00921fb 	.word	0xc00921fb
 8009610:	54442d18 	.word	0x54442d18
 8009614:	bff921fb 	.word	0xbff921fb
 8009618:	7ff00000 	.word	0x7ff00000
 800961c:	00000000 	.word	0x00000000

08009620 <__ieee754_pow>:
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009624:	b091      	sub	sp, #68	@ 0x44
 8009626:	ed8d 1b00 	vstr	d1, [sp]
 800962a:	e9dd 1900 	ldrd	r1, r9, [sp]
 800962e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8009632:	ea5a 0001 	orrs.w	r0, sl, r1
 8009636:	ec57 6b10 	vmov	r6, r7, d0
 800963a:	d113      	bne.n	8009664 <__ieee754_pow+0x44>
 800963c:	19b3      	adds	r3, r6, r6
 800963e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8009642:	4152      	adcs	r2, r2
 8009644:	4298      	cmp	r0, r3
 8009646:	4b98      	ldr	r3, [pc, #608]	@ (80098a8 <__ieee754_pow+0x288>)
 8009648:	4193      	sbcs	r3, r2
 800964a:	f080 84ea 	bcs.w	800a022 <__ieee754_pow+0xa02>
 800964e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009652:	4630      	mov	r0, r6
 8009654:	4639      	mov	r1, r7
 8009656:	f7f6 fddd 	bl	8000214 <__adddf3>
 800965a:	ec41 0b10 	vmov	d0, r0, r1
 800965e:	b011      	add	sp, #68	@ 0x44
 8009660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009664:	4a91      	ldr	r2, [pc, #580]	@ (80098ac <__ieee754_pow+0x28c>)
 8009666:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800966a:	4590      	cmp	r8, r2
 800966c:	463d      	mov	r5, r7
 800966e:	4633      	mov	r3, r6
 8009670:	d806      	bhi.n	8009680 <__ieee754_pow+0x60>
 8009672:	d101      	bne.n	8009678 <__ieee754_pow+0x58>
 8009674:	2e00      	cmp	r6, #0
 8009676:	d1ea      	bne.n	800964e <__ieee754_pow+0x2e>
 8009678:	4592      	cmp	sl, r2
 800967a:	d801      	bhi.n	8009680 <__ieee754_pow+0x60>
 800967c:	d10e      	bne.n	800969c <__ieee754_pow+0x7c>
 800967e:	b169      	cbz	r1, 800969c <__ieee754_pow+0x7c>
 8009680:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8009684:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8009688:	431d      	orrs	r5, r3
 800968a:	d1e0      	bne.n	800964e <__ieee754_pow+0x2e>
 800968c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009690:	18db      	adds	r3, r3, r3
 8009692:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 8009696:	4152      	adcs	r2, r2
 8009698:	429d      	cmp	r5, r3
 800969a:	e7d4      	b.n	8009646 <__ieee754_pow+0x26>
 800969c:	2d00      	cmp	r5, #0
 800969e:	46c3      	mov	fp, r8
 80096a0:	da3a      	bge.n	8009718 <__ieee754_pow+0xf8>
 80096a2:	4a83      	ldr	r2, [pc, #524]	@ (80098b0 <__ieee754_pow+0x290>)
 80096a4:	4592      	cmp	sl, r2
 80096a6:	d84d      	bhi.n	8009744 <__ieee754_pow+0x124>
 80096a8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80096ac:	4592      	cmp	sl, r2
 80096ae:	f240 84c7 	bls.w	800a040 <__ieee754_pow+0xa20>
 80096b2:	ea4f 522a 	mov.w	r2, sl, asr #20
 80096b6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80096ba:	2a14      	cmp	r2, #20
 80096bc:	dd0f      	ble.n	80096de <__ieee754_pow+0xbe>
 80096be:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80096c2:	fa21 f402 	lsr.w	r4, r1, r2
 80096c6:	fa04 f202 	lsl.w	r2, r4, r2
 80096ca:	428a      	cmp	r2, r1
 80096cc:	f040 84b8 	bne.w	800a040 <__ieee754_pow+0xa20>
 80096d0:	f004 0401 	and.w	r4, r4, #1
 80096d4:	f1c4 0402 	rsb	r4, r4, #2
 80096d8:	2900      	cmp	r1, #0
 80096da:	d158      	bne.n	800978e <__ieee754_pow+0x16e>
 80096dc:	e00e      	b.n	80096fc <__ieee754_pow+0xdc>
 80096de:	2900      	cmp	r1, #0
 80096e0:	d154      	bne.n	800978c <__ieee754_pow+0x16c>
 80096e2:	f1c2 0214 	rsb	r2, r2, #20
 80096e6:	fa4a f402 	asr.w	r4, sl, r2
 80096ea:	fa04 f202 	lsl.w	r2, r4, r2
 80096ee:	4552      	cmp	r2, sl
 80096f0:	f040 84a3 	bne.w	800a03a <__ieee754_pow+0xa1a>
 80096f4:	f004 0401 	and.w	r4, r4, #1
 80096f8:	f1c4 0402 	rsb	r4, r4, #2
 80096fc:	4a6d      	ldr	r2, [pc, #436]	@ (80098b4 <__ieee754_pow+0x294>)
 80096fe:	4592      	cmp	sl, r2
 8009700:	d12e      	bne.n	8009760 <__ieee754_pow+0x140>
 8009702:	f1b9 0f00 	cmp.w	r9, #0
 8009706:	f280 8494 	bge.w	800a032 <__ieee754_pow+0xa12>
 800970a:	496a      	ldr	r1, [pc, #424]	@ (80098b4 <__ieee754_pow+0x294>)
 800970c:	4632      	mov	r2, r6
 800970e:	463b      	mov	r3, r7
 8009710:	2000      	movs	r0, #0
 8009712:	f7f7 f85f 	bl	80007d4 <__aeabi_ddiv>
 8009716:	e7a0      	b.n	800965a <__ieee754_pow+0x3a>
 8009718:	2400      	movs	r4, #0
 800971a:	bbc1      	cbnz	r1, 800978e <__ieee754_pow+0x16e>
 800971c:	4a63      	ldr	r2, [pc, #396]	@ (80098ac <__ieee754_pow+0x28c>)
 800971e:	4592      	cmp	sl, r2
 8009720:	d1ec      	bne.n	80096fc <__ieee754_pow+0xdc>
 8009722:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8009726:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800972a:	431a      	orrs	r2, r3
 800972c:	f000 8479 	beq.w	800a022 <__ieee754_pow+0xa02>
 8009730:	4b61      	ldr	r3, [pc, #388]	@ (80098b8 <__ieee754_pow+0x298>)
 8009732:	4598      	cmp	r8, r3
 8009734:	d908      	bls.n	8009748 <__ieee754_pow+0x128>
 8009736:	f1b9 0f00 	cmp.w	r9, #0
 800973a:	f2c0 8476 	blt.w	800a02a <__ieee754_pow+0xa0a>
 800973e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009742:	e78a      	b.n	800965a <__ieee754_pow+0x3a>
 8009744:	2402      	movs	r4, #2
 8009746:	e7e8      	b.n	800971a <__ieee754_pow+0xfa>
 8009748:	f1b9 0f00 	cmp.w	r9, #0
 800974c:	f04f 0000 	mov.w	r0, #0
 8009750:	f04f 0100 	mov.w	r1, #0
 8009754:	da81      	bge.n	800965a <__ieee754_pow+0x3a>
 8009756:	e9dd 0300 	ldrd	r0, r3, [sp]
 800975a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800975e:	e77c      	b.n	800965a <__ieee754_pow+0x3a>
 8009760:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8009764:	d106      	bne.n	8009774 <__ieee754_pow+0x154>
 8009766:	4632      	mov	r2, r6
 8009768:	463b      	mov	r3, r7
 800976a:	4630      	mov	r0, r6
 800976c:	4639      	mov	r1, r7
 800976e:	f7f6 ff07 	bl	8000580 <__aeabi_dmul>
 8009772:	e772      	b.n	800965a <__ieee754_pow+0x3a>
 8009774:	4a51      	ldr	r2, [pc, #324]	@ (80098bc <__ieee754_pow+0x29c>)
 8009776:	4591      	cmp	r9, r2
 8009778:	d109      	bne.n	800978e <__ieee754_pow+0x16e>
 800977a:	2d00      	cmp	r5, #0
 800977c:	db07      	blt.n	800978e <__ieee754_pow+0x16e>
 800977e:	ec47 6b10 	vmov	d0, r6, r7
 8009782:	b011      	add	sp, #68	@ 0x44
 8009784:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009788:	f001 b8e6 	b.w	800a958 <__ieee754_sqrt>
 800978c:	2400      	movs	r4, #0
 800978e:	ec47 6b10 	vmov	d0, r6, r7
 8009792:	9302      	str	r3, [sp, #8]
 8009794:	f001 f81c 	bl	800a7d0 <fabs>
 8009798:	9b02      	ldr	r3, [sp, #8]
 800979a:	ec51 0b10 	vmov	r0, r1, d0
 800979e:	bb53      	cbnz	r3, 80097f6 <__ieee754_pow+0x1d6>
 80097a0:	4b44      	ldr	r3, [pc, #272]	@ (80098b4 <__ieee754_pow+0x294>)
 80097a2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d002      	beq.n	80097b0 <__ieee754_pow+0x190>
 80097aa:	f1b8 0f00 	cmp.w	r8, #0
 80097ae:	d122      	bne.n	80097f6 <__ieee754_pow+0x1d6>
 80097b0:	f1b9 0f00 	cmp.w	r9, #0
 80097b4:	da05      	bge.n	80097c2 <__ieee754_pow+0x1a2>
 80097b6:	4602      	mov	r2, r0
 80097b8:	460b      	mov	r3, r1
 80097ba:	2000      	movs	r0, #0
 80097bc:	493d      	ldr	r1, [pc, #244]	@ (80098b4 <__ieee754_pow+0x294>)
 80097be:	f7f7 f809 	bl	80007d4 <__aeabi_ddiv>
 80097c2:	2d00      	cmp	r5, #0
 80097c4:	f6bf af49 	bge.w	800965a <__ieee754_pow+0x3a>
 80097c8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80097cc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80097d0:	ea58 0804 	orrs.w	r8, r8, r4
 80097d4:	d108      	bne.n	80097e8 <__ieee754_pow+0x1c8>
 80097d6:	4602      	mov	r2, r0
 80097d8:	460b      	mov	r3, r1
 80097da:	4610      	mov	r0, r2
 80097dc:	4619      	mov	r1, r3
 80097de:	f7f6 fd17 	bl	8000210 <__aeabi_dsub>
 80097e2:	4602      	mov	r2, r0
 80097e4:	460b      	mov	r3, r1
 80097e6:	e794      	b.n	8009712 <__ieee754_pow+0xf2>
 80097e8:	2c01      	cmp	r4, #1
 80097ea:	f47f af36 	bne.w	800965a <__ieee754_pow+0x3a>
 80097ee:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80097f2:	4619      	mov	r1, r3
 80097f4:	e731      	b.n	800965a <__ieee754_pow+0x3a>
 80097f6:	0feb      	lsrs	r3, r5, #31
 80097f8:	3b01      	subs	r3, #1
 80097fa:	ea53 0204 	orrs.w	r2, r3, r4
 80097fe:	d102      	bne.n	8009806 <__ieee754_pow+0x1e6>
 8009800:	4632      	mov	r2, r6
 8009802:	463b      	mov	r3, r7
 8009804:	e7e9      	b.n	80097da <__ieee754_pow+0x1ba>
 8009806:	3c01      	subs	r4, #1
 8009808:	431c      	orrs	r4, r3
 800980a:	d016      	beq.n	800983a <__ieee754_pow+0x21a>
 800980c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 8009898 <__ieee754_pow+0x278>
 8009810:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8009814:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009818:	f240 8112 	bls.w	8009a40 <__ieee754_pow+0x420>
 800981c:	4b28      	ldr	r3, [pc, #160]	@ (80098c0 <__ieee754_pow+0x2a0>)
 800981e:	459a      	cmp	sl, r3
 8009820:	4b25      	ldr	r3, [pc, #148]	@ (80098b8 <__ieee754_pow+0x298>)
 8009822:	d916      	bls.n	8009852 <__ieee754_pow+0x232>
 8009824:	4598      	cmp	r8, r3
 8009826:	d80b      	bhi.n	8009840 <__ieee754_pow+0x220>
 8009828:	f1b9 0f00 	cmp.w	r9, #0
 800982c:	da0b      	bge.n	8009846 <__ieee754_pow+0x226>
 800982e:	2000      	movs	r0, #0
 8009830:	b011      	add	sp, #68	@ 0x44
 8009832:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009836:	f001 b887 	b.w	800a948 <__math_oflow>
 800983a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80098a0 <__ieee754_pow+0x280>
 800983e:	e7e7      	b.n	8009810 <__ieee754_pow+0x1f0>
 8009840:	f1b9 0f00 	cmp.w	r9, #0
 8009844:	dcf3      	bgt.n	800982e <__ieee754_pow+0x20e>
 8009846:	2000      	movs	r0, #0
 8009848:	b011      	add	sp, #68	@ 0x44
 800984a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984e:	f001 b873 	b.w	800a938 <__math_uflow>
 8009852:	4598      	cmp	r8, r3
 8009854:	d20c      	bcs.n	8009870 <__ieee754_pow+0x250>
 8009856:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800985a:	2200      	movs	r2, #0
 800985c:	2300      	movs	r3, #0
 800985e:	f7f7 f901 	bl	8000a64 <__aeabi_dcmplt>
 8009862:	3800      	subs	r0, #0
 8009864:	bf18      	it	ne
 8009866:	2001      	movne	r0, #1
 8009868:	f1b9 0f00 	cmp.w	r9, #0
 800986c:	daec      	bge.n	8009848 <__ieee754_pow+0x228>
 800986e:	e7df      	b.n	8009830 <__ieee754_pow+0x210>
 8009870:	4b10      	ldr	r3, [pc, #64]	@ (80098b4 <__ieee754_pow+0x294>)
 8009872:	4598      	cmp	r8, r3
 8009874:	f04f 0200 	mov.w	r2, #0
 8009878:	d924      	bls.n	80098c4 <__ieee754_pow+0x2a4>
 800987a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800987e:	2300      	movs	r3, #0
 8009880:	f7f7 f8f0 	bl	8000a64 <__aeabi_dcmplt>
 8009884:	3800      	subs	r0, #0
 8009886:	bf18      	it	ne
 8009888:	2001      	movne	r0, #1
 800988a:	f1b9 0f00 	cmp.w	r9, #0
 800988e:	dccf      	bgt.n	8009830 <__ieee754_pow+0x210>
 8009890:	e7da      	b.n	8009848 <__ieee754_pow+0x228>
 8009892:	bf00      	nop
 8009894:	f3af 8000 	nop.w
 8009898:	00000000 	.word	0x00000000
 800989c:	3ff00000 	.word	0x3ff00000
 80098a0:	00000000 	.word	0x00000000
 80098a4:	bff00000 	.word	0xbff00000
 80098a8:	fff00000 	.word	0xfff00000
 80098ac:	7ff00000 	.word	0x7ff00000
 80098b0:	433fffff 	.word	0x433fffff
 80098b4:	3ff00000 	.word	0x3ff00000
 80098b8:	3fefffff 	.word	0x3fefffff
 80098bc:	3fe00000 	.word	0x3fe00000
 80098c0:	43f00000 	.word	0x43f00000
 80098c4:	4b5a      	ldr	r3, [pc, #360]	@ (8009a30 <__ieee754_pow+0x410>)
 80098c6:	f7f6 fca3 	bl	8000210 <__aeabi_dsub>
 80098ca:	a351      	add	r3, pc, #324	@ (adr r3, 8009a10 <__ieee754_pow+0x3f0>)
 80098cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d0:	4604      	mov	r4, r0
 80098d2:	460d      	mov	r5, r1
 80098d4:	f7f6 fe54 	bl	8000580 <__aeabi_dmul>
 80098d8:	a34f      	add	r3, pc, #316	@ (adr r3, 8009a18 <__ieee754_pow+0x3f8>)
 80098da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098de:	4606      	mov	r6, r0
 80098e0:	460f      	mov	r7, r1
 80098e2:	4620      	mov	r0, r4
 80098e4:	4629      	mov	r1, r5
 80098e6:	f7f6 fe4b 	bl	8000580 <__aeabi_dmul>
 80098ea:	4b52      	ldr	r3, [pc, #328]	@ (8009a34 <__ieee754_pow+0x414>)
 80098ec:	4682      	mov	sl, r0
 80098ee:	468b      	mov	fp, r1
 80098f0:	2200      	movs	r2, #0
 80098f2:	4620      	mov	r0, r4
 80098f4:	4629      	mov	r1, r5
 80098f6:	f7f6 fe43 	bl	8000580 <__aeabi_dmul>
 80098fa:	4602      	mov	r2, r0
 80098fc:	460b      	mov	r3, r1
 80098fe:	a148      	add	r1, pc, #288	@ (adr r1, 8009a20 <__ieee754_pow+0x400>)
 8009900:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009904:	f7f6 fc84 	bl	8000210 <__aeabi_dsub>
 8009908:	4622      	mov	r2, r4
 800990a:	462b      	mov	r3, r5
 800990c:	f7f6 fe38 	bl	8000580 <__aeabi_dmul>
 8009910:	4602      	mov	r2, r0
 8009912:	460b      	mov	r3, r1
 8009914:	2000      	movs	r0, #0
 8009916:	4948      	ldr	r1, [pc, #288]	@ (8009a38 <__ieee754_pow+0x418>)
 8009918:	f7f6 fc7a 	bl	8000210 <__aeabi_dsub>
 800991c:	4622      	mov	r2, r4
 800991e:	4680      	mov	r8, r0
 8009920:	4689      	mov	r9, r1
 8009922:	462b      	mov	r3, r5
 8009924:	4620      	mov	r0, r4
 8009926:	4629      	mov	r1, r5
 8009928:	f7f6 fe2a 	bl	8000580 <__aeabi_dmul>
 800992c:	4602      	mov	r2, r0
 800992e:	460b      	mov	r3, r1
 8009930:	4640      	mov	r0, r8
 8009932:	4649      	mov	r1, r9
 8009934:	f7f6 fe24 	bl	8000580 <__aeabi_dmul>
 8009938:	a33b      	add	r3, pc, #236	@ (adr r3, 8009a28 <__ieee754_pow+0x408>)
 800993a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993e:	f7f6 fe1f 	bl	8000580 <__aeabi_dmul>
 8009942:	4602      	mov	r2, r0
 8009944:	460b      	mov	r3, r1
 8009946:	4650      	mov	r0, sl
 8009948:	4659      	mov	r1, fp
 800994a:	f7f6 fc61 	bl	8000210 <__aeabi_dsub>
 800994e:	4602      	mov	r2, r0
 8009950:	460b      	mov	r3, r1
 8009952:	4680      	mov	r8, r0
 8009954:	4689      	mov	r9, r1
 8009956:	4630      	mov	r0, r6
 8009958:	4639      	mov	r1, r7
 800995a:	f7f6 fc5b 	bl	8000214 <__adddf3>
 800995e:	2400      	movs	r4, #0
 8009960:	4632      	mov	r2, r6
 8009962:	463b      	mov	r3, r7
 8009964:	4620      	mov	r0, r4
 8009966:	460d      	mov	r5, r1
 8009968:	f7f6 fc52 	bl	8000210 <__aeabi_dsub>
 800996c:	4602      	mov	r2, r0
 800996e:	460b      	mov	r3, r1
 8009970:	4640      	mov	r0, r8
 8009972:	4649      	mov	r1, r9
 8009974:	f7f6 fc4c 	bl	8000210 <__aeabi_dsub>
 8009978:	e9dd 2300 	ldrd	r2, r3, [sp]
 800997c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009980:	2300      	movs	r3, #0
 8009982:	9304      	str	r3, [sp, #16]
 8009984:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8009988:	4606      	mov	r6, r0
 800998a:	460f      	mov	r7, r1
 800998c:	4652      	mov	r2, sl
 800998e:	465b      	mov	r3, fp
 8009990:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009994:	f7f6 fc3c 	bl	8000210 <__aeabi_dsub>
 8009998:	4622      	mov	r2, r4
 800999a:	462b      	mov	r3, r5
 800999c:	f7f6 fdf0 	bl	8000580 <__aeabi_dmul>
 80099a0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099a4:	4680      	mov	r8, r0
 80099a6:	4689      	mov	r9, r1
 80099a8:	4630      	mov	r0, r6
 80099aa:	4639      	mov	r1, r7
 80099ac:	f7f6 fde8 	bl	8000580 <__aeabi_dmul>
 80099b0:	4602      	mov	r2, r0
 80099b2:	460b      	mov	r3, r1
 80099b4:	4640      	mov	r0, r8
 80099b6:	4649      	mov	r1, r9
 80099b8:	f7f6 fc2c 	bl	8000214 <__adddf3>
 80099bc:	4652      	mov	r2, sl
 80099be:	465b      	mov	r3, fp
 80099c0:	4606      	mov	r6, r0
 80099c2:	460f      	mov	r7, r1
 80099c4:	4620      	mov	r0, r4
 80099c6:	4629      	mov	r1, r5
 80099c8:	f7f6 fdda 	bl	8000580 <__aeabi_dmul>
 80099cc:	460b      	mov	r3, r1
 80099ce:	4602      	mov	r2, r0
 80099d0:	4680      	mov	r8, r0
 80099d2:	4689      	mov	r9, r1
 80099d4:	4630      	mov	r0, r6
 80099d6:	4639      	mov	r1, r7
 80099d8:	f7f6 fc1c 	bl	8000214 <__adddf3>
 80099dc:	4b17      	ldr	r3, [pc, #92]	@ (8009a3c <__ieee754_pow+0x41c>)
 80099de:	4299      	cmp	r1, r3
 80099e0:	4604      	mov	r4, r0
 80099e2:	460d      	mov	r5, r1
 80099e4:	468a      	mov	sl, r1
 80099e6:	468b      	mov	fp, r1
 80099e8:	f340 82ef 	ble.w	8009fca <__ieee754_pow+0x9aa>
 80099ec:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 80099f0:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 80099f4:	4303      	orrs	r3, r0
 80099f6:	f000 81e8 	beq.w	8009dca <__ieee754_pow+0x7aa>
 80099fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099fe:	2200      	movs	r2, #0
 8009a00:	2300      	movs	r3, #0
 8009a02:	f7f7 f82f 	bl	8000a64 <__aeabi_dcmplt>
 8009a06:	3800      	subs	r0, #0
 8009a08:	bf18      	it	ne
 8009a0a:	2001      	movne	r0, #1
 8009a0c:	e710      	b.n	8009830 <__ieee754_pow+0x210>
 8009a0e:	bf00      	nop
 8009a10:	60000000 	.word	0x60000000
 8009a14:	3ff71547 	.word	0x3ff71547
 8009a18:	f85ddf44 	.word	0xf85ddf44
 8009a1c:	3e54ae0b 	.word	0x3e54ae0b
 8009a20:	55555555 	.word	0x55555555
 8009a24:	3fd55555 	.word	0x3fd55555
 8009a28:	652b82fe 	.word	0x652b82fe
 8009a2c:	3ff71547 	.word	0x3ff71547
 8009a30:	3ff00000 	.word	0x3ff00000
 8009a34:	3fd00000 	.word	0x3fd00000
 8009a38:	3fe00000 	.word	0x3fe00000
 8009a3c:	408fffff 	.word	0x408fffff
 8009a40:	4bd5      	ldr	r3, [pc, #852]	@ (8009d98 <__ieee754_pow+0x778>)
 8009a42:	402b      	ands	r3, r5
 8009a44:	2200      	movs	r2, #0
 8009a46:	b92b      	cbnz	r3, 8009a54 <__ieee754_pow+0x434>
 8009a48:	4bd4      	ldr	r3, [pc, #848]	@ (8009d9c <__ieee754_pow+0x77c>)
 8009a4a:	f7f6 fd99 	bl	8000580 <__aeabi_dmul>
 8009a4e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8009a52:	468b      	mov	fp, r1
 8009a54:	ea4f 532b 	mov.w	r3, fp, asr #20
 8009a58:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8009a5c:	4413      	add	r3, r2
 8009a5e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a60:	4bcf      	ldr	r3, [pc, #828]	@ (8009da0 <__ieee754_pow+0x780>)
 8009a62:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8009a66:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 8009a6a:	459b      	cmp	fp, r3
 8009a6c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009a70:	dd08      	ble.n	8009a84 <__ieee754_pow+0x464>
 8009a72:	4bcc      	ldr	r3, [pc, #816]	@ (8009da4 <__ieee754_pow+0x784>)
 8009a74:	459b      	cmp	fp, r3
 8009a76:	f340 81a5 	ble.w	8009dc4 <__ieee754_pow+0x7a4>
 8009a7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a7c:	3301      	adds	r3, #1
 8009a7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a80:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8009a84:	f04f 0a00 	mov.w	sl, #0
 8009a88:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009a8c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009a8e:	4bc6      	ldr	r3, [pc, #792]	@ (8009da8 <__ieee754_pow+0x788>)
 8009a90:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009a94:	ed93 7b00 	vldr	d7, [r3]
 8009a98:	4629      	mov	r1, r5
 8009a9a:	ec53 2b17 	vmov	r2, r3, d7
 8009a9e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009aa2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009aa6:	f7f6 fbb3 	bl	8000210 <__aeabi_dsub>
 8009aaa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009aae:	4606      	mov	r6, r0
 8009ab0:	460f      	mov	r7, r1
 8009ab2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ab6:	f7f6 fbad 	bl	8000214 <__adddf3>
 8009aba:	4602      	mov	r2, r0
 8009abc:	460b      	mov	r3, r1
 8009abe:	2000      	movs	r0, #0
 8009ac0:	49ba      	ldr	r1, [pc, #744]	@ (8009dac <__ieee754_pow+0x78c>)
 8009ac2:	f7f6 fe87 	bl	80007d4 <__aeabi_ddiv>
 8009ac6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 8009aca:	4602      	mov	r2, r0
 8009acc:	460b      	mov	r3, r1
 8009ace:	4630      	mov	r0, r6
 8009ad0:	4639      	mov	r1, r7
 8009ad2:	f7f6 fd55 	bl	8000580 <__aeabi_dmul>
 8009ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ada:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 8009ade:	106d      	asrs	r5, r5, #1
 8009ae0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 8009ae4:	f04f 0b00 	mov.w	fp, #0
 8009ae8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 8009aec:	4661      	mov	r1, ip
 8009aee:	2200      	movs	r2, #0
 8009af0:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009af4:	4658      	mov	r0, fp
 8009af6:	46e1      	mov	r9, ip
 8009af8:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 8009afc:	4614      	mov	r4, r2
 8009afe:	461d      	mov	r5, r3
 8009b00:	f7f6 fd3e 	bl	8000580 <__aeabi_dmul>
 8009b04:	4602      	mov	r2, r0
 8009b06:	460b      	mov	r3, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fb80 	bl	8000210 <__aeabi_dsub>
 8009b10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009b14:	4606      	mov	r6, r0
 8009b16:	460f      	mov	r7, r1
 8009b18:	4620      	mov	r0, r4
 8009b1a:	4629      	mov	r1, r5
 8009b1c:	f7f6 fb78 	bl	8000210 <__aeabi_dsub>
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009b28:	f7f6 fb72 	bl	8000210 <__aeabi_dsub>
 8009b2c:	465a      	mov	r2, fp
 8009b2e:	464b      	mov	r3, r9
 8009b30:	f7f6 fd26 	bl	8000580 <__aeabi_dmul>
 8009b34:	4602      	mov	r2, r0
 8009b36:	460b      	mov	r3, r1
 8009b38:	4630      	mov	r0, r6
 8009b3a:	4639      	mov	r1, r7
 8009b3c:	f7f6 fb68 	bl	8000210 <__aeabi_dsub>
 8009b40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009b44:	f7f6 fd1c 	bl	8000580 <__aeabi_dmul>
 8009b48:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009b4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b50:	4610      	mov	r0, r2
 8009b52:	4619      	mov	r1, r3
 8009b54:	f7f6 fd14 	bl	8000580 <__aeabi_dmul>
 8009b58:	a37d      	add	r3, pc, #500	@ (adr r3, 8009d50 <__ieee754_pow+0x730>)
 8009b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b5e:	4604      	mov	r4, r0
 8009b60:	460d      	mov	r5, r1
 8009b62:	f7f6 fd0d 	bl	8000580 <__aeabi_dmul>
 8009b66:	a37c      	add	r3, pc, #496	@ (adr r3, 8009d58 <__ieee754_pow+0x738>)
 8009b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6c:	f7f6 fb52 	bl	8000214 <__adddf3>
 8009b70:	4622      	mov	r2, r4
 8009b72:	462b      	mov	r3, r5
 8009b74:	f7f6 fd04 	bl	8000580 <__aeabi_dmul>
 8009b78:	a379      	add	r3, pc, #484	@ (adr r3, 8009d60 <__ieee754_pow+0x740>)
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	f7f6 fb49 	bl	8000214 <__adddf3>
 8009b82:	4622      	mov	r2, r4
 8009b84:	462b      	mov	r3, r5
 8009b86:	f7f6 fcfb 	bl	8000580 <__aeabi_dmul>
 8009b8a:	a377      	add	r3, pc, #476	@ (adr r3, 8009d68 <__ieee754_pow+0x748>)
 8009b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b90:	f7f6 fb40 	bl	8000214 <__adddf3>
 8009b94:	4622      	mov	r2, r4
 8009b96:	462b      	mov	r3, r5
 8009b98:	f7f6 fcf2 	bl	8000580 <__aeabi_dmul>
 8009b9c:	a374      	add	r3, pc, #464	@ (adr r3, 8009d70 <__ieee754_pow+0x750>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f7f6 fb37 	bl	8000214 <__adddf3>
 8009ba6:	4622      	mov	r2, r4
 8009ba8:	462b      	mov	r3, r5
 8009baa:	f7f6 fce9 	bl	8000580 <__aeabi_dmul>
 8009bae:	a372      	add	r3, pc, #456	@ (adr r3, 8009d78 <__ieee754_pow+0x758>)
 8009bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bb4:	f7f6 fb2e 	bl	8000214 <__adddf3>
 8009bb8:	4622      	mov	r2, r4
 8009bba:	4606      	mov	r6, r0
 8009bbc:	460f      	mov	r7, r1
 8009bbe:	462b      	mov	r3, r5
 8009bc0:	4620      	mov	r0, r4
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	f7f6 fcdc 	bl	8000580 <__aeabi_dmul>
 8009bc8:	4602      	mov	r2, r0
 8009bca:	460b      	mov	r3, r1
 8009bcc:	4630      	mov	r0, r6
 8009bce:	4639      	mov	r1, r7
 8009bd0:	f7f6 fcd6 	bl	8000580 <__aeabi_dmul>
 8009bd4:	465a      	mov	r2, fp
 8009bd6:	4604      	mov	r4, r0
 8009bd8:	460d      	mov	r5, r1
 8009bda:	464b      	mov	r3, r9
 8009bdc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009be0:	f7f6 fb18 	bl	8000214 <__adddf3>
 8009be4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009be8:	f7f6 fcca 	bl	8000580 <__aeabi_dmul>
 8009bec:	4622      	mov	r2, r4
 8009bee:	462b      	mov	r3, r5
 8009bf0:	f7f6 fb10 	bl	8000214 <__adddf3>
 8009bf4:	465a      	mov	r2, fp
 8009bf6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009bfa:	464b      	mov	r3, r9
 8009bfc:	4658      	mov	r0, fp
 8009bfe:	4649      	mov	r1, r9
 8009c00:	f7f6 fcbe 	bl	8000580 <__aeabi_dmul>
 8009c04:	4b6a      	ldr	r3, [pc, #424]	@ (8009db0 <__ieee754_pow+0x790>)
 8009c06:	2200      	movs	r2, #0
 8009c08:	4606      	mov	r6, r0
 8009c0a:	460f      	mov	r7, r1
 8009c0c:	f7f6 fb02 	bl	8000214 <__adddf3>
 8009c10:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009c14:	f7f6 fafe 	bl	8000214 <__adddf3>
 8009c18:	46d8      	mov	r8, fp
 8009c1a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 8009c1e:	460d      	mov	r5, r1
 8009c20:	465a      	mov	r2, fp
 8009c22:	460b      	mov	r3, r1
 8009c24:	4640      	mov	r0, r8
 8009c26:	4649      	mov	r1, r9
 8009c28:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 8009c2c:	f7f6 fca8 	bl	8000580 <__aeabi_dmul>
 8009c30:	465c      	mov	r4, fp
 8009c32:	4680      	mov	r8, r0
 8009c34:	4689      	mov	r9, r1
 8009c36:	4b5e      	ldr	r3, [pc, #376]	@ (8009db0 <__ieee754_pow+0x790>)
 8009c38:	2200      	movs	r2, #0
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	4629      	mov	r1, r5
 8009c3e:	f7f6 fae7 	bl	8000210 <__aeabi_dsub>
 8009c42:	4632      	mov	r2, r6
 8009c44:	463b      	mov	r3, r7
 8009c46:	f7f6 fae3 	bl	8000210 <__aeabi_dsub>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c52:	f7f6 fadd 	bl	8000210 <__aeabi_dsub>
 8009c56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c5a:	f7f6 fc91 	bl	8000580 <__aeabi_dmul>
 8009c5e:	4622      	mov	r2, r4
 8009c60:	4606      	mov	r6, r0
 8009c62:	460f      	mov	r7, r1
 8009c64:	462b      	mov	r3, r5
 8009c66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c6a:	f7f6 fc89 	bl	8000580 <__aeabi_dmul>
 8009c6e:	4602      	mov	r2, r0
 8009c70:	460b      	mov	r3, r1
 8009c72:	4630      	mov	r0, r6
 8009c74:	4639      	mov	r1, r7
 8009c76:	f7f6 facd 	bl	8000214 <__adddf3>
 8009c7a:	4606      	mov	r6, r0
 8009c7c:	460f      	mov	r7, r1
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4640      	mov	r0, r8
 8009c84:	4649      	mov	r1, r9
 8009c86:	f7f6 fac5 	bl	8000214 <__adddf3>
 8009c8a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 8009c8e:	a33c      	add	r3, pc, #240	@ (adr r3, 8009d80 <__ieee754_pow+0x760>)
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	4658      	mov	r0, fp
 8009c96:	e9cd bc08 	strd	fp, ip, [sp, #32]
 8009c9a:	460d      	mov	r5, r1
 8009c9c:	f7f6 fc70 	bl	8000580 <__aeabi_dmul>
 8009ca0:	465c      	mov	r4, fp
 8009ca2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ca6:	4642      	mov	r2, r8
 8009ca8:	464b      	mov	r3, r9
 8009caa:	4620      	mov	r0, r4
 8009cac:	4629      	mov	r1, r5
 8009cae:	f7f6 faaf 	bl	8000210 <__aeabi_dsub>
 8009cb2:	4602      	mov	r2, r0
 8009cb4:	460b      	mov	r3, r1
 8009cb6:	4630      	mov	r0, r6
 8009cb8:	4639      	mov	r1, r7
 8009cba:	f7f6 faa9 	bl	8000210 <__aeabi_dsub>
 8009cbe:	a332      	add	r3, pc, #200	@ (adr r3, 8009d88 <__ieee754_pow+0x768>)
 8009cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc4:	f7f6 fc5c 	bl	8000580 <__aeabi_dmul>
 8009cc8:	a331      	add	r3, pc, #196	@ (adr r3, 8009d90 <__ieee754_pow+0x770>)
 8009cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cce:	4606      	mov	r6, r0
 8009cd0:	460f      	mov	r7, r1
 8009cd2:	4620      	mov	r0, r4
 8009cd4:	4629      	mov	r1, r5
 8009cd6:	f7f6 fc53 	bl	8000580 <__aeabi_dmul>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	4630      	mov	r0, r6
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	f7f6 fa97 	bl	8000214 <__adddf3>
 8009ce6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009ce8:	4b32      	ldr	r3, [pc, #200]	@ (8009db4 <__ieee754_pow+0x794>)
 8009cea:	4413      	add	r3, r2
 8009cec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf0:	f7f6 fa90 	bl	8000214 <__adddf3>
 8009cf4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009cf8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009cfa:	f7f6 fbd7 	bl	80004ac <__aeabi_i2d>
 8009cfe:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009d00:	4b2d      	ldr	r3, [pc, #180]	@ (8009db8 <__ieee754_pow+0x798>)
 8009d02:	4413      	add	r3, r2
 8009d04:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009d08:	4606      	mov	r6, r0
 8009d0a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009d0e:	460f      	mov	r7, r1
 8009d10:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d14:	f7f6 fa7e 	bl	8000214 <__adddf3>
 8009d18:	4642      	mov	r2, r8
 8009d1a:	464b      	mov	r3, r9
 8009d1c:	f7f6 fa7a 	bl	8000214 <__adddf3>
 8009d20:	4632      	mov	r2, r6
 8009d22:	463b      	mov	r3, r7
 8009d24:	f7f6 fa76 	bl	8000214 <__adddf3>
 8009d28:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 8009d2c:	4632      	mov	r2, r6
 8009d2e:	463b      	mov	r3, r7
 8009d30:	4658      	mov	r0, fp
 8009d32:	460d      	mov	r5, r1
 8009d34:	f7f6 fa6c 	bl	8000210 <__aeabi_dsub>
 8009d38:	4642      	mov	r2, r8
 8009d3a:	464b      	mov	r3, r9
 8009d3c:	f7f6 fa68 	bl	8000210 <__aeabi_dsub>
 8009d40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d44:	f7f6 fa64 	bl	8000210 <__aeabi_dsub>
 8009d48:	465c      	mov	r4, fp
 8009d4a:	4602      	mov	r2, r0
 8009d4c:	e036      	b.n	8009dbc <__ieee754_pow+0x79c>
 8009d4e:	bf00      	nop
 8009d50:	4a454eef 	.word	0x4a454eef
 8009d54:	3fca7e28 	.word	0x3fca7e28
 8009d58:	93c9db65 	.word	0x93c9db65
 8009d5c:	3fcd864a 	.word	0x3fcd864a
 8009d60:	a91d4101 	.word	0xa91d4101
 8009d64:	3fd17460 	.word	0x3fd17460
 8009d68:	518f264d 	.word	0x518f264d
 8009d6c:	3fd55555 	.word	0x3fd55555
 8009d70:	db6fabff 	.word	0xdb6fabff
 8009d74:	3fdb6db6 	.word	0x3fdb6db6
 8009d78:	33333303 	.word	0x33333303
 8009d7c:	3fe33333 	.word	0x3fe33333
 8009d80:	e0000000 	.word	0xe0000000
 8009d84:	3feec709 	.word	0x3feec709
 8009d88:	dc3a03fd 	.word	0xdc3a03fd
 8009d8c:	3feec709 	.word	0x3feec709
 8009d90:	145b01f5 	.word	0x145b01f5
 8009d94:	be3e2fe0 	.word	0xbe3e2fe0
 8009d98:	7ff00000 	.word	0x7ff00000
 8009d9c:	43400000 	.word	0x43400000
 8009da0:	0003988e 	.word	0x0003988e
 8009da4:	000bb679 	.word	0x000bb679
 8009da8:	0800b3b0 	.word	0x0800b3b0
 8009dac:	3ff00000 	.word	0x3ff00000
 8009db0:	40080000 	.word	0x40080000
 8009db4:	0800b390 	.word	0x0800b390
 8009db8:	0800b3a0 	.word	0x0800b3a0
 8009dbc:	460b      	mov	r3, r1
 8009dbe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dc2:	e5d7      	b.n	8009974 <__ieee754_pow+0x354>
 8009dc4:	f04f 0a01 	mov.w	sl, #1
 8009dc8:	e65e      	b.n	8009a88 <__ieee754_pow+0x468>
 8009dca:	a3b4      	add	r3, pc, #720	@ (adr r3, 800a09c <__ieee754_pow+0xa7c>)
 8009dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	4639      	mov	r1, r7
 8009dd4:	f7f6 fa1e 	bl	8000214 <__adddf3>
 8009dd8:	4642      	mov	r2, r8
 8009dda:	e9cd 0100 	strd	r0, r1, [sp]
 8009dde:	464b      	mov	r3, r9
 8009de0:	4620      	mov	r0, r4
 8009de2:	4629      	mov	r1, r5
 8009de4:	f7f6 fa14 	bl	8000210 <__aeabi_dsub>
 8009de8:	4602      	mov	r2, r0
 8009dea:	460b      	mov	r3, r1
 8009dec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009df0:	f7f6 fe56 	bl	8000aa0 <__aeabi_dcmpgt>
 8009df4:	2800      	cmp	r0, #0
 8009df6:	f47f ae00 	bne.w	80099fa <__ieee754_pow+0x3da>
 8009dfa:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8009dfe:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8009e02:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8009e06:	fa43 fa0a 	asr.w	sl, r3, sl
 8009e0a:	44da      	add	sl, fp
 8009e0c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8009e10:	489d      	ldr	r0, [pc, #628]	@ (800a088 <__ieee754_pow+0xa68>)
 8009e12:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8009e16:	4108      	asrs	r0, r1
 8009e18:	ea00 030a 	and.w	r3, r0, sl
 8009e1c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8009e20:	f1c1 0114 	rsb	r1, r1, #20
 8009e24:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8009e28:	fa4a fa01 	asr.w	sl, sl, r1
 8009e2c:	f1bb 0f00 	cmp.w	fp, #0
 8009e30:	4640      	mov	r0, r8
 8009e32:	4649      	mov	r1, r9
 8009e34:	f04f 0200 	mov.w	r2, #0
 8009e38:	bfb8      	it	lt
 8009e3a:	f1ca 0a00 	rsblt	sl, sl, #0
 8009e3e:	f7f6 f9e7 	bl	8000210 <__aeabi_dsub>
 8009e42:	4680      	mov	r8, r0
 8009e44:	4689      	mov	r9, r1
 8009e46:	4632      	mov	r2, r6
 8009e48:	463b      	mov	r3, r7
 8009e4a:	4640      	mov	r0, r8
 8009e4c:	4649      	mov	r1, r9
 8009e4e:	f7f6 f9e1 	bl	8000214 <__adddf3>
 8009e52:	2400      	movs	r4, #0
 8009e54:	a37c      	add	r3, pc, #496	@ (adr r3, 800a048 <__ieee754_pow+0xa28>)
 8009e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5a:	4620      	mov	r0, r4
 8009e5c:	460d      	mov	r5, r1
 8009e5e:	f7f6 fb8f 	bl	8000580 <__aeabi_dmul>
 8009e62:	4642      	mov	r2, r8
 8009e64:	e9cd 0100 	strd	r0, r1, [sp]
 8009e68:	464b      	mov	r3, r9
 8009e6a:	4620      	mov	r0, r4
 8009e6c:	4629      	mov	r1, r5
 8009e6e:	f7f6 f9cf 	bl	8000210 <__aeabi_dsub>
 8009e72:	4602      	mov	r2, r0
 8009e74:	460b      	mov	r3, r1
 8009e76:	4630      	mov	r0, r6
 8009e78:	4639      	mov	r1, r7
 8009e7a:	f7f6 f9c9 	bl	8000210 <__aeabi_dsub>
 8009e7e:	a374      	add	r3, pc, #464	@ (adr r3, 800a050 <__ieee754_pow+0xa30>)
 8009e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e84:	f7f6 fb7c 	bl	8000580 <__aeabi_dmul>
 8009e88:	a373      	add	r3, pc, #460	@ (adr r3, 800a058 <__ieee754_pow+0xa38>)
 8009e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e8e:	4680      	mov	r8, r0
 8009e90:	4689      	mov	r9, r1
 8009e92:	4620      	mov	r0, r4
 8009e94:	4629      	mov	r1, r5
 8009e96:	f7f6 fb73 	bl	8000580 <__aeabi_dmul>
 8009e9a:	4602      	mov	r2, r0
 8009e9c:	460b      	mov	r3, r1
 8009e9e:	4640      	mov	r0, r8
 8009ea0:	4649      	mov	r1, r9
 8009ea2:	f7f6 f9b7 	bl	8000214 <__adddf3>
 8009ea6:	4604      	mov	r4, r0
 8009ea8:	460d      	mov	r5, r1
 8009eaa:	4602      	mov	r2, r0
 8009eac:	460b      	mov	r3, r1
 8009eae:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009eb2:	f7f6 f9af 	bl	8000214 <__adddf3>
 8009eb6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009eba:	4680      	mov	r8, r0
 8009ebc:	4689      	mov	r9, r1
 8009ebe:	f7f6 f9a7 	bl	8000210 <__aeabi_dsub>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	4620      	mov	r0, r4
 8009ec8:	4629      	mov	r1, r5
 8009eca:	f7f6 f9a1 	bl	8000210 <__aeabi_dsub>
 8009ece:	4642      	mov	r2, r8
 8009ed0:	4606      	mov	r6, r0
 8009ed2:	460f      	mov	r7, r1
 8009ed4:	464b      	mov	r3, r9
 8009ed6:	4640      	mov	r0, r8
 8009ed8:	4649      	mov	r1, r9
 8009eda:	f7f6 fb51 	bl	8000580 <__aeabi_dmul>
 8009ede:	a360      	add	r3, pc, #384	@ (adr r3, 800a060 <__ieee754_pow+0xa40>)
 8009ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee4:	4604      	mov	r4, r0
 8009ee6:	460d      	mov	r5, r1
 8009ee8:	f7f6 fb4a 	bl	8000580 <__aeabi_dmul>
 8009eec:	a35e      	add	r3, pc, #376	@ (adr r3, 800a068 <__ieee754_pow+0xa48>)
 8009eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef2:	f7f6 f98d 	bl	8000210 <__aeabi_dsub>
 8009ef6:	4622      	mov	r2, r4
 8009ef8:	462b      	mov	r3, r5
 8009efa:	f7f6 fb41 	bl	8000580 <__aeabi_dmul>
 8009efe:	a35c      	add	r3, pc, #368	@ (adr r3, 800a070 <__ieee754_pow+0xa50>)
 8009f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f04:	f7f6 f986 	bl	8000214 <__adddf3>
 8009f08:	4622      	mov	r2, r4
 8009f0a:	462b      	mov	r3, r5
 8009f0c:	f7f6 fb38 	bl	8000580 <__aeabi_dmul>
 8009f10:	a359      	add	r3, pc, #356	@ (adr r3, 800a078 <__ieee754_pow+0xa58>)
 8009f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f16:	f7f6 f97b 	bl	8000210 <__aeabi_dsub>
 8009f1a:	4622      	mov	r2, r4
 8009f1c:	462b      	mov	r3, r5
 8009f1e:	f7f6 fb2f 	bl	8000580 <__aeabi_dmul>
 8009f22:	a357      	add	r3, pc, #348	@ (adr r3, 800a080 <__ieee754_pow+0xa60>)
 8009f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f28:	f7f6 f974 	bl	8000214 <__adddf3>
 8009f2c:	4622      	mov	r2, r4
 8009f2e:	462b      	mov	r3, r5
 8009f30:	f7f6 fb26 	bl	8000580 <__aeabi_dmul>
 8009f34:	4602      	mov	r2, r0
 8009f36:	460b      	mov	r3, r1
 8009f38:	4640      	mov	r0, r8
 8009f3a:	4649      	mov	r1, r9
 8009f3c:	f7f6 f968 	bl	8000210 <__aeabi_dsub>
 8009f40:	4604      	mov	r4, r0
 8009f42:	460d      	mov	r5, r1
 8009f44:	4602      	mov	r2, r0
 8009f46:	460b      	mov	r3, r1
 8009f48:	4640      	mov	r0, r8
 8009f4a:	4649      	mov	r1, r9
 8009f4c:	f7f6 fb18 	bl	8000580 <__aeabi_dmul>
 8009f50:	2200      	movs	r2, #0
 8009f52:	e9cd 0100 	strd	r0, r1, [sp]
 8009f56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	4629      	mov	r1, r5
 8009f5e:	f7f6 f957 	bl	8000210 <__aeabi_dsub>
 8009f62:	4602      	mov	r2, r0
 8009f64:	460b      	mov	r3, r1
 8009f66:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f6a:	f7f6 fc33 	bl	80007d4 <__aeabi_ddiv>
 8009f6e:	4632      	mov	r2, r6
 8009f70:	4604      	mov	r4, r0
 8009f72:	460d      	mov	r5, r1
 8009f74:	463b      	mov	r3, r7
 8009f76:	4640      	mov	r0, r8
 8009f78:	4649      	mov	r1, r9
 8009f7a:	f7f6 fb01 	bl	8000580 <__aeabi_dmul>
 8009f7e:	4632      	mov	r2, r6
 8009f80:	463b      	mov	r3, r7
 8009f82:	f7f6 f947 	bl	8000214 <__adddf3>
 8009f86:	4602      	mov	r2, r0
 8009f88:	460b      	mov	r3, r1
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	4629      	mov	r1, r5
 8009f8e:	f7f6 f93f 	bl	8000210 <__aeabi_dsub>
 8009f92:	4642      	mov	r2, r8
 8009f94:	464b      	mov	r3, r9
 8009f96:	f7f6 f93b 	bl	8000210 <__aeabi_dsub>
 8009f9a:	460b      	mov	r3, r1
 8009f9c:	4602      	mov	r2, r0
 8009f9e:	493b      	ldr	r1, [pc, #236]	@ (800a08c <__ieee754_pow+0xa6c>)
 8009fa0:	2000      	movs	r0, #0
 8009fa2:	f7f6 f935 	bl	8000210 <__aeabi_dsub>
 8009fa6:	ec41 0b10 	vmov	d0, r0, r1
 8009faa:	ee10 3a90 	vmov	r3, s1
 8009fae:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8009fb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009fb6:	da30      	bge.n	800a01a <__ieee754_pow+0x9fa>
 8009fb8:	4650      	mov	r0, sl
 8009fba:	f000 fc11 	bl	800a7e0 <scalbn>
 8009fbe:	ec51 0b10 	vmov	r0, r1, d0
 8009fc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009fc6:	f7ff bbd2 	b.w	800976e <__ieee754_pow+0x14e>
 8009fca:	4c31      	ldr	r4, [pc, #196]	@ (800a090 <__ieee754_pow+0xa70>)
 8009fcc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8009fd0:	42a3      	cmp	r3, r4
 8009fd2:	d91a      	bls.n	800a00a <__ieee754_pow+0x9ea>
 8009fd4:	4b2f      	ldr	r3, [pc, #188]	@ (800a094 <__ieee754_pow+0xa74>)
 8009fd6:	440b      	add	r3, r1
 8009fd8:	4303      	orrs	r3, r0
 8009fda:	d009      	beq.n	8009ff0 <__ieee754_pow+0x9d0>
 8009fdc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009fe0:	2200      	movs	r2, #0
 8009fe2:	2300      	movs	r3, #0
 8009fe4:	f7f6 fd3e 	bl	8000a64 <__aeabi_dcmplt>
 8009fe8:	3800      	subs	r0, #0
 8009fea:	bf18      	it	ne
 8009fec:	2001      	movne	r0, #1
 8009fee:	e42b      	b.n	8009848 <__ieee754_pow+0x228>
 8009ff0:	4642      	mov	r2, r8
 8009ff2:	464b      	mov	r3, r9
 8009ff4:	f7f6 f90c 	bl	8000210 <__aeabi_dsub>
 8009ff8:	4632      	mov	r2, r6
 8009ffa:	463b      	mov	r3, r7
 8009ffc:	f7f6 fd46 	bl	8000a8c <__aeabi_dcmpge>
 800a000:	2800      	cmp	r0, #0
 800a002:	d1eb      	bne.n	8009fdc <__ieee754_pow+0x9bc>
 800a004:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 800a0a4 <__ieee754_pow+0xa84>
 800a008:	e6f7      	b.n	8009dfa <__ieee754_pow+0x7da>
 800a00a:	469a      	mov	sl, r3
 800a00c:	4b22      	ldr	r3, [pc, #136]	@ (800a098 <__ieee754_pow+0xa78>)
 800a00e:	459a      	cmp	sl, r3
 800a010:	f63f aef3 	bhi.w	8009dfa <__ieee754_pow+0x7da>
 800a014:	f8dd a010 	ldr.w	sl, [sp, #16]
 800a018:	e715      	b.n	8009e46 <__ieee754_pow+0x826>
 800a01a:	ec51 0b10 	vmov	r0, r1, d0
 800a01e:	4619      	mov	r1, r3
 800a020:	e7cf      	b.n	8009fc2 <__ieee754_pow+0x9a2>
 800a022:	491a      	ldr	r1, [pc, #104]	@ (800a08c <__ieee754_pow+0xa6c>)
 800a024:	2000      	movs	r0, #0
 800a026:	f7ff bb18 	b.w	800965a <__ieee754_pow+0x3a>
 800a02a:	2000      	movs	r0, #0
 800a02c:	2100      	movs	r1, #0
 800a02e:	f7ff bb14 	b.w	800965a <__ieee754_pow+0x3a>
 800a032:	4630      	mov	r0, r6
 800a034:	4639      	mov	r1, r7
 800a036:	f7ff bb10 	b.w	800965a <__ieee754_pow+0x3a>
 800a03a:	460c      	mov	r4, r1
 800a03c:	f7ff bb5e 	b.w	80096fc <__ieee754_pow+0xdc>
 800a040:	2400      	movs	r4, #0
 800a042:	f7ff bb49 	b.w	80096d8 <__ieee754_pow+0xb8>
 800a046:	bf00      	nop
 800a048:	00000000 	.word	0x00000000
 800a04c:	3fe62e43 	.word	0x3fe62e43
 800a050:	fefa39ef 	.word	0xfefa39ef
 800a054:	3fe62e42 	.word	0x3fe62e42
 800a058:	0ca86c39 	.word	0x0ca86c39
 800a05c:	be205c61 	.word	0xbe205c61
 800a060:	72bea4d0 	.word	0x72bea4d0
 800a064:	3e663769 	.word	0x3e663769
 800a068:	c5d26bf1 	.word	0xc5d26bf1
 800a06c:	3ebbbd41 	.word	0x3ebbbd41
 800a070:	af25de2c 	.word	0xaf25de2c
 800a074:	3f11566a 	.word	0x3f11566a
 800a078:	16bebd93 	.word	0x16bebd93
 800a07c:	3f66c16c 	.word	0x3f66c16c
 800a080:	5555553e 	.word	0x5555553e
 800a084:	3fc55555 	.word	0x3fc55555
 800a088:	fff00000 	.word	0xfff00000
 800a08c:	3ff00000 	.word	0x3ff00000
 800a090:	4090cbff 	.word	0x4090cbff
 800a094:	3f6f3400 	.word	0x3f6f3400
 800a098:	3fe00000 	.word	0x3fe00000
 800a09c:	652b82fe 	.word	0x652b82fe
 800a0a0:	3c971547 	.word	0x3c971547
 800a0a4:	4090cc00 	.word	0x4090cc00

0800a0a8 <__ieee754_rem_pio2>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	ec57 6b10 	vmov	r6, r7, d0
 800a0b0:	4bc5      	ldr	r3, [pc, #788]	@ (800a3c8 <__ieee754_rem_pio2+0x320>)
 800a0b2:	b08d      	sub	sp, #52	@ 0x34
 800a0b4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800a0b8:	4598      	cmp	r8, r3
 800a0ba:	4604      	mov	r4, r0
 800a0bc:	9704      	str	r7, [sp, #16]
 800a0be:	d807      	bhi.n	800a0d0 <__ieee754_rem_pio2+0x28>
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	ed80 0b00 	vstr	d0, [r0]
 800a0c8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800a0cc:	2500      	movs	r5, #0
 800a0ce:	e028      	b.n	800a122 <__ieee754_rem_pio2+0x7a>
 800a0d0:	4bbe      	ldr	r3, [pc, #760]	@ (800a3cc <__ieee754_rem_pio2+0x324>)
 800a0d2:	4598      	cmp	r8, r3
 800a0d4:	d878      	bhi.n	800a1c8 <__ieee754_rem_pio2+0x120>
 800a0d6:	9b04      	ldr	r3, [sp, #16]
 800a0d8:	4dbd      	ldr	r5, [pc, #756]	@ (800a3d0 <__ieee754_rem_pio2+0x328>)
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	4630      	mov	r0, r6
 800a0de:	a3ac      	add	r3, pc, #688	@ (adr r3, 800a390 <__ieee754_rem_pio2+0x2e8>)
 800a0e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e4:	4639      	mov	r1, r7
 800a0e6:	dd38      	ble.n	800a15a <__ieee754_rem_pio2+0xb2>
 800a0e8:	f7f6 f892 	bl	8000210 <__aeabi_dsub>
 800a0ec:	45a8      	cmp	r8, r5
 800a0ee:	4606      	mov	r6, r0
 800a0f0:	460f      	mov	r7, r1
 800a0f2:	d01a      	beq.n	800a12a <__ieee754_rem_pio2+0x82>
 800a0f4:	a3a8      	add	r3, pc, #672	@ (adr r3, 800a398 <__ieee754_rem_pio2+0x2f0>)
 800a0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0fa:	f7f6 f889 	bl	8000210 <__aeabi_dsub>
 800a0fe:	4602      	mov	r2, r0
 800a100:	460b      	mov	r3, r1
 800a102:	4680      	mov	r8, r0
 800a104:	4689      	mov	r9, r1
 800a106:	4630      	mov	r0, r6
 800a108:	4639      	mov	r1, r7
 800a10a:	f7f6 f881 	bl	8000210 <__aeabi_dsub>
 800a10e:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a398 <__ieee754_rem_pio2+0x2f0>)
 800a110:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a114:	f7f6 f87c 	bl	8000210 <__aeabi_dsub>
 800a118:	e9c4 8900 	strd	r8, r9, [r4]
 800a11c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a120:	2501      	movs	r5, #1
 800a122:	4628      	mov	r0, r5
 800a124:	b00d      	add	sp, #52	@ 0x34
 800a126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a12a:	a39d      	add	r3, pc, #628	@ (adr r3, 800a3a0 <__ieee754_rem_pio2+0x2f8>)
 800a12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a130:	f7f6 f86e 	bl	8000210 <__aeabi_dsub>
 800a134:	a39c      	add	r3, pc, #624	@ (adr r3, 800a3a8 <__ieee754_rem_pio2+0x300>)
 800a136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a13a:	4606      	mov	r6, r0
 800a13c:	460f      	mov	r7, r1
 800a13e:	f7f6 f867 	bl	8000210 <__aeabi_dsub>
 800a142:	4602      	mov	r2, r0
 800a144:	460b      	mov	r3, r1
 800a146:	4680      	mov	r8, r0
 800a148:	4689      	mov	r9, r1
 800a14a:	4630      	mov	r0, r6
 800a14c:	4639      	mov	r1, r7
 800a14e:	f7f6 f85f 	bl	8000210 <__aeabi_dsub>
 800a152:	a395      	add	r3, pc, #596	@ (adr r3, 800a3a8 <__ieee754_rem_pio2+0x300>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	e7dc      	b.n	800a114 <__ieee754_rem_pio2+0x6c>
 800a15a:	f7f6 f85b 	bl	8000214 <__adddf3>
 800a15e:	45a8      	cmp	r8, r5
 800a160:	4606      	mov	r6, r0
 800a162:	460f      	mov	r7, r1
 800a164:	d018      	beq.n	800a198 <__ieee754_rem_pio2+0xf0>
 800a166:	a38c      	add	r3, pc, #560	@ (adr r3, 800a398 <__ieee754_rem_pio2+0x2f0>)
 800a168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a16c:	f7f6 f852 	bl	8000214 <__adddf3>
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4680      	mov	r8, r0
 800a176:	4689      	mov	r9, r1
 800a178:	4630      	mov	r0, r6
 800a17a:	4639      	mov	r1, r7
 800a17c:	f7f6 f848 	bl	8000210 <__aeabi_dsub>
 800a180:	a385      	add	r3, pc, #532	@ (adr r3, 800a398 <__ieee754_rem_pio2+0x2f0>)
 800a182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a186:	f7f6 f845 	bl	8000214 <__adddf3>
 800a18a:	f04f 35ff 	mov.w	r5, #4294967295
 800a18e:	e9c4 8900 	strd	r8, r9, [r4]
 800a192:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a196:	e7c4      	b.n	800a122 <__ieee754_rem_pio2+0x7a>
 800a198:	a381      	add	r3, pc, #516	@ (adr r3, 800a3a0 <__ieee754_rem_pio2+0x2f8>)
 800a19a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a19e:	f7f6 f839 	bl	8000214 <__adddf3>
 800a1a2:	a381      	add	r3, pc, #516	@ (adr r3, 800a3a8 <__ieee754_rem_pio2+0x300>)
 800a1a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1a8:	4606      	mov	r6, r0
 800a1aa:	460f      	mov	r7, r1
 800a1ac:	f7f6 f832 	bl	8000214 <__adddf3>
 800a1b0:	4602      	mov	r2, r0
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4680      	mov	r8, r0
 800a1b6:	4689      	mov	r9, r1
 800a1b8:	4630      	mov	r0, r6
 800a1ba:	4639      	mov	r1, r7
 800a1bc:	f7f6 f828 	bl	8000210 <__aeabi_dsub>
 800a1c0:	a379      	add	r3, pc, #484	@ (adr r3, 800a3a8 <__ieee754_rem_pio2+0x300>)
 800a1c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c6:	e7de      	b.n	800a186 <__ieee754_rem_pio2+0xde>
 800a1c8:	4b82      	ldr	r3, [pc, #520]	@ (800a3d4 <__ieee754_rem_pio2+0x32c>)
 800a1ca:	4598      	cmp	r8, r3
 800a1cc:	f200 80d1 	bhi.w	800a372 <__ieee754_rem_pio2+0x2ca>
 800a1d0:	f000 fafe 	bl	800a7d0 <fabs>
 800a1d4:	ec57 6b10 	vmov	r6, r7, d0
 800a1d8:	a375      	add	r3, pc, #468	@ (adr r3, 800a3b0 <__ieee754_rem_pio2+0x308>)
 800a1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1de:	4630      	mov	r0, r6
 800a1e0:	4639      	mov	r1, r7
 800a1e2:	f7f6 f9cd 	bl	8000580 <__aeabi_dmul>
 800a1e6:	4b7c      	ldr	r3, [pc, #496]	@ (800a3d8 <__ieee754_rem_pio2+0x330>)
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	f7f6 f813 	bl	8000214 <__adddf3>
 800a1ee:	f7f6 fc77 	bl	8000ae0 <__aeabi_d2iz>
 800a1f2:	4605      	mov	r5, r0
 800a1f4:	f7f6 f95a 	bl	80004ac <__aeabi_i2d>
 800a1f8:	4602      	mov	r2, r0
 800a1fa:	460b      	mov	r3, r1
 800a1fc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a200:	a363      	add	r3, pc, #396	@ (adr r3, 800a390 <__ieee754_rem_pio2+0x2e8>)
 800a202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a206:	f7f6 f9bb 	bl	8000580 <__aeabi_dmul>
 800a20a:	4602      	mov	r2, r0
 800a20c:	460b      	mov	r3, r1
 800a20e:	4630      	mov	r0, r6
 800a210:	4639      	mov	r1, r7
 800a212:	f7f5 fffd 	bl	8000210 <__aeabi_dsub>
 800a216:	a360      	add	r3, pc, #384	@ (adr r3, 800a398 <__ieee754_rem_pio2+0x2f0>)
 800a218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a21c:	4682      	mov	sl, r0
 800a21e:	468b      	mov	fp, r1
 800a220:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a224:	f7f6 f9ac 	bl	8000580 <__aeabi_dmul>
 800a228:	2d1f      	cmp	r5, #31
 800a22a:	4606      	mov	r6, r0
 800a22c:	460f      	mov	r7, r1
 800a22e:	dc0c      	bgt.n	800a24a <__ieee754_rem_pio2+0x1a2>
 800a230:	4b6a      	ldr	r3, [pc, #424]	@ (800a3dc <__ieee754_rem_pio2+0x334>)
 800a232:	1e6a      	subs	r2, r5, #1
 800a234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a238:	4543      	cmp	r3, r8
 800a23a:	d006      	beq.n	800a24a <__ieee754_rem_pio2+0x1a2>
 800a23c:	4632      	mov	r2, r6
 800a23e:	463b      	mov	r3, r7
 800a240:	4650      	mov	r0, sl
 800a242:	4659      	mov	r1, fp
 800a244:	f7f5 ffe4 	bl	8000210 <__aeabi_dsub>
 800a248:	e00e      	b.n	800a268 <__ieee754_rem_pio2+0x1c0>
 800a24a:	463b      	mov	r3, r7
 800a24c:	4632      	mov	r2, r6
 800a24e:	4650      	mov	r0, sl
 800a250:	4659      	mov	r1, fp
 800a252:	f7f5 ffdd 	bl	8000210 <__aeabi_dsub>
 800a256:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a25a:	9305      	str	r3, [sp, #20]
 800a25c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a260:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a264:	2b10      	cmp	r3, #16
 800a266:	dc02      	bgt.n	800a26e <__ieee754_rem_pio2+0x1c6>
 800a268:	e9c4 0100 	strd	r0, r1, [r4]
 800a26c:	e039      	b.n	800a2e2 <__ieee754_rem_pio2+0x23a>
 800a26e:	a34c      	add	r3, pc, #304	@ (adr r3, 800a3a0 <__ieee754_rem_pio2+0x2f8>)
 800a270:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a274:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a278:	f7f6 f982 	bl	8000580 <__aeabi_dmul>
 800a27c:	4606      	mov	r6, r0
 800a27e:	460f      	mov	r7, r1
 800a280:	4602      	mov	r2, r0
 800a282:	460b      	mov	r3, r1
 800a284:	4650      	mov	r0, sl
 800a286:	4659      	mov	r1, fp
 800a288:	f7f5 ffc2 	bl	8000210 <__aeabi_dsub>
 800a28c:	4602      	mov	r2, r0
 800a28e:	460b      	mov	r3, r1
 800a290:	4680      	mov	r8, r0
 800a292:	4689      	mov	r9, r1
 800a294:	4650      	mov	r0, sl
 800a296:	4659      	mov	r1, fp
 800a298:	f7f5 ffba 	bl	8000210 <__aeabi_dsub>
 800a29c:	4632      	mov	r2, r6
 800a29e:	463b      	mov	r3, r7
 800a2a0:	f7f5 ffb6 	bl	8000210 <__aeabi_dsub>
 800a2a4:	a340      	add	r3, pc, #256	@ (adr r3, 800a3a8 <__ieee754_rem_pio2+0x300>)
 800a2a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2aa:	4606      	mov	r6, r0
 800a2ac:	460f      	mov	r7, r1
 800a2ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a2b2:	f7f6 f965 	bl	8000580 <__aeabi_dmul>
 800a2b6:	4632      	mov	r2, r6
 800a2b8:	463b      	mov	r3, r7
 800a2ba:	f7f5 ffa9 	bl	8000210 <__aeabi_dsub>
 800a2be:	4602      	mov	r2, r0
 800a2c0:	460b      	mov	r3, r1
 800a2c2:	4606      	mov	r6, r0
 800a2c4:	460f      	mov	r7, r1
 800a2c6:	4640      	mov	r0, r8
 800a2c8:	4649      	mov	r1, r9
 800a2ca:	f7f5 ffa1 	bl	8000210 <__aeabi_dsub>
 800a2ce:	9a05      	ldr	r2, [sp, #20]
 800a2d0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a2d4:	1ad3      	subs	r3, r2, r3
 800a2d6:	2b31      	cmp	r3, #49	@ 0x31
 800a2d8:	dc20      	bgt.n	800a31c <__ieee754_rem_pio2+0x274>
 800a2da:	e9c4 0100 	strd	r0, r1, [r4]
 800a2de:	46c2      	mov	sl, r8
 800a2e0:	46cb      	mov	fp, r9
 800a2e2:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a2e6:	4650      	mov	r0, sl
 800a2e8:	4642      	mov	r2, r8
 800a2ea:	464b      	mov	r3, r9
 800a2ec:	4659      	mov	r1, fp
 800a2ee:	f7f5 ff8f 	bl	8000210 <__aeabi_dsub>
 800a2f2:	463b      	mov	r3, r7
 800a2f4:	4632      	mov	r2, r6
 800a2f6:	f7f5 ff8b 	bl	8000210 <__aeabi_dsub>
 800a2fa:	9b04      	ldr	r3, [sp, #16]
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a302:	f6bf af0e 	bge.w	800a122 <__ieee754_rem_pio2+0x7a>
 800a306:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a30a:	6063      	str	r3, [r4, #4]
 800a30c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a310:	f8c4 8000 	str.w	r8, [r4]
 800a314:	60a0      	str	r0, [r4, #8]
 800a316:	60e3      	str	r3, [r4, #12]
 800a318:	426d      	negs	r5, r5
 800a31a:	e702      	b.n	800a122 <__ieee754_rem_pio2+0x7a>
 800a31c:	a326      	add	r3, pc, #152	@ (adr r3, 800a3b8 <__ieee754_rem_pio2+0x310>)
 800a31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a326:	f7f6 f92b 	bl	8000580 <__aeabi_dmul>
 800a32a:	4606      	mov	r6, r0
 800a32c:	460f      	mov	r7, r1
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4640      	mov	r0, r8
 800a334:	4649      	mov	r1, r9
 800a336:	f7f5 ff6b 	bl	8000210 <__aeabi_dsub>
 800a33a:	4602      	mov	r2, r0
 800a33c:	460b      	mov	r3, r1
 800a33e:	4682      	mov	sl, r0
 800a340:	468b      	mov	fp, r1
 800a342:	4640      	mov	r0, r8
 800a344:	4649      	mov	r1, r9
 800a346:	f7f5 ff63 	bl	8000210 <__aeabi_dsub>
 800a34a:	4632      	mov	r2, r6
 800a34c:	463b      	mov	r3, r7
 800a34e:	f7f5 ff5f 	bl	8000210 <__aeabi_dsub>
 800a352:	a31b      	add	r3, pc, #108	@ (adr r3, 800a3c0 <__ieee754_rem_pio2+0x318>)
 800a354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a358:	4606      	mov	r6, r0
 800a35a:	460f      	mov	r7, r1
 800a35c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a360:	f7f6 f90e 	bl	8000580 <__aeabi_dmul>
 800a364:	4632      	mov	r2, r6
 800a366:	463b      	mov	r3, r7
 800a368:	f7f5 ff52 	bl	8000210 <__aeabi_dsub>
 800a36c:	4606      	mov	r6, r0
 800a36e:	460f      	mov	r7, r1
 800a370:	e764      	b.n	800a23c <__ieee754_rem_pio2+0x194>
 800a372:	4b1b      	ldr	r3, [pc, #108]	@ (800a3e0 <__ieee754_rem_pio2+0x338>)
 800a374:	4598      	cmp	r8, r3
 800a376:	d935      	bls.n	800a3e4 <__ieee754_rem_pio2+0x33c>
 800a378:	4632      	mov	r2, r6
 800a37a:	463b      	mov	r3, r7
 800a37c:	4630      	mov	r0, r6
 800a37e:	4639      	mov	r1, r7
 800a380:	f7f5 ff46 	bl	8000210 <__aeabi_dsub>
 800a384:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a388:	e9c4 0100 	strd	r0, r1, [r4]
 800a38c:	e69e      	b.n	800a0cc <__ieee754_rem_pio2+0x24>
 800a38e:	bf00      	nop
 800a390:	54400000 	.word	0x54400000
 800a394:	3ff921fb 	.word	0x3ff921fb
 800a398:	1a626331 	.word	0x1a626331
 800a39c:	3dd0b461 	.word	0x3dd0b461
 800a3a0:	1a600000 	.word	0x1a600000
 800a3a4:	3dd0b461 	.word	0x3dd0b461
 800a3a8:	2e037073 	.word	0x2e037073
 800a3ac:	3ba3198a 	.word	0x3ba3198a
 800a3b0:	6dc9c883 	.word	0x6dc9c883
 800a3b4:	3fe45f30 	.word	0x3fe45f30
 800a3b8:	2e000000 	.word	0x2e000000
 800a3bc:	3ba3198a 	.word	0x3ba3198a
 800a3c0:	252049c1 	.word	0x252049c1
 800a3c4:	397b839a 	.word	0x397b839a
 800a3c8:	3fe921fb 	.word	0x3fe921fb
 800a3cc:	4002d97b 	.word	0x4002d97b
 800a3d0:	3ff921fb 	.word	0x3ff921fb
 800a3d4:	413921fb 	.word	0x413921fb
 800a3d8:	3fe00000 	.word	0x3fe00000
 800a3dc:	0800b3c0 	.word	0x0800b3c0
 800a3e0:	7fefffff 	.word	0x7fefffff
 800a3e4:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a3e8:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800a3ec:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a3f0:	4630      	mov	r0, r6
 800a3f2:	460f      	mov	r7, r1
 800a3f4:	f7f6 fb74 	bl	8000ae0 <__aeabi_d2iz>
 800a3f8:	f7f6 f858 	bl	80004ac <__aeabi_i2d>
 800a3fc:	4602      	mov	r2, r0
 800a3fe:	460b      	mov	r3, r1
 800a400:	4630      	mov	r0, r6
 800a402:	4639      	mov	r1, r7
 800a404:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a408:	f7f5 ff02 	bl	8000210 <__aeabi_dsub>
 800a40c:	4b22      	ldr	r3, [pc, #136]	@ (800a498 <__ieee754_rem_pio2+0x3f0>)
 800a40e:	2200      	movs	r2, #0
 800a410:	f7f6 f8b6 	bl	8000580 <__aeabi_dmul>
 800a414:	460f      	mov	r7, r1
 800a416:	4606      	mov	r6, r0
 800a418:	f7f6 fb62 	bl	8000ae0 <__aeabi_d2iz>
 800a41c:	f7f6 f846 	bl	80004ac <__aeabi_i2d>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	4630      	mov	r0, r6
 800a426:	4639      	mov	r1, r7
 800a428:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a42c:	f7f5 fef0 	bl	8000210 <__aeabi_dsub>
 800a430:	4b19      	ldr	r3, [pc, #100]	@ (800a498 <__ieee754_rem_pio2+0x3f0>)
 800a432:	2200      	movs	r2, #0
 800a434:	f7f6 f8a4 	bl	8000580 <__aeabi_dmul>
 800a438:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800a43c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800a440:	f04f 0803 	mov.w	r8, #3
 800a444:	2600      	movs	r6, #0
 800a446:	2700      	movs	r7, #0
 800a448:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a44c:	4632      	mov	r2, r6
 800a44e:	463b      	mov	r3, r7
 800a450:	46c2      	mov	sl, r8
 800a452:	f108 38ff 	add.w	r8, r8, #4294967295
 800a456:	f7f6 fafb 	bl	8000a50 <__aeabi_dcmpeq>
 800a45a:	2800      	cmp	r0, #0
 800a45c:	d1f4      	bne.n	800a448 <__ieee754_rem_pio2+0x3a0>
 800a45e:	4b0f      	ldr	r3, [pc, #60]	@ (800a49c <__ieee754_rem_pio2+0x3f4>)
 800a460:	9301      	str	r3, [sp, #4]
 800a462:	2302      	movs	r3, #2
 800a464:	9300      	str	r3, [sp, #0]
 800a466:	462a      	mov	r2, r5
 800a468:	4653      	mov	r3, sl
 800a46a:	4621      	mov	r1, r4
 800a46c:	a806      	add	r0, sp, #24
 800a46e:	f000 fb4f 	bl	800ab10 <__kernel_rem_pio2>
 800a472:	9b04      	ldr	r3, [sp, #16]
 800a474:	2b00      	cmp	r3, #0
 800a476:	4605      	mov	r5, r0
 800a478:	f6bf ae53 	bge.w	800a122 <__ieee754_rem_pio2+0x7a>
 800a47c:	e9d4 2100 	ldrd	r2, r1, [r4]
 800a480:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a484:	e9c4 2300 	strd	r2, r3, [r4]
 800a488:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800a48c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a490:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a494:	e740      	b.n	800a318 <__ieee754_rem_pio2+0x270>
 800a496:	bf00      	nop
 800a498:	41700000 	.word	0x41700000
 800a49c:	0800b440 	.word	0x0800b440

0800a4a0 <atan>:
 800a4a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4a4:	ec55 4b10 	vmov	r4, r5, d0
 800a4a8:	4bbf      	ldr	r3, [pc, #764]	@ (800a7a8 <atan+0x308>)
 800a4aa:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800a4ae:	429e      	cmp	r6, r3
 800a4b0:	46ab      	mov	fp, r5
 800a4b2:	d918      	bls.n	800a4e6 <atan+0x46>
 800a4b4:	4bbd      	ldr	r3, [pc, #756]	@ (800a7ac <atan+0x30c>)
 800a4b6:	429e      	cmp	r6, r3
 800a4b8:	d801      	bhi.n	800a4be <atan+0x1e>
 800a4ba:	d109      	bne.n	800a4d0 <atan+0x30>
 800a4bc:	b144      	cbz	r4, 800a4d0 <atan+0x30>
 800a4be:	4622      	mov	r2, r4
 800a4c0:	462b      	mov	r3, r5
 800a4c2:	4620      	mov	r0, r4
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	f7f5 fea5 	bl	8000214 <__adddf3>
 800a4ca:	4604      	mov	r4, r0
 800a4cc:	460d      	mov	r5, r1
 800a4ce:	e006      	b.n	800a4de <atan+0x3e>
 800a4d0:	f1bb 0f00 	cmp.w	fp, #0
 800a4d4:	f340 812b 	ble.w	800a72e <atan+0x28e>
 800a4d8:	a597      	add	r5, pc, #604	@ (adr r5, 800a738 <atan+0x298>)
 800a4da:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a4de:	ec45 4b10 	vmov	d0, r4, r5
 800a4e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a4e6:	4bb2      	ldr	r3, [pc, #712]	@ (800a7b0 <atan+0x310>)
 800a4e8:	429e      	cmp	r6, r3
 800a4ea:	d813      	bhi.n	800a514 <atan+0x74>
 800a4ec:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800a4f0:	429e      	cmp	r6, r3
 800a4f2:	d80c      	bhi.n	800a50e <atan+0x6e>
 800a4f4:	a392      	add	r3, pc, #584	@ (adr r3, 800a740 <atan+0x2a0>)
 800a4f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4fa:	4620      	mov	r0, r4
 800a4fc:	4629      	mov	r1, r5
 800a4fe:	f7f5 fe89 	bl	8000214 <__adddf3>
 800a502:	4bac      	ldr	r3, [pc, #688]	@ (800a7b4 <atan+0x314>)
 800a504:	2200      	movs	r2, #0
 800a506:	f7f6 facb 	bl	8000aa0 <__aeabi_dcmpgt>
 800a50a:	2800      	cmp	r0, #0
 800a50c:	d1e7      	bne.n	800a4de <atan+0x3e>
 800a50e:	f04f 3aff 	mov.w	sl, #4294967295
 800a512:	e029      	b.n	800a568 <atan+0xc8>
 800a514:	f000 f95c 	bl	800a7d0 <fabs>
 800a518:	4ba7      	ldr	r3, [pc, #668]	@ (800a7b8 <atan+0x318>)
 800a51a:	429e      	cmp	r6, r3
 800a51c:	ec55 4b10 	vmov	r4, r5, d0
 800a520:	f200 80bc 	bhi.w	800a69c <atan+0x1fc>
 800a524:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800a528:	429e      	cmp	r6, r3
 800a52a:	f200 809e 	bhi.w	800a66a <atan+0x1ca>
 800a52e:	4622      	mov	r2, r4
 800a530:	462b      	mov	r3, r5
 800a532:	4620      	mov	r0, r4
 800a534:	4629      	mov	r1, r5
 800a536:	f7f5 fe6d 	bl	8000214 <__adddf3>
 800a53a:	4b9e      	ldr	r3, [pc, #632]	@ (800a7b4 <atan+0x314>)
 800a53c:	2200      	movs	r2, #0
 800a53e:	f7f5 fe67 	bl	8000210 <__aeabi_dsub>
 800a542:	2200      	movs	r2, #0
 800a544:	4606      	mov	r6, r0
 800a546:	460f      	mov	r7, r1
 800a548:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a54c:	4620      	mov	r0, r4
 800a54e:	4629      	mov	r1, r5
 800a550:	f7f5 fe60 	bl	8000214 <__adddf3>
 800a554:	4602      	mov	r2, r0
 800a556:	460b      	mov	r3, r1
 800a558:	4630      	mov	r0, r6
 800a55a:	4639      	mov	r1, r7
 800a55c:	f7f6 f93a 	bl	80007d4 <__aeabi_ddiv>
 800a560:	f04f 0a00 	mov.w	sl, #0
 800a564:	4604      	mov	r4, r0
 800a566:	460d      	mov	r5, r1
 800a568:	4622      	mov	r2, r4
 800a56a:	462b      	mov	r3, r5
 800a56c:	4620      	mov	r0, r4
 800a56e:	4629      	mov	r1, r5
 800a570:	f7f6 f806 	bl	8000580 <__aeabi_dmul>
 800a574:	4602      	mov	r2, r0
 800a576:	460b      	mov	r3, r1
 800a578:	4680      	mov	r8, r0
 800a57a:	4689      	mov	r9, r1
 800a57c:	f7f6 f800 	bl	8000580 <__aeabi_dmul>
 800a580:	a371      	add	r3, pc, #452	@ (adr r3, 800a748 <atan+0x2a8>)
 800a582:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a586:	4606      	mov	r6, r0
 800a588:	460f      	mov	r7, r1
 800a58a:	f7f5 fff9 	bl	8000580 <__aeabi_dmul>
 800a58e:	a370      	add	r3, pc, #448	@ (adr r3, 800a750 <atan+0x2b0>)
 800a590:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a594:	f7f5 fe3e 	bl	8000214 <__adddf3>
 800a598:	4632      	mov	r2, r6
 800a59a:	463b      	mov	r3, r7
 800a59c:	f7f5 fff0 	bl	8000580 <__aeabi_dmul>
 800a5a0:	a36d      	add	r3, pc, #436	@ (adr r3, 800a758 <atan+0x2b8>)
 800a5a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5a6:	f7f5 fe35 	bl	8000214 <__adddf3>
 800a5aa:	4632      	mov	r2, r6
 800a5ac:	463b      	mov	r3, r7
 800a5ae:	f7f5 ffe7 	bl	8000580 <__aeabi_dmul>
 800a5b2:	a36b      	add	r3, pc, #428	@ (adr r3, 800a760 <atan+0x2c0>)
 800a5b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5b8:	f7f5 fe2c 	bl	8000214 <__adddf3>
 800a5bc:	4632      	mov	r2, r6
 800a5be:	463b      	mov	r3, r7
 800a5c0:	f7f5 ffde 	bl	8000580 <__aeabi_dmul>
 800a5c4:	a368      	add	r3, pc, #416	@ (adr r3, 800a768 <atan+0x2c8>)
 800a5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ca:	f7f5 fe23 	bl	8000214 <__adddf3>
 800a5ce:	4632      	mov	r2, r6
 800a5d0:	463b      	mov	r3, r7
 800a5d2:	f7f5 ffd5 	bl	8000580 <__aeabi_dmul>
 800a5d6:	a366      	add	r3, pc, #408	@ (adr r3, 800a770 <atan+0x2d0>)
 800a5d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5dc:	f7f5 fe1a 	bl	8000214 <__adddf3>
 800a5e0:	4642      	mov	r2, r8
 800a5e2:	464b      	mov	r3, r9
 800a5e4:	f7f5 ffcc 	bl	8000580 <__aeabi_dmul>
 800a5e8:	a363      	add	r3, pc, #396	@ (adr r3, 800a778 <atan+0x2d8>)
 800a5ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5ee:	4680      	mov	r8, r0
 800a5f0:	4689      	mov	r9, r1
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	4639      	mov	r1, r7
 800a5f6:	f7f5 ffc3 	bl	8000580 <__aeabi_dmul>
 800a5fa:	a361      	add	r3, pc, #388	@ (adr r3, 800a780 <atan+0x2e0>)
 800a5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a600:	f7f5 fe06 	bl	8000210 <__aeabi_dsub>
 800a604:	4632      	mov	r2, r6
 800a606:	463b      	mov	r3, r7
 800a608:	f7f5 ffba 	bl	8000580 <__aeabi_dmul>
 800a60c:	a35e      	add	r3, pc, #376	@ (adr r3, 800a788 <atan+0x2e8>)
 800a60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a612:	f7f5 fdfd 	bl	8000210 <__aeabi_dsub>
 800a616:	4632      	mov	r2, r6
 800a618:	463b      	mov	r3, r7
 800a61a:	f7f5 ffb1 	bl	8000580 <__aeabi_dmul>
 800a61e:	a35c      	add	r3, pc, #368	@ (adr r3, 800a790 <atan+0x2f0>)
 800a620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a624:	f7f5 fdf4 	bl	8000210 <__aeabi_dsub>
 800a628:	4632      	mov	r2, r6
 800a62a:	463b      	mov	r3, r7
 800a62c:	f7f5 ffa8 	bl	8000580 <__aeabi_dmul>
 800a630:	a359      	add	r3, pc, #356	@ (adr r3, 800a798 <atan+0x2f8>)
 800a632:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a636:	f7f5 fdeb 	bl	8000210 <__aeabi_dsub>
 800a63a:	4632      	mov	r2, r6
 800a63c:	463b      	mov	r3, r7
 800a63e:	f7f5 ff9f 	bl	8000580 <__aeabi_dmul>
 800a642:	4602      	mov	r2, r0
 800a644:	460b      	mov	r3, r1
 800a646:	4640      	mov	r0, r8
 800a648:	4649      	mov	r1, r9
 800a64a:	f7f5 fde3 	bl	8000214 <__adddf3>
 800a64e:	4622      	mov	r2, r4
 800a650:	462b      	mov	r3, r5
 800a652:	f7f5 ff95 	bl	8000580 <__aeabi_dmul>
 800a656:	f1ba 3fff 	cmp.w	sl, #4294967295
 800a65a:	4602      	mov	r2, r0
 800a65c:	460b      	mov	r3, r1
 800a65e:	d148      	bne.n	800a6f2 <atan+0x252>
 800a660:	4620      	mov	r0, r4
 800a662:	4629      	mov	r1, r5
 800a664:	f7f5 fdd4 	bl	8000210 <__aeabi_dsub>
 800a668:	e72f      	b.n	800a4ca <atan+0x2a>
 800a66a:	4b52      	ldr	r3, [pc, #328]	@ (800a7b4 <atan+0x314>)
 800a66c:	2200      	movs	r2, #0
 800a66e:	4620      	mov	r0, r4
 800a670:	4629      	mov	r1, r5
 800a672:	f7f5 fdcd 	bl	8000210 <__aeabi_dsub>
 800a676:	4b4f      	ldr	r3, [pc, #316]	@ (800a7b4 <atan+0x314>)
 800a678:	4606      	mov	r6, r0
 800a67a:	460f      	mov	r7, r1
 800a67c:	2200      	movs	r2, #0
 800a67e:	4620      	mov	r0, r4
 800a680:	4629      	mov	r1, r5
 800a682:	f7f5 fdc7 	bl	8000214 <__adddf3>
 800a686:	4602      	mov	r2, r0
 800a688:	460b      	mov	r3, r1
 800a68a:	4630      	mov	r0, r6
 800a68c:	4639      	mov	r1, r7
 800a68e:	f7f6 f8a1 	bl	80007d4 <__aeabi_ddiv>
 800a692:	f04f 0a01 	mov.w	sl, #1
 800a696:	4604      	mov	r4, r0
 800a698:	460d      	mov	r5, r1
 800a69a:	e765      	b.n	800a568 <atan+0xc8>
 800a69c:	4b47      	ldr	r3, [pc, #284]	@ (800a7bc <atan+0x31c>)
 800a69e:	429e      	cmp	r6, r3
 800a6a0:	d21c      	bcs.n	800a6dc <atan+0x23c>
 800a6a2:	4b47      	ldr	r3, [pc, #284]	@ (800a7c0 <atan+0x320>)
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	4620      	mov	r0, r4
 800a6a8:	4629      	mov	r1, r5
 800a6aa:	f7f5 fdb1 	bl	8000210 <__aeabi_dsub>
 800a6ae:	4b44      	ldr	r3, [pc, #272]	@ (800a7c0 <atan+0x320>)
 800a6b0:	4606      	mov	r6, r0
 800a6b2:	460f      	mov	r7, r1
 800a6b4:	2200      	movs	r2, #0
 800a6b6:	4620      	mov	r0, r4
 800a6b8:	4629      	mov	r1, r5
 800a6ba:	f7f5 ff61 	bl	8000580 <__aeabi_dmul>
 800a6be:	4b3d      	ldr	r3, [pc, #244]	@ (800a7b4 <atan+0x314>)
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f7f5 fda7 	bl	8000214 <__adddf3>
 800a6c6:	4602      	mov	r2, r0
 800a6c8:	460b      	mov	r3, r1
 800a6ca:	4630      	mov	r0, r6
 800a6cc:	4639      	mov	r1, r7
 800a6ce:	f7f6 f881 	bl	80007d4 <__aeabi_ddiv>
 800a6d2:	f04f 0a02 	mov.w	sl, #2
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	460d      	mov	r5, r1
 800a6da:	e745      	b.n	800a568 <atan+0xc8>
 800a6dc:	4622      	mov	r2, r4
 800a6de:	462b      	mov	r3, r5
 800a6e0:	4938      	ldr	r1, [pc, #224]	@ (800a7c4 <atan+0x324>)
 800a6e2:	2000      	movs	r0, #0
 800a6e4:	f7f6 f876 	bl	80007d4 <__aeabi_ddiv>
 800a6e8:	f04f 0a03 	mov.w	sl, #3
 800a6ec:	4604      	mov	r4, r0
 800a6ee:	460d      	mov	r5, r1
 800a6f0:	e73a      	b.n	800a568 <atan+0xc8>
 800a6f2:	4b35      	ldr	r3, [pc, #212]	@ (800a7c8 <atan+0x328>)
 800a6f4:	4e35      	ldr	r6, [pc, #212]	@ (800a7cc <atan+0x32c>)
 800a6f6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a6fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6fe:	f7f5 fd87 	bl	8000210 <__aeabi_dsub>
 800a702:	4622      	mov	r2, r4
 800a704:	462b      	mov	r3, r5
 800a706:	f7f5 fd83 	bl	8000210 <__aeabi_dsub>
 800a70a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800a70e:	4602      	mov	r2, r0
 800a710:	460b      	mov	r3, r1
 800a712:	e9d6 0100 	ldrd	r0, r1, [r6]
 800a716:	f7f5 fd7b 	bl	8000210 <__aeabi_dsub>
 800a71a:	f1bb 0f00 	cmp.w	fp, #0
 800a71e:	4604      	mov	r4, r0
 800a720:	460d      	mov	r5, r1
 800a722:	f6bf aedc 	bge.w	800a4de <atan+0x3e>
 800a726:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a72a:	461d      	mov	r5, r3
 800a72c:	e6d7      	b.n	800a4de <atan+0x3e>
 800a72e:	a51c      	add	r5, pc, #112	@ (adr r5, 800a7a0 <atan+0x300>)
 800a730:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a734:	e6d3      	b.n	800a4de <atan+0x3e>
 800a736:	bf00      	nop
 800a738:	54442d18 	.word	0x54442d18
 800a73c:	3ff921fb 	.word	0x3ff921fb
 800a740:	8800759c 	.word	0x8800759c
 800a744:	7e37e43c 	.word	0x7e37e43c
 800a748:	e322da11 	.word	0xe322da11
 800a74c:	3f90ad3a 	.word	0x3f90ad3a
 800a750:	24760deb 	.word	0x24760deb
 800a754:	3fa97b4b 	.word	0x3fa97b4b
 800a758:	a0d03d51 	.word	0xa0d03d51
 800a75c:	3fb10d66 	.word	0x3fb10d66
 800a760:	c54c206e 	.word	0xc54c206e
 800a764:	3fb745cd 	.word	0x3fb745cd
 800a768:	920083ff 	.word	0x920083ff
 800a76c:	3fc24924 	.word	0x3fc24924
 800a770:	5555550d 	.word	0x5555550d
 800a774:	3fd55555 	.word	0x3fd55555
 800a778:	2c6a6c2f 	.word	0x2c6a6c2f
 800a77c:	bfa2b444 	.word	0xbfa2b444
 800a780:	52defd9a 	.word	0x52defd9a
 800a784:	3fadde2d 	.word	0x3fadde2d
 800a788:	af749a6d 	.word	0xaf749a6d
 800a78c:	3fb3b0f2 	.word	0x3fb3b0f2
 800a790:	fe231671 	.word	0xfe231671
 800a794:	3fbc71c6 	.word	0x3fbc71c6
 800a798:	9998ebc4 	.word	0x9998ebc4
 800a79c:	3fc99999 	.word	0x3fc99999
 800a7a0:	54442d18 	.word	0x54442d18
 800a7a4:	bff921fb 	.word	0xbff921fb
 800a7a8:	440fffff 	.word	0x440fffff
 800a7ac:	7ff00000 	.word	0x7ff00000
 800a7b0:	3fdbffff 	.word	0x3fdbffff
 800a7b4:	3ff00000 	.word	0x3ff00000
 800a7b8:	3ff2ffff 	.word	0x3ff2ffff
 800a7bc:	40038000 	.word	0x40038000
 800a7c0:	3ff80000 	.word	0x3ff80000
 800a7c4:	bff00000 	.word	0xbff00000
 800a7c8:	0800b548 	.word	0x0800b548
 800a7cc:	0800b568 	.word	0x0800b568

0800a7d0 <fabs>:
 800a7d0:	ec51 0b10 	vmov	r0, r1, d0
 800a7d4:	4602      	mov	r2, r0
 800a7d6:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a7da:	ec43 2b10 	vmov	d0, r2, r3
 800a7de:	4770      	bx	lr

0800a7e0 <scalbn>:
 800a7e0:	b570      	push	{r4, r5, r6, lr}
 800a7e2:	ec55 4b10 	vmov	r4, r5, d0
 800a7e6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a7ea:	4606      	mov	r6, r0
 800a7ec:	462b      	mov	r3, r5
 800a7ee:	b991      	cbnz	r1, 800a816 <scalbn+0x36>
 800a7f0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800a7f4:	4323      	orrs	r3, r4
 800a7f6:	d03d      	beq.n	800a874 <scalbn+0x94>
 800a7f8:	4b35      	ldr	r3, [pc, #212]	@ (800a8d0 <scalbn+0xf0>)
 800a7fa:	4620      	mov	r0, r4
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	2200      	movs	r2, #0
 800a800:	f7f5 febe 	bl	8000580 <__aeabi_dmul>
 800a804:	4b33      	ldr	r3, [pc, #204]	@ (800a8d4 <scalbn+0xf4>)
 800a806:	429e      	cmp	r6, r3
 800a808:	4604      	mov	r4, r0
 800a80a:	460d      	mov	r5, r1
 800a80c:	da0f      	bge.n	800a82e <scalbn+0x4e>
 800a80e:	a328      	add	r3, pc, #160	@ (adr r3, 800a8b0 <scalbn+0xd0>)
 800a810:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a814:	e01e      	b.n	800a854 <scalbn+0x74>
 800a816:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800a81a:	4291      	cmp	r1, r2
 800a81c:	d10b      	bne.n	800a836 <scalbn+0x56>
 800a81e:	4622      	mov	r2, r4
 800a820:	4620      	mov	r0, r4
 800a822:	4629      	mov	r1, r5
 800a824:	f7f5 fcf6 	bl	8000214 <__adddf3>
 800a828:	4604      	mov	r4, r0
 800a82a:	460d      	mov	r5, r1
 800a82c:	e022      	b.n	800a874 <scalbn+0x94>
 800a82e:	460b      	mov	r3, r1
 800a830:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a834:	3936      	subs	r1, #54	@ 0x36
 800a836:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800a83a:	4296      	cmp	r6, r2
 800a83c:	dd0d      	ble.n	800a85a <scalbn+0x7a>
 800a83e:	2d00      	cmp	r5, #0
 800a840:	a11d      	add	r1, pc, #116	@ (adr r1, 800a8b8 <scalbn+0xd8>)
 800a842:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a846:	da02      	bge.n	800a84e <scalbn+0x6e>
 800a848:	a11d      	add	r1, pc, #116	@ (adr r1, 800a8c0 <scalbn+0xe0>)
 800a84a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a84e:	a31a      	add	r3, pc, #104	@ (adr r3, 800a8b8 <scalbn+0xd8>)
 800a850:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a854:	f7f5 fe94 	bl	8000580 <__aeabi_dmul>
 800a858:	e7e6      	b.n	800a828 <scalbn+0x48>
 800a85a:	1872      	adds	r2, r6, r1
 800a85c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800a860:	428a      	cmp	r2, r1
 800a862:	dcec      	bgt.n	800a83e <scalbn+0x5e>
 800a864:	2a00      	cmp	r2, #0
 800a866:	dd08      	ble.n	800a87a <scalbn+0x9a>
 800a868:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a86c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a870:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a874:	ec45 4b10 	vmov	d0, r4, r5
 800a878:	bd70      	pop	{r4, r5, r6, pc}
 800a87a:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800a87e:	da08      	bge.n	800a892 <scalbn+0xb2>
 800a880:	2d00      	cmp	r5, #0
 800a882:	a10b      	add	r1, pc, #44	@ (adr r1, 800a8b0 <scalbn+0xd0>)
 800a884:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a888:	dac1      	bge.n	800a80e <scalbn+0x2e>
 800a88a:	a10f      	add	r1, pc, #60	@ (adr r1, 800a8c8 <scalbn+0xe8>)
 800a88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a890:	e7bd      	b.n	800a80e <scalbn+0x2e>
 800a892:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800a896:	3236      	adds	r2, #54	@ 0x36
 800a898:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800a89c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a8d8 <scalbn+0xf8>)
 800a8a4:	4629      	mov	r1, r5
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	e7d4      	b.n	800a854 <scalbn+0x74>
 800a8aa:	bf00      	nop
 800a8ac:	f3af 8000 	nop.w
 800a8b0:	c2f8f359 	.word	0xc2f8f359
 800a8b4:	01a56e1f 	.word	0x01a56e1f
 800a8b8:	8800759c 	.word	0x8800759c
 800a8bc:	7e37e43c 	.word	0x7e37e43c
 800a8c0:	8800759c 	.word	0x8800759c
 800a8c4:	fe37e43c 	.word	0xfe37e43c
 800a8c8:	c2f8f359 	.word	0xc2f8f359
 800a8cc:	81a56e1f 	.word	0x81a56e1f
 800a8d0:	43500000 	.word	0x43500000
 800a8d4:	ffff3cb0 	.word	0xffff3cb0
 800a8d8:	3c900000 	.word	0x3c900000

0800a8dc <with_errno>:
 800a8dc:	b510      	push	{r4, lr}
 800a8de:	ed2d 8b02 	vpush	{d8}
 800a8e2:	eeb0 8a40 	vmov.f32	s16, s0
 800a8e6:	eef0 8a60 	vmov.f32	s17, s1
 800a8ea:	4604      	mov	r4, r0
 800a8ec:	f000 fcec 	bl	800b2c8 <__errno>
 800a8f0:	eeb0 0a48 	vmov.f32	s0, s16
 800a8f4:	eef0 0a68 	vmov.f32	s1, s17
 800a8f8:	ecbd 8b02 	vpop	{d8}
 800a8fc:	6004      	str	r4, [r0, #0]
 800a8fe:	bd10      	pop	{r4, pc}

0800a900 <xflow>:
 800a900:	4603      	mov	r3, r0
 800a902:	b507      	push	{r0, r1, r2, lr}
 800a904:	ec51 0b10 	vmov	r0, r1, d0
 800a908:	b183      	cbz	r3, 800a92c <xflow+0x2c>
 800a90a:	4602      	mov	r2, r0
 800a90c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a910:	e9cd 2300 	strd	r2, r3, [sp]
 800a914:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a918:	f7f5 fe32 	bl	8000580 <__aeabi_dmul>
 800a91c:	ec41 0b10 	vmov	d0, r0, r1
 800a920:	2022      	movs	r0, #34	@ 0x22
 800a922:	b003      	add	sp, #12
 800a924:	f85d eb04 	ldr.w	lr, [sp], #4
 800a928:	f7ff bfd8 	b.w	800a8dc <with_errno>
 800a92c:	4602      	mov	r2, r0
 800a92e:	460b      	mov	r3, r1
 800a930:	e7ee      	b.n	800a910 <xflow+0x10>
 800a932:	0000      	movs	r0, r0
 800a934:	0000      	movs	r0, r0
	...

0800a938 <__math_uflow>:
 800a938:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a940 <__math_uflow+0x8>
 800a93c:	f7ff bfe0 	b.w	800a900 <xflow>
 800a940:	00000000 	.word	0x00000000
 800a944:	10000000 	.word	0x10000000

0800a948 <__math_oflow>:
 800a948:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a950 <__math_oflow+0x8>
 800a94c:	f7ff bfd8 	b.w	800a900 <xflow>
 800a950:	00000000 	.word	0x00000000
 800a954:	70000000 	.word	0x70000000

0800a958 <__ieee754_sqrt>:
 800a958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a95c:	4a68      	ldr	r2, [pc, #416]	@ (800ab00 <__ieee754_sqrt+0x1a8>)
 800a95e:	ec55 4b10 	vmov	r4, r5, d0
 800a962:	43aa      	bics	r2, r5
 800a964:	462b      	mov	r3, r5
 800a966:	4621      	mov	r1, r4
 800a968:	d110      	bne.n	800a98c <__ieee754_sqrt+0x34>
 800a96a:	4622      	mov	r2, r4
 800a96c:	4620      	mov	r0, r4
 800a96e:	4629      	mov	r1, r5
 800a970:	f7f5 fe06 	bl	8000580 <__aeabi_dmul>
 800a974:	4602      	mov	r2, r0
 800a976:	460b      	mov	r3, r1
 800a978:	4620      	mov	r0, r4
 800a97a:	4629      	mov	r1, r5
 800a97c:	f7f5 fc4a 	bl	8000214 <__adddf3>
 800a980:	4604      	mov	r4, r0
 800a982:	460d      	mov	r5, r1
 800a984:	ec45 4b10 	vmov	d0, r4, r5
 800a988:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a98c:	2d00      	cmp	r5, #0
 800a98e:	dc0e      	bgt.n	800a9ae <__ieee754_sqrt+0x56>
 800a990:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a994:	4322      	orrs	r2, r4
 800a996:	d0f5      	beq.n	800a984 <__ieee754_sqrt+0x2c>
 800a998:	b19d      	cbz	r5, 800a9c2 <__ieee754_sqrt+0x6a>
 800a99a:	4622      	mov	r2, r4
 800a99c:	4620      	mov	r0, r4
 800a99e:	4629      	mov	r1, r5
 800a9a0:	f7f5 fc36 	bl	8000210 <__aeabi_dsub>
 800a9a4:	4602      	mov	r2, r0
 800a9a6:	460b      	mov	r3, r1
 800a9a8:	f7f5 ff14 	bl	80007d4 <__aeabi_ddiv>
 800a9ac:	e7e8      	b.n	800a980 <__ieee754_sqrt+0x28>
 800a9ae:	152a      	asrs	r2, r5, #20
 800a9b0:	d115      	bne.n	800a9de <__ieee754_sqrt+0x86>
 800a9b2:	2000      	movs	r0, #0
 800a9b4:	e009      	b.n	800a9ca <__ieee754_sqrt+0x72>
 800a9b6:	0acb      	lsrs	r3, r1, #11
 800a9b8:	3a15      	subs	r2, #21
 800a9ba:	0549      	lsls	r1, r1, #21
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d0fa      	beq.n	800a9b6 <__ieee754_sqrt+0x5e>
 800a9c0:	e7f7      	b.n	800a9b2 <__ieee754_sqrt+0x5a>
 800a9c2:	462a      	mov	r2, r5
 800a9c4:	e7fa      	b.n	800a9bc <__ieee754_sqrt+0x64>
 800a9c6:	005b      	lsls	r3, r3, #1
 800a9c8:	3001      	adds	r0, #1
 800a9ca:	02dc      	lsls	r4, r3, #11
 800a9cc:	d5fb      	bpl.n	800a9c6 <__ieee754_sqrt+0x6e>
 800a9ce:	1e44      	subs	r4, r0, #1
 800a9d0:	1b12      	subs	r2, r2, r4
 800a9d2:	f1c0 0420 	rsb	r4, r0, #32
 800a9d6:	fa21 f404 	lsr.w	r4, r1, r4
 800a9da:	4323      	orrs	r3, r4
 800a9dc:	4081      	lsls	r1, r0
 800a9de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a9e2:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800a9e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9ea:	07d2      	lsls	r2, r2, #31
 800a9ec:	bf5c      	itt	pl
 800a9ee:	005b      	lslpl	r3, r3, #1
 800a9f0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800a9f4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a9f8:	bf58      	it	pl
 800a9fa:	0049      	lslpl	r1, r1, #1
 800a9fc:	2600      	movs	r6, #0
 800a9fe:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800aa02:	106d      	asrs	r5, r5, #1
 800aa04:	0049      	lsls	r1, r1, #1
 800aa06:	2016      	movs	r0, #22
 800aa08:	4632      	mov	r2, r6
 800aa0a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800aa0e:	1917      	adds	r7, r2, r4
 800aa10:	429f      	cmp	r7, r3
 800aa12:	bfde      	ittt	le
 800aa14:	193a      	addle	r2, r7, r4
 800aa16:	1bdb      	suble	r3, r3, r7
 800aa18:	1936      	addle	r6, r6, r4
 800aa1a:	0fcf      	lsrs	r7, r1, #31
 800aa1c:	3801      	subs	r0, #1
 800aa1e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800aa22:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aa26:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800aa2a:	d1f0      	bne.n	800aa0e <__ieee754_sqrt+0xb6>
 800aa2c:	4604      	mov	r4, r0
 800aa2e:	2720      	movs	r7, #32
 800aa30:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800aa34:	429a      	cmp	r2, r3
 800aa36:	eb00 0e0c 	add.w	lr, r0, ip
 800aa3a:	db02      	blt.n	800aa42 <__ieee754_sqrt+0xea>
 800aa3c:	d113      	bne.n	800aa66 <__ieee754_sqrt+0x10e>
 800aa3e:	458e      	cmp	lr, r1
 800aa40:	d811      	bhi.n	800aa66 <__ieee754_sqrt+0x10e>
 800aa42:	f1be 0f00 	cmp.w	lr, #0
 800aa46:	eb0e 000c 	add.w	r0, lr, ip
 800aa4a:	da42      	bge.n	800aad2 <__ieee754_sqrt+0x17a>
 800aa4c:	2800      	cmp	r0, #0
 800aa4e:	db40      	blt.n	800aad2 <__ieee754_sqrt+0x17a>
 800aa50:	f102 0801 	add.w	r8, r2, #1
 800aa54:	1a9b      	subs	r3, r3, r2
 800aa56:	458e      	cmp	lr, r1
 800aa58:	bf88      	it	hi
 800aa5a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800aa5e:	eba1 010e 	sub.w	r1, r1, lr
 800aa62:	4464      	add	r4, ip
 800aa64:	4642      	mov	r2, r8
 800aa66:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800aa6a:	3f01      	subs	r7, #1
 800aa6c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800aa70:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aa74:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800aa78:	d1dc      	bne.n	800aa34 <__ieee754_sqrt+0xdc>
 800aa7a:	4319      	orrs	r1, r3
 800aa7c:	d01b      	beq.n	800aab6 <__ieee754_sqrt+0x15e>
 800aa7e:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800ab04 <__ieee754_sqrt+0x1ac>
 800aa82:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800ab08 <__ieee754_sqrt+0x1b0>
 800aa86:	e9da 0100 	ldrd	r0, r1, [sl]
 800aa8a:	e9db 2300 	ldrd	r2, r3, [fp]
 800aa8e:	f7f5 fbbf 	bl	8000210 <__aeabi_dsub>
 800aa92:	e9da 8900 	ldrd	r8, r9, [sl]
 800aa96:	4602      	mov	r2, r0
 800aa98:	460b      	mov	r3, r1
 800aa9a:	4640      	mov	r0, r8
 800aa9c:	4649      	mov	r1, r9
 800aa9e:	f7f5 ffeb 	bl	8000a78 <__aeabi_dcmple>
 800aaa2:	b140      	cbz	r0, 800aab6 <__ieee754_sqrt+0x15e>
 800aaa4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800aaa8:	e9da 0100 	ldrd	r0, r1, [sl]
 800aaac:	e9db 2300 	ldrd	r2, r3, [fp]
 800aab0:	d111      	bne.n	800aad6 <__ieee754_sqrt+0x17e>
 800aab2:	3601      	adds	r6, #1
 800aab4:	463c      	mov	r4, r7
 800aab6:	1072      	asrs	r2, r6, #1
 800aab8:	0863      	lsrs	r3, r4, #1
 800aaba:	07f1      	lsls	r1, r6, #31
 800aabc:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800aac0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800aac4:	bf48      	it	mi
 800aac6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800aaca:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800aace:	4618      	mov	r0, r3
 800aad0:	e756      	b.n	800a980 <__ieee754_sqrt+0x28>
 800aad2:	4690      	mov	r8, r2
 800aad4:	e7be      	b.n	800aa54 <__ieee754_sqrt+0xfc>
 800aad6:	f7f5 fb9d 	bl	8000214 <__adddf3>
 800aada:	e9da 8900 	ldrd	r8, r9, [sl]
 800aade:	4602      	mov	r2, r0
 800aae0:	460b      	mov	r3, r1
 800aae2:	4640      	mov	r0, r8
 800aae4:	4649      	mov	r1, r9
 800aae6:	f7f5 ffbd 	bl	8000a64 <__aeabi_dcmplt>
 800aaea:	b120      	cbz	r0, 800aaf6 <__ieee754_sqrt+0x19e>
 800aaec:	1ca0      	adds	r0, r4, #2
 800aaee:	bf08      	it	eq
 800aaf0:	3601      	addeq	r6, #1
 800aaf2:	3402      	adds	r4, #2
 800aaf4:	e7df      	b.n	800aab6 <__ieee754_sqrt+0x15e>
 800aaf6:	1c63      	adds	r3, r4, #1
 800aaf8:	f023 0401 	bic.w	r4, r3, #1
 800aafc:	e7db      	b.n	800aab6 <__ieee754_sqrt+0x15e>
 800aafe:	bf00      	nop
 800ab00:	7ff00000 	.word	0x7ff00000
 800ab04:	20000040 	.word	0x20000040
 800ab08:	20000038 	.word	0x20000038
 800ab0c:	00000000 	.word	0x00000000

0800ab10 <__kernel_rem_pio2>:
 800ab10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab14:	ed2d 8b02 	vpush	{d8}
 800ab18:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800ab1c:	f112 0f14 	cmn.w	r2, #20
 800ab20:	9306      	str	r3, [sp, #24]
 800ab22:	9104      	str	r1, [sp, #16]
 800ab24:	4bbe      	ldr	r3, [pc, #760]	@ (800ae20 <__kernel_rem_pio2+0x310>)
 800ab26:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800ab28:	9008      	str	r0, [sp, #32]
 800ab2a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	9b06      	ldr	r3, [sp, #24]
 800ab32:	f103 33ff 	add.w	r3, r3, #4294967295
 800ab36:	bfa8      	it	ge
 800ab38:	1ed4      	subge	r4, r2, #3
 800ab3a:	9305      	str	r3, [sp, #20]
 800ab3c:	bfb2      	itee	lt
 800ab3e:	2400      	movlt	r4, #0
 800ab40:	2318      	movge	r3, #24
 800ab42:	fb94 f4f3 	sdivge	r4, r4, r3
 800ab46:	f06f 0317 	mvn.w	r3, #23
 800ab4a:	fb04 3303 	mla	r3, r4, r3, r3
 800ab4e:	eb03 0b02 	add.w	fp, r3, r2
 800ab52:	9b00      	ldr	r3, [sp, #0]
 800ab54:	9a05      	ldr	r2, [sp, #20]
 800ab56:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800ae10 <__kernel_rem_pio2+0x300>
 800ab5a:	eb03 0802 	add.w	r8, r3, r2
 800ab5e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800ab60:	1aa7      	subs	r7, r4, r2
 800ab62:	ae20      	add	r6, sp, #128	@ 0x80
 800ab64:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ab68:	2500      	movs	r5, #0
 800ab6a:	4545      	cmp	r5, r8
 800ab6c:	dd13      	ble.n	800ab96 <__kernel_rem_pio2+0x86>
 800ab6e:	9b06      	ldr	r3, [sp, #24]
 800ab70:	aa20      	add	r2, sp, #128	@ 0x80
 800ab72:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ab76:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800ab7a:	f04f 0800 	mov.w	r8, #0
 800ab7e:	9b00      	ldr	r3, [sp, #0]
 800ab80:	4598      	cmp	r8, r3
 800ab82:	dc31      	bgt.n	800abe8 <__kernel_rem_pio2+0xd8>
 800ab84:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800ae10 <__kernel_rem_pio2+0x300>
 800ab88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ab8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ab90:	462f      	mov	r7, r5
 800ab92:	2600      	movs	r6, #0
 800ab94:	e01b      	b.n	800abce <__kernel_rem_pio2+0xbe>
 800ab96:	42ef      	cmn	r7, r5
 800ab98:	d407      	bmi.n	800abaa <__kernel_rem_pio2+0x9a>
 800ab9a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ab9e:	f7f5 fc85 	bl	80004ac <__aeabi_i2d>
 800aba2:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aba6:	3501      	adds	r5, #1
 800aba8:	e7df      	b.n	800ab6a <__kernel_rem_pio2+0x5a>
 800abaa:	ec51 0b18 	vmov	r0, r1, d8
 800abae:	e7f8      	b.n	800aba2 <__kernel_rem_pio2+0x92>
 800abb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800abb4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800abb8:	f7f5 fce2 	bl	8000580 <__aeabi_dmul>
 800abbc:	4602      	mov	r2, r0
 800abbe:	460b      	mov	r3, r1
 800abc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abc4:	f7f5 fb26 	bl	8000214 <__adddf3>
 800abc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abcc:	3601      	adds	r6, #1
 800abce:	9b05      	ldr	r3, [sp, #20]
 800abd0:	429e      	cmp	r6, r3
 800abd2:	f1a7 0708 	sub.w	r7, r7, #8
 800abd6:	ddeb      	ble.n	800abb0 <__kernel_rem_pio2+0xa0>
 800abd8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800abdc:	f108 0801 	add.w	r8, r8, #1
 800abe0:	ecaa 7b02 	vstmia	sl!, {d7}
 800abe4:	3508      	adds	r5, #8
 800abe6:	e7ca      	b.n	800ab7e <__kernel_rem_pio2+0x6e>
 800abe8:	9b00      	ldr	r3, [sp, #0]
 800abea:	f8dd 8000 	ldr.w	r8, [sp]
 800abee:	aa0c      	add	r2, sp, #48	@ 0x30
 800abf0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abf4:	930a      	str	r3, [sp, #40]	@ 0x28
 800abf6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800abf8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800abfc:	9309      	str	r3, [sp, #36]	@ 0x24
 800abfe:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800ac02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac04:	ab98      	add	r3, sp, #608	@ 0x260
 800ac06:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800ac0a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800ac0e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ac12:	ac0c      	add	r4, sp, #48	@ 0x30
 800ac14:	ab70      	add	r3, sp, #448	@ 0x1c0
 800ac16:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800ac1a:	46a1      	mov	r9, r4
 800ac1c:	46c2      	mov	sl, r8
 800ac1e:	f1ba 0f00 	cmp.w	sl, #0
 800ac22:	f1a5 0508 	sub.w	r5, r5, #8
 800ac26:	dc77      	bgt.n	800ad18 <__kernel_rem_pio2+0x208>
 800ac28:	4658      	mov	r0, fp
 800ac2a:	ed9d 0b02 	vldr	d0, [sp, #8]
 800ac2e:	f7ff fdd7 	bl	800a7e0 <scalbn>
 800ac32:	ec57 6b10 	vmov	r6, r7, d0
 800ac36:	2200      	movs	r2, #0
 800ac38:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800ac3c:	4630      	mov	r0, r6
 800ac3e:	4639      	mov	r1, r7
 800ac40:	f7f5 fc9e 	bl	8000580 <__aeabi_dmul>
 800ac44:	ec41 0b10 	vmov	d0, r0, r1
 800ac48:	f000 faba 	bl	800b1c0 <floor>
 800ac4c:	4b75      	ldr	r3, [pc, #468]	@ (800ae24 <__kernel_rem_pio2+0x314>)
 800ac4e:	ec51 0b10 	vmov	r0, r1, d0
 800ac52:	2200      	movs	r2, #0
 800ac54:	f7f5 fc94 	bl	8000580 <__aeabi_dmul>
 800ac58:	4602      	mov	r2, r0
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	4630      	mov	r0, r6
 800ac5e:	4639      	mov	r1, r7
 800ac60:	f7f5 fad6 	bl	8000210 <__aeabi_dsub>
 800ac64:	460f      	mov	r7, r1
 800ac66:	4606      	mov	r6, r0
 800ac68:	f7f5 ff3a 	bl	8000ae0 <__aeabi_d2iz>
 800ac6c:	9002      	str	r0, [sp, #8]
 800ac6e:	f7f5 fc1d 	bl	80004ac <__aeabi_i2d>
 800ac72:	4602      	mov	r2, r0
 800ac74:	460b      	mov	r3, r1
 800ac76:	4630      	mov	r0, r6
 800ac78:	4639      	mov	r1, r7
 800ac7a:	f7f5 fac9 	bl	8000210 <__aeabi_dsub>
 800ac7e:	f1bb 0f00 	cmp.w	fp, #0
 800ac82:	4606      	mov	r6, r0
 800ac84:	460f      	mov	r7, r1
 800ac86:	dd6c      	ble.n	800ad62 <__kernel_rem_pio2+0x252>
 800ac88:	f108 31ff 	add.w	r1, r8, #4294967295
 800ac8c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ac8e:	9d02      	ldr	r5, [sp, #8]
 800ac90:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ac94:	f1cb 0018 	rsb	r0, fp, #24
 800ac98:	fa43 f200 	asr.w	r2, r3, r0
 800ac9c:	4415      	add	r5, r2
 800ac9e:	4082      	lsls	r2, r0
 800aca0:	1a9b      	subs	r3, r3, r2
 800aca2:	aa0c      	add	r2, sp, #48	@ 0x30
 800aca4:	9502      	str	r5, [sp, #8]
 800aca6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800acaa:	f1cb 0217 	rsb	r2, fp, #23
 800acae:	fa43 f902 	asr.w	r9, r3, r2
 800acb2:	f1b9 0f00 	cmp.w	r9, #0
 800acb6:	dd64      	ble.n	800ad82 <__kernel_rem_pio2+0x272>
 800acb8:	9b02      	ldr	r3, [sp, #8]
 800acba:	2200      	movs	r2, #0
 800acbc:	3301      	adds	r3, #1
 800acbe:	9302      	str	r3, [sp, #8]
 800acc0:	4615      	mov	r5, r2
 800acc2:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800acc6:	4590      	cmp	r8, r2
 800acc8:	f300 80b8 	bgt.w	800ae3c <__kernel_rem_pio2+0x32c>
 800accc:	f1bb 0f00 	cmp.w	fp, #0
 800acd0:	dd07      	ble.n	800ace2 <__kernel_rem_pio2+0x1d2>
 800acd2:	f1bb 0f01 	cmp.w	fp, #1
 800acd6:	f000 80bf 	beq.w	800ae58 <__kernel_rem_pio2+0x348>
 800acda:	f1bb 0f02 	cmp.w	fp, #2
 800acde:	f000 80c6 	beq.w	800ae6e <__kernel_rem_pio2+0x35e>
 800ace2:	f1b9 0f02 	cmp.w	r9, #2
 800ace6:	d14c      	bne.n	800ad82 <__kernel_rem_pio2+0x272>
 800ace8:	4632      	mov	r2, r6
 800acea:	463b      	mov	r3, r7
 800acec:	494e      	ldr	r1, [pc, #312]	@ (800ae28 <__kernel_rem_pio2+0x318>)
 800acee:	2000      	movs	r0, #0
 800acf0:	f7f5 fa8e 	bl	8000210 <__aeabi_dsub>
 800acf4:	4606      	mov	r6, r0
 800acf6:	460f      	mov	r7, r1
 800acf8:	2d00      	cmp	r5, #0
 800acfa:	d042      	beq.n	800ad82 <__kernel_rem_pio2+0x272>
 800acfc:	4658      	mov	r0, fp
 800acfe:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800ae18 <__kernel_rem_pio2+0x308>
 800ad02:	f7ff fd6d 	bl	800a7e0 <scalbn>
 800ad06:	4630      	mov	r0, r6
 800ad08:	4639      	mov	r1, r7
 800ad0a:	ec53 2b10 	vmov	r2, r3, d0
 800ad0e:	f7f5 fa7f 	bl	8000210 <__aeabi_dsub>
 800ad12:	4606      	mov	r6, r0
 800ad14:	460f      	mov	r7, r1
 800ad16:	e034      	b.n	800ad82 <__kernel_rem_pio2+0x272>
 800ad18:	4b44      	ldr	r3, [pc, #272]	@ (800ae2c <__kernel_rem_pio2+0x31c>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad20:	f7f5 fc2e 	bl	8000580 <__aeabi_dmul>
 800ad24:	f7f5 fedc 	bl	8000ae0 <__aeabi_d2iz>
 800ad28:	f7f5 fbc0 	bl	80004ac <__aeabi_i2d>
 800ad2c:	4b40      	ldr	r3, [pc, #256]	@ (800ae30 <__kernel_rem_pio2+0x320>)
 800ad2e:	2200      	movs	r2, #0
 800ad30:	4606      	mov	r6, r0
 800ad32:	460f      	mov	r7, r1
 800ad34:	f7f5 fc24 	bl	8000580 <__aeabi_dmul>
 800ad38:	4602      	mov	r2, r0
 800ad3a:	460b      	mov	r3, r1
 800ad3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad40:	f7f5 fa66 	bl	8000210 <__aeabi_dsub>
 800ad44:	f7f5 fecc 	bl	8000ae0 <__aeabi_d2iz>
 800ad48:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ad4c:	f849 0b04 	str.w	r0, [r9], #4
 800ad50:	4639      	mov	r1, r7
 800ad52:	4630      	mov	r0, r6
 800ad54:	f7f5 fa5e 	bl	8000214 <__adddf3>
 800ad58:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad5c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad60:	e75d      	b.n	800ac1e <__kernel_rem_pio2+0x10e>
 800ad62:	d107      	bne.n	800ad74 <__kernel_rem_pio2+0x264>
 800ad64:	f108 33ff 	add.w	r3, r8, #4294967295
 800ad68:	aa0c      	add	r2, sp, #48	@ 0x30
 800ad6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ad6e:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800ad72:	e79e      	b.n	800acb2 <__kernel_rem_pio2+0x1a2>
 800ad74:	4b2f      	ldr	r3, [pc, #188]	@ (800ae34 <__kernel_rem_pio2+0x324>)
 800ad76:	2200      	movs	r2, #0
 800ad78:	f7f5 fe88 	bl	8000a8c <__aeabi_dcmpge>
 800ad7c:	2800      	cmp	r0, #0
 800ad7e:	d143      	bne.n	800ae08 <__kernel_rem_pio2+0x2f8>
 800ad80:	4681      	mov	r9, r0
 800ad82:	2200      	movs	r2, #0
 800ad84:	2300      	movs	r3, #0
 800ad86:	4630      	mov	r0, r6
 800ad88:	4639      	mov	r1, r7
 800ad8a:	f7f5 fe61 	bl	8000a50 <__aeabi_dcmpeq>
 800ad8e:	2800      	cmp	r0, #0
 800ad90:	f000 80bf 	beq.w	800af12 <__kernel_rem_pio2+0x402>
 800ad94:	f108 33ff 	add.w	r3, r8, #4294967295
 800ad98:	2200      	movs	r2, #0
 800ad9a:	9900      	ldr	r1, [sp, #0]
 800ad9c:	428b      	cmp	r3, r1
 800ad9e:	da6e      	bge.n	800ae7e <__kernel_rem_pio2+0x36e>
 800ada0:	2a00      	cmp	r2, #0
 800ada2:	f000 8089 	beq.w	800aeb8 <__kernel_rem_pio2+0x3a8>
 800ada6:	f108 38ff 	add.w	r8, r8, #4294967295
 800adaa:	ab0c      	add	r3, sp, #48	@ 0x30
 800adac:	f1ab 0b18 	sub.w	fp, fp, #24
 800adb0:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d0f6      	beq.n	800ada6 <__kernel_rem_pio2+0x296>
 800adb8:	4658      	mov	r0, fp
 800adba:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800ae18 <__kernel_rem_pio2+0x308>
 800adbe:	f7ff fd0f 	bl	800a7e0 <scalbn>
 800adc2:	f108 0301 	add.w	r3, r8, #1
 800adc6:	00da      	lsls	r2, r3, #3
 800adc8:	9205      	str	r2, [sp, #20]
 800adca:	ec55 4b10 	vmov	r4, r5, d0
 800adce:	aa70      	add	r2, sp, #448	@ 0x1c0
 800add0:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800ae2c <__kernel_rem_pio2+0x31c>
 800add4:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800add8:	4646      	mov	r6, r8
 800adda:	f04f 0a00 	mov.w	sl, #0
 800adde:	2e00      	cmp	r6, #0
 800ade0:	f280 80cf 	bge.w	800af82 <__kernel_rem_pio2+0x472>
 800ade4:	4644      	mov	r4, r8
 800ade6:	2c00      	cmp	r4, #0
 800ade8:	f2c0 80fd 	blt.w	800afe6 <__kernel_rem_pio2+0x4d6>
 800adec:	4b12      	ldr	r3, [pc, #72]	@ (800ae38 <__kernel_rem_pio2+0x328>)
 800adee:	461f      	mov	r7, r3
 800adf0:	ab70      	add	r3, sp, #448	@ 0x1c0
 800adf2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800adf6:	9306      	str	r3, [sp, #24]
 800adf8:	f04f 0a00 	mov.w	sl, #0
 800adfc:	f04f 0b00 	mov.w	fp, #0
 800ae00:	2600      	movs	r6, #0
 800ae02:	eba8 0504 	sub.w	r5, r8, r4
 800ae06:	e0e2      	b.n	800afce <__kernel_rem_pio2+0x4be>
 800ae08:	f04f 0902 	mov.w	r9, #2
 800ae0c:	e754      	b.n	800acb8 <__kernel_rem_pio2+0x1a8>
 800ae0e:	bf00      	nop
	...
 800ae1c:	3ff00000 	.word	0x3ff00000
 800ae20:	0800b5c8 	.word	0x0800b5c8
 800ae24:	40200000 	.word	0x40200000
 800ae28:	3ff00000 	.word	0x3ff00000
 800ae2c:	3e700000 	.word	0x3e700000
 800ae30:	41700000 	.word	0x41700000
 800ae34:	3fe00000 	.word	0x3fe00000
 800ae38:	0800b588 	.word	0x0800b588
 800ae3c:	f854 3b04 	ldr.w	r3, [r4], #4
 800ae40:	b945      	cbnz	r5, 800ae54 <__kernel_rem_pio2+0x344>
 800ae42:	b123      	cbz	r3, 800ae4e <__kernel_rem_pio2+0x33e>
 800ae44:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800ae48:	f844 3c04 	str.w	r3, [r4, #-4]
 800ae4c:	2301      	movs	r3, #1
 800ae4e:	3201      	adds	r2, #1
 800ae50:	461d      	mov	r5, r3
 800ae52:	e738      	b.n	800acc6 <__kernel_rem_pio2+0x1b6>
 800ae54:	1acb      	subs	r3, r1, r3
 800ae56:	e7f7      	b.n	800ae48 <__kernel_rem_pio2+0x338>
 800ae58:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae5c:	ab0c      	add	r3, sp, #48	@ 0x30
 800ae5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae62:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ae66:	a90c      	add	r1, sp, #48	@ 0x30
 800ae68:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ae6c:	e739      	b.n	800ace2 <__kernel_rem_pio2+0x1d2>
 800ae6e:	f108 32ff 	add.w	r2, r8, #4294967295
 800ae72:	ab0c      	add	r3, sp, #48	@ 0x30
 800ae74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae78:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ae7c:	e7f3      	b.n	800ae66 <__kernel_rem_pio2+0x356>
 800ae7e:	a90c      	add	r1, sp, #48	@ 0x30
 800ae80:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800ae84:	3b01      	subs	r3, #1
 800ae86:	430a      	orrs	r2, r1
 800ae88:	e787      	b.n	800ad9a <__kernel_rem_pio2+0x28a>
 800ae8a:	3401      	adds	r4, #1
 800ae8c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ae90:	2a00      	cmp	r2, #0
 800ae92:	d0fa      	beq.n	800ae8a <__kernel_rem_pio2+0x37a>
 800ae94:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ae96:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ae9a:	eb0d 0503 	add.w	r5, sp, r3
 800ae9e:	9b06      	ldr	r3, [sp, #24]
 800aea0:	aa20      	add	r2, sp, #128	@ 0x80
 800aea2:	4443      	add	r3, r8
 800aea4:	f108 0701 	add.w	r7, r8, #1
 800aea8:	3d98      	subs	r5, #152	@ 0x98
 800aeaa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800aeae:	4444      	add	r4, r8
 800aeb0:	42bc      	cmp	r4, r7
 800aeb2:	da04      	bge.n	800aebe <__kernel_rem_pio2+0x3ae>
 800aeb4:	46a0      	mov	r8, r4
 800aeb6:	e6a2      	b.n	800abfe <__kernel_rem_pio2+0xee>
 800aeb8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aeba:	2401      	movs	r4, #1
 800aebc:	e7e6      	b.n	800ae8c <__kernel_rem_pio2+0x37c>
 800aebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aec0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800aec4:	f7f5 faf2 	bl	80004ac <__aeabi_i2d>
 800aec8:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800b190 <__kernel_rem_pio2+0x680>
 800aecc:	e8e6 0102 	strd	r0, r1, [r6], #8
 800aed0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aed4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aed8:	46b2      	mov	sl, r6
 800aeda:	f04f 0800 	mov.w	r8, #0
 800aede:	9b05      	ldr	r3, [sp, #20]
 800aee0:	4598      	cmp	r8, r3
 800aee2:	dd05      	ble.n	800aef0 <__kernel_rem_pio2+0x3e0>
 800aee4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800aee8:	3701      	adds	r7, #1
 800aeea:	eca5 7b02 	vstmia	r5!, {d7}
 800aeee:	e7df      	b.n	800aeb0 <__kernel_rem_pio2+0x3a0>
 800aef0:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800aef4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800aef8:	f7f5 fb42 	bl	8000580 <__aeabi_dmul>
 800aefc:	4602      	mov	r2, r0
 800aefe:	460b      	mov	r3, r1
 800af00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800af04:	f7f5 f986 	bl	8000214 <__adddf3>
 800af08:	f108 0801 	add.w	r8, r8, #1
 800af0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800af10:	e7e5      	b.n	800aede <__kernel_rem_pio2+0x3ce>
 800af12:	f1cb 0000 	rsb	r0, fp, #0
 800af16:	ec47 6b10 	vmov	d0, r6, r7
 800af1a:	f7ff fc61 	bl	800a7e0 <scalbn>
 800af1e:	ec55 4b10 	vmov	r4, r5, d0
 800af22:	4b9d      	ldr	r3, [pc, #628]	@ (800b198 <__kernel_rem_pio2+0x688>)
 800af24:	2200      	movs	r2, #0
 800af26:	4620      	mov	r0, r4
 800af28:	4629      	mov	r1, r5
 800af2a:	f7f5 fdaf 	bl	8000a8c <__aeabi_dcmpge>
 800af2e:	b300      	cbz	r0, 800af72 <__kernel_rem_pio2+0x462>
 800af30:	4b9a      	ldr	r3, [pc, #616]	@ (800b19c <__kernel_rem_pio2+0x68c>)
 800af32:	2200      	movs	r2, #0
 800af34:	4620      	mov	r0, r4
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 fb22 	bl	8000580 <__aeabi_dmul>
 800af3c:	f7f5 fdd0 	bl	8000ae0 <__aeabi_d2iz>
 800af40:	4606      	mov	r6, r0
 800af42:	f7f5 fab3 	bl	80004ac <__aeabi_i2d>
 800af46:	4b94      	ldr	r3, [pc, #592]	@ (800b198 <__kernel_rem_pio2+0x688>)
 800af48:	2200      	movs	r2, #0
 800af4a:	f7f5 fb19 	bl	8000580 <__aeabi_dmul>
 800af4e:	460b      	mov	r3, r1
 800af50:	4602      	mov	r2, r0
 800af52:	4629      	mov	r1, r5
 800af54:	4620      	mov	r0, r4
 800af56:	f7f5 f95b 	bl	8000210 <__aeabi_dsub>
 800af5a:	f7f5 fdc1 	bl	8000ae0 <__aeabi_d2iz>
 800af5e:	ab0c      	add	r3, sp, #48	@ 0x30
 800af60:	f10b 0b18 	add.w	fp, fp, #24
 800af64:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800af68:	f108 0801 	add.w	r8, r8, #1
 800af6c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800af70:	e722      	b.n	800adb8 <__kernel_rem_pio2+0x2a8>
 800af72:	4620      	mov	r0, r4
 800af74:	4629      	mov	r1, r5
 800af76:	f7f5 fdb3 	bl	8000ae0 <__aeabi_d2iz>
 800af7a:	ab0c      	add	r3, sp, #48	@ 0x30
 800af7c:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800af80:	e71a      	b.n	800adb8 <__kernel_rem_pio2+0x2a8>
 800af82:	ab0c      	add	r3, sp, #48	@ 0x30
 800af84:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800af88:	f7f5 fa90 	bl	80004ac <__aeabi_i2d>
 800af8c:	4622      	mov	r2, r4
 800af8e:	462b      	mov	r3, r5
 800af90:	f7f5 faf6 	bl	8000580 <__aeabi_dmul>
 800af94:	4652      	mov	r2, sl
 800af96:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800af9a:	465b      	mov	r3, fp
 800af9c:	4620      	mov	r0, r4
 800af9e:	4629      	mov	r1, r5
 800afa0:	f7f5 faee 	bl	8000580 <__aeabi_dmul>
 800afa4:	3e01      	subs	r6, #1
 800afa6:	4604      	mov	r4, r0
 800afa8:	460d      	mov	r5, r1
 800afaa:	e718      	b.n	800adde <__kernel_rem_pio2+0x2ce>
 800afac:	9906      	ldr	r1, [sp, #24]
 800afae:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800afb2:	9106      	str	r1, [sp, #24]
 800afb4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800afb8:	f7f5 fae2 	bl	8000580 <__aeabi_dmul>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4650      	mov	r0, sl
 800afc2:	4659      	mov	r1, fp
 800afc4:	f7f5 f926 	bl	8000214 <__adddf3>
 800afc8:	3601      	adds	r6, #1
 800afca:	4682      	mov	sl, r0
 800afcc:	468b      	mov	fp, r1
 800afce:	9b00      	ldr	r3, [sp, #0]
 800afd0:	429e      	cmp	r6, r3
 800afd2:	dc01      	bgt.n	800afd8 <__kernel_rem_pio2+0x4c8>
 800afd4:	42b5      	cmp	r5, r6
 800afd6:	dae9      	bge.n	800afac <__kernel_rem_pio2+0x49c>
 800afd8:	ab48      	add	r3, sp, #288	@ 0x120
 800afda:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800afde:	e9c5 ab00 	strd	sl, fp, [r5]
 800afe2:	3c01      	subs	r4, #1
 800afe4:	e6ff      	b.n	800ade6 <__kernel_rem_pio2+0x2d6>
 800afe6:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800afe8:	2b02      	cmp	r3, #2
 800afea:	dc0b      	bgt.n	800b004 <__kernel_rem_pio2+0x4f4>
 800afec:	2b00      	cmp	r3, #0
 800afee:	dc39      	bgt.n	800b064 <__kernel_rem_pio2+0x554>
 800aff0:	d05d      	beq.n	800b0ae <__kernel_rem_pio2+0x59e>
 800aff2:	9b02      	ldr	r3, [sp, #8]
 800aff4:	f003 0007 	and.w	r0, r3, #7
 800aff8:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800affc:	ecbd 8b02 	vpop	{d8}
 800b000:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b004:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800b006:	2b03      	cmp	r3, #3
 800b008:	d1f3      	bne.n	800aff2 <__kernel_rem_pio2+0x4e2>
 800b00a:	9b05      	ldr	r3, [sp, #20]
 800b00c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800b010:	eb0d 0403 	add.w	r4, sp, r3
 800b014:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800b018:	4625      	mov	r5, r4
 800b01a:	46c2      	mov	sl, r8
 800b01c:	f1ba 0f00 	cmp.w	sl, #0
 800b020:	f1a5 0508 	sub.w	r5, r5, #8
 800b024:	dc6b      	bgt.n	800b0fe <__kernel_rem_pio2+0x5ee>
 800b026:	4645      	mov	r5, r8
 800b028:	2d01      	cmp	r5, #1
 800b02a:	f1a4 0408 	sub.w	r4, r4, #8
 800b02e:	f300 8087 	bgt.w	800b140 <__kernel_rem_pio2+0x630>
 800b032:	9c05      	ldr	r4, [sp, #20]
 800b034:	ab48      	add	r3, sp, #288	@ 0x120
 800b036:	441c      	add	r4, r3
 800b038:	2000      	movs	r0, #0
 800b03a:	2100      	movs	r1, #0
 800b03c:	f1b8 0f01 	cmp.w	r8, #1
 800b040:	f300 809c 	bgt.w	800b17c <__kernel_rem_pio2+0x66c>
 800b044:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800b048:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800b04c:	f1b9 0f00 	cmp.w	r9, #0
 800b050:	f040 80a6 	bne.w	800b1a0 <__kernel_rem_pio2+0x690>
 800b054:	9b04      	ldr	r3, [sp, #16]
 800b056:	e9c3 7800 	strd	r7, r8, [r3]
 800b05a:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b05e:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b062:	e7c6      	b.n	800aff2 <__kernel_rem_pio2+0x4e2>
 800b064:	9d05      	ldr	r5, [sp, #20]
 800b066:	ab48      	add	r3, sp, #288	@ 0x120
 800b068:	441d      	add	r5, r3
 800b06a:	4644      	mov	r4, r8
 800b06c:	2000      	movs	r0, #0
 800b06e:	2100      	movs	r1, #0
 800b070:	2c00      	cmp	r4, #0
 800b072:	da35      	bge.n	800b0e0 <__kernel_rem_pio2+0x5d0>
 800b074:	f1b9 0f00 	cmp.w	r9, #0
 800b078:	d038      	beq.n	800b0ec <__kernel_rem_pio2+0x5dc>
 800b07a:	4602      	mov	r2, r0
 800b07c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b080:	9c04      	ldr	r4, [sp, #16]
 800b082:	e9c4 2300 	strd	r2, r3, [r4]
 800b086:	4602      	mov	r2, r0
 800b088:	460b      	mov	r3, r1
 800b08a:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800b08e:	f7f5 f8bf 	bl	8000210 <__aeabi_dsub>
 800b092:	ad4a      	add	r5, sp, #296	@ 0x128
 800b094:	2401      	movs	r4, #1
 800b096:	45a0      	cmp	r8, r4
 800b098:	da2b      	bge.n	800b0f2 <__kernel_rem_pio2+0x5e2>
 800b09a:	f1b9 0f00 	cmp.w	r9, #0
 800b09e:	d002      	beq.n	800b0a6 <__kernel_rem_pio2+0x596>
 800b0a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0a4:	4619      	mov	r1, r3
 800b0a6:	9b04      	ldr	r3, [sp, #16]
 800b0a8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b0ac:	e7a1      	b.n	800aff2 <__kernel_rem_pio2+0x4e2>
 800b0ae:	9c05      	ldr	r4, [sp, #20]
 800b0b0:	ab48      	add	r3, sp, #288	@ 0x120
 800b0b2:	441c      	add	r4, r3
 800b0b4:	2000      	movs	r0, #0
 800b0b6:	2100      	movs	r1, #0
 800b0b8:	f1b8 0f00 	cmp.w	r8, #0
 800b0bc:	da09      	bge.n	800b0d2 <__kernel_rem_pio2+0x5c2>
 800b0be:	f1b9 0f00 	cmp.w	r9, #0
 800b0c2:	d002      	beq.n	800b0ca <__kernel_rem_pio2+0x5ba>
 800b0c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	9b04      	ldr	r3, [sp, #16]
 800b0cc:	e9c3 0100 	strd	r0, r1, [r3]
 800b0d0:	e78f      	b.n	800aff2 <__kernel_rem_pio2+0x4e2>
 800b0d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b0d6:	f7f5 f89d 	bl	8000214 <__adddf3>
 800b0da:	f108 38ff 	add.w	r8, r8, #4294967295
 800b0de:	e7eb      	b.n	800b0b8 <__kernel_rem_pio2+0x5a8>
 800b0e0:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800b0e4:	f7f5 f896 	bl	8000214 <__adddf3>
 800b0e8:	3c01      	subs	r4, #1
 800b0ea:	e7c1      	b.n	800b070 <__kernel_rem_pio2+0x560>
 800b0ec:	4602      	mov	r2, r0
 800b0ee:	460b      	mov	r3, r1
 800b0f0:	e7c6      	b.n	800b080 <__kernel_rem_pio2+0x570>
 800b0f2:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800b0f6:	f7f5 f88d 	bl	8000214 <__adddf3>
 800b0fa:	3401      	adds	r4, #1
 800b0fc:	e7cb      	b.n	800b096 <__kernel_rem_pio2+0x586>
 800b0fe:	ed95 7b00 	vldr	d7, [r5]
 800b102:	ed8d 7b00 	vstr	d7, [sp]
 800b106:	ed95 7b02 	vldr	d7, [r5, #8]
 800b10a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b10e:	ec53 2b17 	vmov	r2, r3, d7
 800b112:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b116:	f7f5 f87d 	bl	8000214 <__adddf3>
 800b11a:	4602      	mov	r2, r0
 800b11c:	460b      	mov	r3, r1
 800b11e:	4606      	mov	r6, r0
 800b120:	460f      	mov	r7, r1
 800b122:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b126:	f7f5 f873 	bl	8000210 <__aeabi_dsub>
 800b12a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b12e:	f7f5 f871 	bl	8000214 <__adddf3>
 800b132:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b136:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800b13a:	e9c5 6700 	strd	r6, r7, [r5]
 800b13e:	e76d      	b.n	800b01c <__kernel_rem_pio2+0x50c>
 800b140:	ed94 7b00 	vldr	d7, [r4]
 800b144:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800b148:	ec51 0b17 	vmov	r0, r1, d7
 800b14c:	4652      	mov	r2, sl
 800b14e:	465b      	mov	r3, fp
 800b150:	ed8d 7b00 	vstr	d7, [sp]
 800b154:	f7f5 f85e 	bl	8000214 <__adddf3>
 800b158:	4602      	mov	r2, r0
 800b15a:	460b      	mov	r3, r1
 800b15c:	4606      	mov	r6, r0
 800b15e:	460f      	mov	r7, r1
 800b160:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b164:	f7f5 f854 	bl	8000210 <__aeabi_dsub>
 800b168:	4652      	mov	r2, sl
 800b16a:	465b      	mov	r3, fp
 800b16c:	f7f5 f852 	bl	8000214 <__adddf3>
 800b170:	3d01      	subs	r5, #1
 800b172:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800b176:	e9c4 6700 	strd	r6, r7, [r4]
 800b17a:	e755      	b.n	800b028 <__kernel_rem_pio2+0x518>
 800b17c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b180:	f7f5 f848 	bl	8000214 <__adddf3>
 800b184:	f108 38ff 	add.w	r8, r8, #4294967295
 800b188:	e758      	b.n	800b03c <__kernel_rem_pio2+0x52c>
 800b18a:	bf00      	nop
 800b18c:	f3af 8000 	nop.w
	...
 800b198:	41700000 	.word	0x41700000
 800b19c:	3e700000 	.word	0x3e700000
 800b1a0:	9b04      	ldr	r3, [sp, #16]
 800b1a2:	9a04      	ldr	r2, [sp, #16]
 800b1a4:	601f      	str	r7, [r3, #0]
 800b1a6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800b1aa:	605c      	str	r4, [r3, #4]
 800b1ac:	609d      	str	r5, [r3, #8]
 800b1ae:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800b1b2:	60d3      	str	r3, [r2, #12]
 800b1b4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b1b8:	6110      	str	r0, [r2, #16]
 800b1ba:	6153      	str	r3, [r2, #20]
 800b1bc:	e719      	b.n	800aff2 <__kernel_rem_pio2+0x4e2>
 800b1be:	bf00      	nop

0800b1c0 <floor>:
 800b1c0:	ec51 0b10 	vmov	r0, r1, d0
 800b1c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800b1c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1cc:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800b1d0:	2e13      	cmp	r6, #19
 800b1d2:	460c      	mov	r4, r1
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	4680      	mov	r8, r0
 800b1d8:	dc34      	bgt.n	800b244 <floor+0x84>
 800b1da:	2e00      	cmp	r6, #0
 800b1dc:	da17      	bge.n	800b20e <floor+0x4e>
 800b1de:	a332      	add	r3, pc, #200	@ (adr r3, 800b2a8 <floor+0xe8>)
 800b1e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1e4:	f7f5 f816 	bl	8000214 <__adddf3>
 800b1e8:	2200      	movs	r2, #0
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	f7f5 fc58 	bl	8000aa0 <__aeabi_dcmpgt>
 800b1f0:	b150      	cbz	r0, 800b208 <floor+0x48>
 800b1f2:	2c00      	cmp	r4, #0
 800b1f4:	da55      	bge.n	800b2a2 <floor+0xe2>
 800b1f6:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800b1fa:	432c      	orrs	r4, r5
 800b1fc:	2500      	movs	r5, #0
 800b1fe:	42ac      	cmp	r4, r5
 800b200:	4c2b      	ldr	r4, [pc, #172]	@ (800b2b0 <floor+0xf0>)
 800b202:	bf08      	it	eq
 800b204:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800b208:	4621      	mov	r1, r4
 800b20a:	4628      	mov	r0, r5
 800b20c:	e023      	b.n	800b256 <floor+0x96>
 800b20e:	4f29      	ldr	r7, [pc, #164]	@ (800b2b4 <floor+0xf4>)
 800b210:	4137      	asrs	r7, r6
 800b212:	ea01 0307 	and.w	r3, r1, r7
 800b216:	4303      	orrs	r3, r0
 800b218:	d01d      	beq.n	800b256 <floor+0x96>
 800b21a:	a323      	add	r3, pc, #140	@ (adr r3, 800b2a8 <floor+0xe8>)
 800b21c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b220:	f7f4 fff8 	bl	8000214 <__adddf3>
 800b224:	2200      	movs	r2, #0
 800b226:	2300      	movs	r3, #0
 800b228:	f7f5 fc3a 	bl	8000aa0 <__aeabi_dcmpgt>
 800b22c:	2800      	cmp	r0, #0
 800b22e:	d0eb      	beq.n	800b208 <floor+0x48>
 800b230:	2c00      	cmp	r4, #0
 800b232:	bfbe      	ittt	lt
 800b234:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800b238:	4133      	asrlt	r3, r6
 800b23a:	18e4      	addlt	r4, r4, r3
 800b23c:	ea24 0407 	bic.w	r4, r4, r7
 800b240:	2500      	movs	r5, #0
 800b242:	e7e1      	b.n	800b208 <floor+0x48>
 800b244:	2e33      	cmp	r6, #51	@ 0x33
 800b246:	dd0a      	ble.n	800b25e <floor+0x9e>
 800b248:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800b24c:	d103      	bne.n	800b256 <floor+0x96>
 800b24e:	4602      	mov	r2, r0
 800b250:	460b      	mov	r3, r1
 800b252:	f7f4 ffdf 	bl	8000214 <__adddf3>
 800b256:	ec41 0b10 	vmov	d0, r0, r1
 800b25a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b25e:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800b262:	f04f 37ff 	mov.w	r7, #4294967295
 800b266:	40df      	lsrs	r7, r3
 800b268:	4207      	tst	r7, r0
 800b26a:	d0f4      	beq.n	800b256 <floor+0x96>
 800b26c:	a30e      	add	r3, pc, #56	@ (adr r3, 800b2a8 <floor+0xe8>)
 800b26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b272:	f7f4 ffcf 	bl	8000214 <__adddf3>
 800b276:	2200      	movs	r2, #0
 800b278:	2300      	movs	r3, #0
 800b27a:	f7f5 fc11 	bl	8000aa0 <__aeabi_dcmpgt>
 800b27e:	2800      	cmp	r0, #0
 800b280:	d0c2      	beq.n	800b208 <floor+0x48>
 800b282:	2c00      	cmp	r4, #0
 800b284:	da0a      	bge.n	800b29c <floor+0xdc>
 800b286:	2e14      	cmp	r6, #20
 800b288:	d101      	bne.n	800b28e <floor+0xce>
 800b28a:	3401      	adds	r4, #1
 800b28c:	e006      	b.n	800b29c <floor+0xdc>
 800b28e:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800b292:	2301      	movs	r3, #1
 800b294:	40b3      	lsls	r3, r6
 800b296:	441d      	add	r5, r3
 800b298:	4545      	cmp	r5, r8
 800b29a:	d3f6      	bcc.n	800b28a <floor+0xca>
 800b29c:	ea25 0507 	bic.w	r5, r5, r7
 800b2a0:	e7b2      	b.n	800b208 <floor+0x48>
 800b2a2:	2500      	movs	r5, #0
 800b2a4:	462c      	mov	r4, r5
 800b2a6:	e7af      	b.n	800b208 <floor+0x48>
 800b2a8:	8800759c 	.word	0x8800759c
 800b2ac:	7e37e43c 	.word	0x7e37e43c
 800b2b0:	bff00000 	.word	0xbff00000
 800b2b4:	000fffff 	.word	0x000fffff

0800b2b8 <memset>:
 800b2b8:	4402      	add	r2, r0
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d100      	bne.n	800b2c2 <memset+0xa>
 800b2c0:	4770      	bx	lr
 800b2c2:	f803 1b01 	strb.w	r1, [r3], #1
 800b2c6:	e7f9      	b.n	800b2bc <memset+0x4>

0800b2c8 <__errno>:
 800b2c8:	4b01      	ldr	r3, [pc, #4]	@ (800b2d0 <__errno+0x8>)
 800b2ca:	6818      	ldr	r0, [r3, #0]
 800b2cc:	4770      	bx	lr
 800b2ce:	bf00      	nop
 800b2d0:	20000048 	.word	0x20000048

0800b2d4 <__libc_init_array>:
 800b2d4:	b570      	push	{r4, r5, r6, lr}
 800b2d6:	4d0d      	ldr	r5, [pc, #52]	@ (800b30c <__libc_init_array+0x38>)
 800b2d8:	4c0d      	ldr	r4, [pc, #52]	@ (800b310 <__libc_init_array+0x3c>)
 800b2da:	1b64      	subs	r4, r4, r5
 800b2dc:	10a4      	asrs	r4, r4, #2
 800b2de:	2600      	movs	r6, #0
 800b2e0:	42a6      	cmp	r6, r4
 800b2e2:	d109      	bne.n	800b2f8 <__libc_init_array+0x24>
 800b2e4:	4d0b      	ldr	r5, [pc, #44]	@ (800b314 <__libc_init_array+0x40>)
 800b2e6:	4c0c      	ldr	r4, [pc, #48]	@ (800b318 <__libc_init_array+0x44>)
 800b2e8:	f000 f818 	bl	800b31c <_init>
 800b2ec:	1b64      	subs	r4, r4, r5
 800b2ee:	10a4      	asrs	r4, r4, #2
 800b2f0:	2600      	movs	r6, #0
 800b2f2:	42a6      	cmp	r6, r4
 800b2f4:	d105      	bne.n	800b302 <__libc_init_array+0x2e>
 800b2f6:	bd70      	pop	{r4, r5, r6, pc}
 800b2f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b2fc:	4798      	blx	r3
 800b2fe:	3601      	adds	r6, #1
 800b300:	e7ee      	b.n	800b2e0 <__libc_init_array+0xc>
 800b302:	f855 3b04 	ldr.w	r3, [r5], #4
 800b306:	4798      	blx	r3
 800b308:	3601      	adds	r6, #1
 800b30a:	e7f2      	b.n	800b2f2 <__libc_init_array+0x1e>
 800b30c:	0800b5e0 	.word	0x0800b5e0
 800b310:	0800b5e0 	.word	0x0800b5e0
 800b314:	0800b5e0 	.word	0x0800b5e0
 800b318:	0800b5e4 	.word	0x0800b5e4

0800b31c <_init>:
 800b31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b31e:	bf00      	nop
 800b320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b322:	bc08      	pop	{r3}
 800b324:	469e      	mov	lr, r3
 800b326:	4770      	bx	lr

0800b328 <_fini>:
 800b328:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b32a:	bf00      	nop
 800b32c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b32e:	bc08      	pop	{r3}
 800b330:	469e      	mov	lr, r3
 800b332:	4770      	bx	lr
