Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: TopLys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLys.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLys"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : TopLys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/TopLys is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/TopLys.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/TopLys.vhd".
WARNING:HDLParsers:3607 - Unit work/TopLys/Behavioral is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/TopLys.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/TopLys.vhd".
WARNING:HDLParsers:3607 - Unit work/LYSregul is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/LYSregul.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/LYSregul.vhd".
WARNING:HDLParsers:3607 - Unit work/LYSregul/Behavioral is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/LYSregul.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/LYSregul.vhd".
WARNING:HDLParsers:3607 - Unit work/Sawtooth is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/Sawtooth.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/Sawtooth.vhd".
WARNING:HDLParsers:3607 - Unit work/Sawtooth/Behavioral is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/Sawtooth.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/Sawtooth.vhd".
WARNING:HDLParsers:3607 - Unit work/DivClk is now defined in a different file.  It was defined in "C:/Users/s240324/Downloads/DivClk.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/DivCLK.vhd".
WARNING:HDLParsers:3607 - Unit work/DivClk/DivClk_arch is now defined in a different file.  It was defined in "C:/Users/s240324/Downloads/DivClk.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/DivCLK.vhd".
WARNING:HDLParsers:3607 - Unit work/PWMmodule is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/PWMmodule.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/PWMmodule.vhd".
WARNING:HDLParsers:3607 - Unit work/PWMmodule/Behavioral is now defined in a different file.  It was defined in "C:/Users/s240324/Desktop/PWM - VHDL/TopLys/PWMmodule.vhd", and is now defined in "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/PWMmodule.vhd".
Compiling vhdl file "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/DivCLK.vhd" in Library work.
Architecture divclk_arch of Entity divclk is up to date.
Compiling vhdl file "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/PWMmodule.vhd" in Library work.
Architecture behavioral of Entity pwmmodule is up to date.
Compiling vhdl file "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/LYSregul.vhd" in Library work.
Entity <lysregul> compiled.
Entity <lysregul> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/Sawtooth.vhd" in Library work.
Architecture behavioral of Entity sawtooth is up to date.
Compiling vhdl file "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/TopLys.vhd" in Library work.
Architecture behavioral of Entity toplys is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <TopLys> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <LYSregul> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Sawtooth> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <DivClk_arch>).

Analyzing hierarchy for entity <PWMmodule> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <TopLys> in library <work> (Architecture <behavioral>).
Entity <TopLys> analyzed. Unit <TopLys> generated.

Analyzing Entity <LYSregul> in library <work> (Architecture <Behavioral>).
Entity <LYSregul> analyzed. Unit <LYSregul> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <DivClk_arch>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing Entity <PWMmodule> in library <work> (Architecture <Behavioral>).
Entity <PWMmodule> analyzed. Unit <PWMmodule> generated.

Analyzing Entity <Sawtooth> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/Sawtooth.vhd" line 43: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reset>
Entity <Sawtooth> analyzed. Unit <Sawtooth> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivClk>.
    Related source file is "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/DivCLK.vhd".
    Found 32-bit adder for signal <$add0000>.
    Found 32-bit comparator equal for signal <Clear1$cmp_eq0000> created at line 36.
    Found 1-bit register for signal <Clk1_D>.
    Found 25-bit up counter for signal <Cnt1>.
    Found 32-bit adder for signal <mux0000$addsub0000>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <DivClk> synthesized.


Synthesizing Unit <PWMmodule>.
    Related source file is "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/PWMmodule.vhd".
    Found 8-bit up counter for signal <PWMcnt>.
    Found 8-bit comparator less for signal <PWMout$cmp_lt0000> created at line 46.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <PWMmodule> synthesized.


Synthesizing Unit <LYSregul>.
    Related source file is "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/LYSregul.vhd".
Unit <LYSregul> synthesized.


Synthesizing Unit <Sawtooth>.
    Related source file is "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/Sawtooth.vhd".
    Found 8-bit up counter for signal <SigS>.
    Summary:
	inferred   1 Counter(s).
Unit <Sawtooth> synthesized.


Synthesizing Unit <TopLys>.
    Related source file is "/home/mads/Downloads/PWM - VHDL-saw/PWM - VHDL/TopLys/TopLys.vhd".
WARNING:Xst:1780 - Signal <PWMcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <TopLys> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 25-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 2
 1-bit register                                        : 2
# Comparators                                          : 3
 32-bit comparator equal                               : 2
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 4
# Counters                                             : 4
 25-bit up counter                                     : 2
 8-bit up counter                                      : 2
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 3
 32-bit comparator equal                               : 2
 8-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopLys> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLys, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : TopLys.ngr
Top Level Output File Name         : TopLys
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 245
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 15
#      LUT2                        : 8
#      LUT3                        : 50
#      LUT4                        : 12
#      MUXCY                       : 84
#      VCC                         : 1
#      XORCY                       : 66
# FlipFlops/Latches                : 68
#      FDC                         : 66
#      FDCE                        : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       47  out of    960     4%  
 Number of Slice Flip Flops:             68  out of   1920     3%  
 Number of 4 input LUTs:                 93  out of   1920     4%  
 Number of IOs:                           3
 Number of bonded IOBs:                   3  out of     83     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
MClk                               | BUFGP                     | 52    |
LYSregul/U1/Clk1_D                 | NONE(LYSregul/U2/PWMcnt_0)| 8     |
Sawtooth/SigCnt/Clk1_D             | NONE(Sawtooth/SigS_0)     | 8     |
-----------------------------------+---------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
BTN3                               | IBUF                   | 68    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.940ns (Maximum Frequency: 125.950MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.010ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MClk'
  Clock period: 7.940ns (frequency: 125.950MHz)
  Total number of paths / destination ports: 18202 / 54
-------------------------------------------------------------------------
Delay:               7.940ns (Levels of Logic = 34)
  Source:            Sawtooth/SigCnt/Cnt1_5 (FF)
  Destination:       Sawtooth/SigCnt/Cnt1_24 (FF)
  Source Clock:      MClk rising
  Destination Clock: MClk rising

  Data Path: Sawtooth/SigCnt/Cnt1_5 to Sawtooth/SigCnt/Cnt1_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Sawtooth/SigCnt/Cnt1_5 (Sawtooth/SigCnt/Cnt1_5)
     LUT1:I0->O            1   0.704   0.000  Sawtooth/SigCnt/Clear1_wg_cy<0>_rt (Sawtooth/SigCnt/Clear1_wg_cy<0>_rt)
     MUXCY:S->O            1   0.464   0.000  Sawtooth/SigCnt/Clear1_wg_cy<0> (Sawtooth/SigCnt/Clear1_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Clear1_wg_cy<1> (Sawtooth/SigCnt/Clear1_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Clear1_wg_cy<2> (Sawtooth/SigCnt/Clear1_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Clear1_wg_cy<3> (Sawtooth/SigCnt/Clear1_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Clear1_wg_cy<4> (Sawtooth/SigCnt/Clear1_wg_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Clear1_wg_cy<5> (Sawtooth/SigCnt/Clear1_wg_cy<5>)
     MUXCY:CI->O          27   0.331   1.296  Sawtooth/SigCnt/Clear1_wg_cy<6> (Sawtooth/SigCnt/Clear1)
     LUT3:I2->O            1   0.704   0.000  Sawtooth/SigCnt/Mcount_Cnt1_lut<0> (Sawtooth/SigCnt/Mcount_Cnt1_lut<0>)
     MUXCY:S->O            1   0.464   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<0> (Sawtooth/SigCnt/Mcount_Cnt1_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<1> (Sawtooth/SigCnt/Mcount_Cnt1_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<2> (Sawtooth/SigCnt/Mcount_Cnt1_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<3> (Sawtooth/SigCnt/Mcount_Cnt1_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<4> (Sawtooth/SigCnt/Mcount_Cnt1_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<5> (Sawtooth/SigCnt/Mcount_Cnt1_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<6> (Sawtooth/SigCnt/Mcount_Cnt1_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<7> (Sawtooth/SigCnt/Mcount_Cnt1_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<8> (Sawtooth/SigCnt/Mcount_Cnt1_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<9> (Sawtooth/SigCnt/Mcount_Cnt1_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<10> (Sawtooth/SigCnt/Mcount_Cnt1_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<11> (Sawtooth/SigCnt/Mcount_Cnt1_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<12> (Sawtooth/SigCnt/Mcount_Cnt1_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<13> (Sawtooth/SigCnt/Mcount_Cnt1_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<14> (Sawtooth/SigCnt/Mcount_Cnt1_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<15> (Sawtooth/SigCnt/Mcount_Cnt1_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<16> (Sawtooth/SigCnt/Mcount_Cnt1_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<17> (Sawtooth/SigCnt/Mcount_Cnt1_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<18> (Sawtooth/SigCnt/Mcount_Cnt1_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<19> (Sawtooth/SigCnt/Mcount_Cnt1_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<20> (Sawtooth/SigCnt/Mcount_Cnt1_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<21> (Sawtooth/SigCnt/Mcount_Cnt1_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<22> (Sawtooth/SigCnt/Mcount_Cnt1_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  Sawtooth/SigCnt/Mcount_Cnt1_cy<23> (Sawtooth/SigCnt/Mcount_Cnt1_cy<23>)
     XORCY:CI->O           1   0.804   0.000  Sawtooth/SigCnt/Mcount_Cnt1_xor<24> (Sawtooth/SigCnt/Mcount_Cnt124)
     FDC:D                     0.308          Sawtooth/SigCnt/Cnt1_24
    ----------------------------------------
    Total                      7.940ns (6.022ns logic, 1.918ns route)
                                       (75.8% logic, 24.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LYSregul/U1/Clk1_D'
  Clock period: 3.788ns (frequency: 263.992MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.788ns (Levels of Logic = 8)
  Source:            LYSregul/U2/PWMcnt_1 (FF)
  Destination:       LYSregul/U2/PWMcnt_7 (FF)
  Source Clock:      LYSregul/U1/Clk1_D rising
  Destination Clock: LYSregul/U1/Clk1_D rising

  Data Path: LYSregul/U2/PWMcnt_1 to LYSregul/U2/PWMcnt_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  LYSregul/U2/PWMcnt_1 (LYSregul/U2/PWMcnt_1)
     LUT1:I0->O            1   0.704   0.000  LYSregul/U2/Mcount_PWMcnt_cy<1>_rt (LYSregul/U2/Mcount_PWMcnt_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  LYSregul/U2/Mcount_PWMcnt_cy<1> (LYSregul/U2/Mcount_PWMcnt_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcount_PWMcnt_cy<2> (LYSregul/U2/Mcount_PWMcnt_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcount_PWMcnt_cy<3> (LYSregul/U2/Mcount_PWMcnt_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcount_PWMcnt_cy<4> (LYSregul/U2/Mcount_PWMcnt_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcount_PWMcnt_cy<5> (LYSregul/U2/Mcount_PWMcnt_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  LYSregul/U2/Mcount_PWMcnt_cy<6> (LYSregul/U2/Mcount_PWMcnt_cy<6>)
     XORCY:CI->O           1   0.804   0.000  LYSregul/U2/Mcount_PWMcnt_xor<7> (Result<7>)
     FDC:D                     0.308          LYSregul/U2/PWMcnt_7
    ----------------------------------------
    Total                      3.788ns (3.166ns logic, 0.622ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Sawtooth/SigCnt/Clk1_D'
  Clock period: 3.788ns (frequency: 263.992MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               3.788ns (Levels of Logic = 8)
  Source:            Sawtooth/SigS_1 (FF)
  Destination:       Sawtooth/SigS_7 (FF)
  Source Clock:      Sawtooth/SigCnt/Clk1_D rising
  Destination Clock: Sawtooth/SigCnt/Clk1_D rising

  Data Path: Sawtooth/SigS_1 to Sawtooth/SigS_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  Sawtooth/SigS_1 (Sawtooth/SigS_1)
     LUT1:I0->O            1   0.704   0.000  Sawtooth/Mcount_SigS_cy<1>_rt (Sawtooth/Mcount_SigS_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Sawtooth/Mcount_SigS_cy<1> (Sawtooth/Mcount_SigS_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/Mcount_SigS_cy<2> (Sawtooth/Mcount_SigS_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/Mcount_SigS_cy<3> (Sawtooth/Mcount_SigS_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/Mcount_SigS_cy<4> (Sawtooth/Mcount_SigS_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Sawtooth/Mcount_SigS_cy<5> (Sawtooth/Mcount_SigS_cy<5>)
     MUXCY:CI->O           0   0.059   0.000  Sawtooth/Mcount_SigS_cy<6> (Sawtooth/Mcount_SigS_cy<6>)
     XORCY:CI->O           1   0.804   0.000  Sawtooth/Mcount_SigS_xor<7> (Result<7>1)
     FDC:D                     0.308          Sawtooth/SigS_7
    ----------------------------------------
    Total                      3.788ns (3.166ns logic, 0.622ns route)
                                       (83.6% logic, 16.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LYSregul/U1/Clk1_D'
  Total number of paths / destination ports: 16 / 1
-------------------------------------------------------------------------
Offset:              8.010ns (Levels of Logic = 11)
  Source:            LYSregul/U2/PWMcnt_0 (FF)
  Destination:       LD (PAD)
  Source Clock:      LYSregul/U1/Clk1_D rising

  Data Path: LYSregul/U2/PWMcnt_0 to LD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  LYSregul/U2/PWMcnt_0 (LYSregul/U2/PWMcnt_0)
     LUT2:I0->O            1   0.704   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_lut<0> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<0> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<1> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<2> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<3> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<4> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<5> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<6> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7>_inv_INV_0 (LD_OBUF)
     OBUF:I->O                 3.272          LD_OBUF (LD)
    ----------------------------------------
    Total                      8.010ns (6.548ns logic, 1.462ns route)
                                       (81.7% logic, 18.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Sawtooth/SigCnt/Clk1_D'
  Total number of paths / destination ports: 8 / 1
-------------------------------------------------------------------------
Offset:              7.914ns (Levels of Logic = 11)
  Source:            Sawtooth/SigS_0 (FF)
  Destination:       LD (PAD)
  Source Clock:      Sawtooth/SigCnt/Clk1_D rising

  Data Path: Sawtooth/SigS_0 to LD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.526  Sawtooth/SigS_0 (Sawtooth/SigS_0)
     LUT2:I1->O            1   0.704   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_lut<0> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_lut<0>)
     MUXCY:S->O            1   0.464   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<0> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<1> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<2> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<3> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<4> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<5> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<6> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.459   0.420  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7> (LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7>)
     INV:I->O              1   0.704   0.420  LYSregul/U2/Mcompar_PWMout_cmp_lt0000_cy<7>_inv_INV_0 (LD_OBUF)
     OBUF:I->O                 3.272          LD_OBUF (LD)
    ----------------------------------------
    Total                      7.914ns (6.548ns logic, 1.366ns route)
                                       (82.7% logic, 17.3% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.01 secs
 
--> 


Total memory usage is 505684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    1 (   0 filtered)

