Version 4
SHEET 1 3532 1416
WIRE -144 144 -176 144
WIRE 96 144 -144 144
WIRE 144 144 96 144
WIRE 336 144 240 144
WIRE 480 144 336 144
WIRE 512 144 480 144
WIRE -144 208 -144 144
WIRE 480 208 480 144
WIRE 96 304 96 144
WIRE 336 304 336 144
WIRE 96 416 96 400
WIRE 336 416 336 400
WIRE 96 464 96 416
WIRE 160 464 160 416
WIRE 160 464 96 464
WIRE 272 464 272 416
WIRE 272 464 160 464
WIRE 224 480 224 192
WIRE 336 480 336 416
WIRE 336 480 224 480
WIRE 96 512 96 464
WIRE 336 512 336 480
FLAG -176 144 VIN
IOPIN -176 144 In
FLAG 96 592 0
FLAG 336 592 0
FLAG 512 144 VOUT
IOPIN 512 144 Out
FLAG 480 288 0
FLAG -144 288 0
SYMBOL pmos 144 192 R270
SYMATTR InstName M1
SYMATTR Value DMG2305UX
SYMATTR Prefix X
SYMBOL res 80 496 R0
SYMATTR InstName R1
SYMATTR Value 10k
SYMBOL res 320 496 R0
SYMATTR InstName R2
SYMATTR Value 47k
SYMBOL res 464 192 R0
SYMATTR InstName RL
SYMATTR Value 1.6
SYMBOL voltage -144 192 R0
WINDOW 3 -144 493 Left 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PWL(0 0 0.1 4.8 0.2 5 2 5 2.1 4.8 2.2 0 3 0 3.1 -4.8 3.2 -5 5 -5 5.1 -4.8 5.2 0)
SYMBOL DMMT5401 128 400 R0
WINDOW 3 -4 -74 Left 2
SYMATTR InstName X1
SYMATTR Prefix X
SYMATTR Value DMMT5401
TEXT -286 656 Left 2 !.tran 5.3
TEXT 752 280 Left 2 !* DIODES INCORPORATED AND ITS AFFILIATED COMPANIES AND SUBSIDIARIES (COLLECTIVELY, "DIODES") \n* PROVIDE THESE SPICE MODELS AND DATA (COLLECTIVELY, THE "SM DATA") "AS IS" AND WITHOUT ANY \n* REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY \n* OR FITNESS FOR A PARTICULAR PURPOSE, ANY WARRANTY ARISING FROM COURSE OF DEALING OR COURSE OF \n* PERFORMANCE, OR ANY WARRANTY THAT ACCESS TO OR OPERATION OF THE SM DATA WILL BE UNINTERRUPTED, \n* OR THAT THE SM DATA OR ANY SIMULATION USING THE SM DATA WILL BE ERROR FREE. TO THE MAXIMUM \n* EXTENT PERMITTED BY LAW, IN NO EVENT WILL DIODES BE LIABLE FOR ANY DIRECT OR INDIRECT, \n* SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH \n* THE PRODUCTION OR USE OF SM DATA, HOWEVER CAUSED AND UNDER WHATEVER CAUSE OF ACTION OR THEORY \n* OF LIABILITY BROUGHT (INCLUDING, WITHOUT LIMITATION, UNDER ANY CONTRACT, NEGLIGENCE OR OTHER \n* TORT THEORY OF LIABILITY), EVEN IF DIODES HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, \n* AND DIODES' TOTAL LIABILITY (WHETHER IN CONTRACT, TORT OR OTHERWISE) WITH REGARD TO THE SM \n* DATA WILL NOT, IN THE AGGREGATE, EXCEED ANY SUMS PAID BY YOU TO DIODES FOR THE SM DATA.\n \n \n \n*---------- DMG2305UX Spice Model ----------\n.SUBCKT DMG2305UX 10 20 30 \n*     TERMINALS:  D  G  S\nM1 1 2 3 3 PMOS L = 1E-006 W = 1E-006 \nRD 10 1 0.02969 \nRS 30 3 0.001 \nRG 20 2 15.2 \nCGS 2 3 7.613E-010 \nEGD 12 30 2 1 1 \nVFB 14 30 0 \nFFB 2 1 VFB 1 \nCGD 13 14 1.28E-009 \nR1 13 30 1 \nD1 13 12 DLIM \nDDG 14 15 DCGD \nR2 12 15 1 \nD2 30 15 DLIM \nDSD 10 3 DSUB \n.MODEL PMOS PMOS LEVEL = 3 U0 = 400 VMAX = 1E+006 ETA = 0.001 \n+ TOX = 6E-008 NSUB = 1E+016 KP = 26.49 KAPPA = 65.74 VTO = -0.8201 \n.MODEL DCGD D CJO = 5.79E-010 VJ = 0.2973 M = 0.5774 \n.MODEL DSUB D IS = 3.162E-009 N = 1.241 RS = 0.08353 BV = 1E+006 CJO = 5.653E-011 VJ = 0.008286 M = 0.1128 \n.MODEL DLIM D IS = 0.0001 \n.ENDS\n*Diodes DMG2305UX Spice Model v1.0 Last Revised 2013/10/22
TEXT 2152 280 Left 2 !* DIODES INCORPORATED AND ITS AFFILIATED COMPANIES AND SUBSIDIARIES (COLLECTIVELY, "DIODES") \n* PROVIDE THESE SPICE MODELS AND DATA (COLLECTIVELY, THE "SM DATA") "AS IS" AND WITHOUT ANY \n* REPRESENTATIONS OR WARRANTIES, EXPRESS OR IMPLIED, INCLUDING ANY WARRANTY OF MERCHANTABILITY \n* OR FITNESS FOR A PARTICULAR PURPOSE, ANY WARRANTY ARISING FROM COURSE OF DEALING OR COURSE OF \n* PERFORMANCE, OR ANY WARRANTY THAT ACCESS TO OR OPERATION OF THE SM DATA WILL BE UNINTERRUPTED, \n* OR THAT THE SM DATA OR ANY SIMULATION USING THE SM DATA WILL BE ERROR FREE. TO THE MAXIMUM \n* EXTENT PERMITTED BY LAW, IN NO EVENT WILL DIODES BE LIABLE FOR ANY DIRECT OR INDIRECT, \n* SPECIAL, INCIDENTAL, PUNITIVE OR CONSEQUENTIAL DAMAGES ARISING OUT OF OR IN CONNECTION WITH \n* THE PRODUCTION OR USE OF SM DATA, HOWEVER CAUSED AND UNDER WHATEVER CAUSE OF ACTION OR THEORY \n* OF LIABILITY BROUGHT (INCLUDING, WITHOUT LIMITATION, UNDER ANY CONTRACT, NEGLIGENCE OR OTHER \n* TORT THEORY OF LIABILITY), EVEN IF DIODES HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES, \n* AND DIODES' TOTAL LIABILITY (WHETHER IN CONTRACT, TORT OR OTHERWISE) WITH REGARD TO THE SM \n* DATA WILL NOT, IN THE AGGREGATE, EXCEED ANY SUMS PAID BY YOU TO DIODES FOR THE SM DATA.\n \n \n \n*\n*DIODES_INC_SPICE_MODEL\n*ORIGIN=DZSL_DPG_GM\n*SIMULATOR=PSPICE\n*DATE=10FEB2011\n*VERSION=2\n*PIN_ORDER         \n* 1=C1    6=E1\n* 2=B1    5=E2\n* 3=B2    4=C2\n*\n.SUBCKT DMMT5401 1 2 3 4 5 6\nQ1 1 2 6 Mod1\nQ2 4 3 5 Mod1\n*\n.MODEL Mod1  PNP IS=6E-14 NF=1 BF=130 VAF=360 ISE=6E-14\n+ NE=1.5 NR=1 BR=6.5 VAR=37 ISC=8E-12 NC=1.35 RC=0.08 RB=1 RE=0.25\n+ CJC=13E-12 MJC=0.46  VJC=0.7 CJE=63E-12 MJE=0.41 VJE=0.9 \n+ TF=6.7E-10 TR=1.03E-6 XTB=1.5 QUASIMOD=1 RCO=14 GAMMA=1.5E-8\n.ENDS\n*\n*$
TEXT -296 760 Left 2 ;Since base and emitter of left-pnp are shorted, no current will flow through that transistor.\nIC1 = IE1 - IB1 (since IE1 = IB1 => IC1 = 0 A)
