Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri May 31 13:27:30 2019
| Host         : DESKTOP-3215KAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WifiTopLevel_timing_summary_routed.rpt -pb WifiTopLevel_timing_summary_routed.pb -rpx WifiTopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : WifiTopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.109        0.000                      0                  567        0.098        0.000                      0                  567        4.500        0.000                       0                   262  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.109        0.000                      0                  567        0.098        0.000                      0                  567        4.500        0.000                       0                   262  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.545ns (27.341%)  route 4.106ns (72.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.583    10.802    i_esp8226/i_tx_n_2
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.911    i_esp8226/current_char_reg[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.545ns (27.341%)  route 4.106ns (72.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.583    10.802    i_esp8226/i_tx_n_2
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.911    i_esp8226/current_char_reg[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.545ns (27.341%)  route 4.106ns (72.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.583    10.802    i_esp8226/i_tx_n_2
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[0]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.911    i_esp8226/current_char_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.545ns (27.341%)  route 4.106ns (72.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.583    10.802    i_esp8226/i_tx_n_2
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.911    i_esp8226/current_char_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.651ns  (logic 1.545ns (27.341%)  route 4.106ns (72.659%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.583    10.802    i_esp8226/i_tx_n_2
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X1Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.911    i_esp8226/current_char_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         14.911    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  4.109    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/current_char_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 1.545ns (27.498%)  route 4.074ns (72.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.705     9.892    i_esp8226/i_tx/current_char_reg_rep[5]
    SLICE_X3Y34          LUT6 (Prop_lut6_I2_O)        0.328    10.220 r  i_esp8226/i_tx/current_char_rep[7]_i_1/O
                         net (fo=16, routed)          0.550    10.770    i_esp8226/i_tx_n_2
    SLICE_X0Y33          FDRE                                         r  i_esp8226/current_char_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.512    14.853    i_esp8226/clk100_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  i_esp8226/current_char_reg[0]/C
                         clock pessimism              0.276    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y33          FDRE (Setup_fdre_C_CE)      -0.205    14.889    i_esp8226/current_char_reg[0]
  -------------------------------------------------------------------
                         required time                         14.889    
                         arrival time                         -10.770    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.545ns (28.774%)  route 3.825ns (71.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.496     9.683    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.328    10.011 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.510    10.521    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.664    i_esp8226/tx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.545ns (28.774%)  route 3.825ns (71.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.496     9.683    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.328    10.011 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.510    10.521    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.664    i_esp8226/tx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 1.545ns (28.774%)  route 3.825ns (71.226%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.496     9.683    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.328    10.011 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.510    10.521    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  i_esp8226/tx_data_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X0Y34          FDRE (Setup_fdre_C_R)       -0.429    14.664    i_esp8226/tx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.521    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.147ns  (required time - arrival time)
  Source:                 i_esp8226/current_char_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/tx_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.365ns  (logic 1.545ns (28.797%)  route 3.820ns (71.203%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.630     5.151    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y33          FDRE                                         r  i_esp8226/current_char_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.419     5.570 f  i_esp8226/current_char_reg_rep[3]/Q
                         net (fo=31, routed)          1.264     6.834    i_esp8226/current_char_reg_rep_n_0_[3]
    SLICE_X3Y31          LUT5 (Prop_lut5_I1_O)        0.322     7.156 f  i_esp8226/tx_data[6]_i_5/O
                         net (fo=1, routed)           0.783     7.939    i_esp8226/tx_data[6]_i_5_n_0
    SLICE_X4Y31          LUT6 (Prop_lut6_I0_O)        0.326     8.265 f  i_esp8226/tx_data[6]_i_3/O
                         net (fo=3, routed)           0.772     9.036    i_esp8226/tx_data[6]_i_3_n_0
    SLICE_X2Y34          LUT4 (Prop_lut4_I2_O)        0.150     9.186 r  i_esp8226/current_char_rep[7]_i_5/O
                         net (fo=4, routed)           0.496     9.683    i_esp8226/current_char_rep[7]_i_5_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I5_O)        0.328    10.011 r  i_esp8226/tx_data[7]_i_1/O
                         net (fo=4, routed)           0.506    10.516    i_esp8226/tx_data[7]_i_1_n_0
    SLICE_X1Y34          FDRE                                         r  i_esp8226/tx_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         1.513    14.854    i_esp8226/clk100_IBUF_BUFG
    SLICE_X1Y34          FDRE                                         r  i_esp8226/tx_data_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y34          FDRE (Setup_fdre_C_R)       -0.429    14.664    i_esp8226/tx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                         -10.516    
  -------------------------------------------------------------------
                         slack                                  4.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_esp8226/last_rx_chars_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/status_led_2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.348ns (71.455%)  route 0.139ns (28.545%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.477    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  i_esp8226/last_rx_chars_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  i_esp8226/last_rx_chars_reg[77]/Q
                         net (fo=8, routed)           0.139     1.757    i_esp8226/last_rx_chars[77]
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.802 r  i_esp8226/status_led_2_i_9/O
                         net (fo=1, routed)           0.000     1.802    i_esp8226/status_led_2_i_9_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.162     1.964 r  i_esp8226/status_led_2_reg_i_2/CO[2]
                         net (fo=2, routed)           0.000     1.964    i_esp8226/status_led_2_reg_i_2_n_1
    SLICE_X6Y50          FDRE                                         r  i_esp8226/status_led_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.863     1.990    i_esp8226/clk100_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  i_esp8226/status_led_2_reg/C
                         clock pessimism             -0.244     1.746    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.120     1.866    i_esp8226/status_led_2_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_esp8226/i_tx/sending_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_tx/sending_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.591     1.474    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X3Y35          FDRE                                         r  i_esp8226/i_tx/sending_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i_esp8226/i_tx/sending_reg[9]/Q
                         net (fo=1, routed)           0.054     1.669    i_esp8226/i_tx/sending_reg_n_0_[9]
    SLICE_X2Y35          LUT4 (Prop_lut4_I3_O)        0.045     1.714 r  i_esp8226/i_tx/sending[8]_i_1/O
                         net (fo=1, routed)           0.000     1.714    i_esp8226/i_tx/sending[8]_i_1_n_0
    SLICE_X2Y35          FDRE                                         r  i_esp8226/i_tx/sending_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.861     1.988    i_esp8226/i_tx/clk100_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  i_esp8226/i_tx/sending_reg[8]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y35          FDRE (Hold_fdre_C_D)         0.121     1.608    i_esp8226/i_tx/sending_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_esp8226/last_rx_chars_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/status_led_3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.365ns (72.564%)  route 0.138ns (27.437%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.594     1.477    i_esp8226/clk100_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  i_esp8226/last_rx_chars_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  i_esp8226/last_rx_chars_reg[69]/Q
                         net (fo=9, routed)           0.137     1.755    i_esp8226/last_rx_chars[69]
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.800 r  i_esp8226/status_led_3_i_17/O
                         net (fo=1, routed)           0.000     1.800    i_esp8226/status_led_3_i_17_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.915 r  i_esp8226/status_led_3_reg_i_7/CO[3]
                         net (fo=1, routed)           0.001     1.916    i_esp8226/status_led_3_reg_i_7_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.064     1.980 r  i_esp8226/status_led_3_reg_i_2/CO[2]
                         net (fo=2, routed)           0.000     1.980    i_esp8226/status_led_3_reg_i_2_n_1
    SLICE_X3Y50          FDRE                                         r  i_esp8226/status_led_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.864     1.992    i_esp8226/clk100_IBUF_BUFG
    SLICE_X3Y50          FDRE                                         r  i_esp8226/status_led_3_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     1.839    i_esp8226/status_led_3_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/receiving_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.563     1.446    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y37          FDRE                                         r  i_esp8226/i_rx/receiving_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y37          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  i_esp8226/i_rx/receiving_reg[7]/Q
                         net (fo=2, routed)           0.116     1.726    i_esp8226/i_rx/receiving[7]
    SLICE_X9Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.832     1.959    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  i_esp8226/i_rx/data_reg[7]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X9Y37          FDRE (Hold_fdre_C_D)         0.070     1.529    i_esp8226/i_rx/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.564     1.447    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  i_esp8226/i_rx/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  i_esp8226/i_rx/data_reg[3]/Q
                         net (fo=1, routed)           0.116     1.727    i_esp8226/i_rx_n_7
    SLICE_X8Y41          FDRE                                         r  i_esp8226/last_rx_chars_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.835     1.962    i_esp8226/clk100_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  i_esp8226/last_rx_chars_reg[3]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.063     1.527    i_esp8226/last_rx_chars_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/rx_in_last_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  i_esp8226/i_rx/rx_in_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.128     1.573 r  i_esp8226/i_rx/rx_in_last_reg/Q
                         net (fo=2, routed)           0.069     1.642    i_esp8226/i_rx/rx_in_last
    SLICE_X9Y35          LUT5 (Prop_lut5_I3_O)        0.099     1.741 r  i_esp8226/i_rx/busy_i_1/O
                         net (fo=1, routed)           0.000     1.741    i_esp8226/i_rx/busy_i_1_n_0
    SLICE_X9Y35          FDRE                                         r  i_esp8226/i_rx/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.958    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  i_esp8226/i_rx/busy_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.091     1.536    i_esp8226/i_rx/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/bit_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.212ns (64.749%)  route 0.115ns (35.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  i_esp8226/i_rx/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.725    i_esp8226/i_rx/bit_count_reg__0[0]
    SLICE_X9Y36          LUT3 (Prop_lut3_I2_O)        0.048     1.773 r  i_esp8226/i_rx/bit_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    i_esp8226/i_rx/plusOp[2]
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.958    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.107     1.565    i_esp8226/i_rx/bit_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/last_rx_chars_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.564     1.447    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y39          FDRE                                         r  i_esp8226/i_rx/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  i_esp8226/i_rx/data_reg[1]/Q
                         net (fo=1, routed)           0.116     1.727    i_esp8226/i_rx_n_9
    SLICE_X8Y41          FDRE                                         r  i_esp8226/last_rx_chars_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.835     1.962    i_esp8226/clk100_IBUF_BUFG
    SLICE_X8Y41          FDRE                                         r  i_esp8226/last_rx_chars_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y41          FDRE (Hold_fdre_C_D)         0.052     1.516    i_esp8226/last_rx_chars_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/bit_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.213ns (64.660%)  route 0.116ns (35.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  i_esp8226/i_rx/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.116     1.726    i_esp8226/i_rx/bit_count_reg__0[0]
    SLICE_X9Y36          LUT4 (Prop_lut4_I1_O)        0.049     1.775 r  i_esp8226/i_rx/bit_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.775    i_esp8226/i_rx/plusOp[3]
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.958    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[3]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.104     1.562    i_esp8226/i_rx/bit_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 i_esp8226/i_rx/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_esp8226/i_rx/bit_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.423%)  route 0.115ns (35.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.562     1.445    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  i_esp8226/i_rx/bit_count_reg[0]/Q
                         net (fo=6, routed)           0.115     1.725    i_esp8226/i_rx/bit_count_reg__0[0]
    SLICE_X9Y36          LUT2 (Prop_lut2_I0_O)        0.045     1.770 r  i_esp8226/i_rx/bit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    i_esp8226/i_rx/plusOp[1]
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=261, routed)         0.831     1.958    i_esp8226/i_rx/clk100_IBUF_BUFG
    SLICE_X9Y36          FDRE                                         r  i_esp8226/i_rx/bit_count_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X9Y36          FDRE (Hold_fdre_C_D)         0.091     1.549    i_esp8226/i_rx/bit_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    i_esp8226/current_char_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    i_esp8226/current_char_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    i_esp8226/current_char_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    i_esp8226/current_char_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    i_esp8226/current_char_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    i_esp8226/current_char_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    i_esp8226/current_char_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y33    i_esp8226/current_char_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y33    i_esp8226/current_char_reg_rep[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   i_esp8226/i_rx/baud_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   i_esp8226/i_rx/baud_count_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   i_esp8226/i_rx/baud_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y36   i_esp8226/i_rx/baud_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y36    i_esp8226/i_rx/bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    i_esp8226/i_rx/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    i_esp8226/i_rx/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    i_esp8226/i_rx/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    i_esp8226/i_rx/busy_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    i_esp8226/current_char_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    i_esp8226/current_char_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    i_esp8226/current_char_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    i_esp8226/current_char_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    i_esp8226/current_char_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    i_esp8226/current_char_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    i_esp8226/current_char_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y33    i_esp8226/current_char_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    i_esp8226/current_char_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y33    i_esp8226/current_char_reg[7]/C



