
TestSchema1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00005b78  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00085b78  00085b78  0000db78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a4  20070000  00085b80  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000082e4  200709a8  00086528  000109a4  2**3
                  ALLOC
  4 .stack        00002004  20078c8c  0008e80c  000109a4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000109a4  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000109cd  2**0
                  CONTENTS, READONLY
  7 .debug_info   000129b0  00000000  00000000  00010a28  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003741  00000000  00000000  000233d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000085a0  00000000  00000000  00026b19  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000e90  00000000  00000000  0002f0b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d88  00000000  00000000  0002ff49  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000a597  00000000  00000000  00030cd1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00015ca8  00000000  00000000  0003b268  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00068ebf  00000000  00000000  00050f10  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002b20  00000000  00000000  000b9dd0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007ac90 	.word	0x2007ac90
   80004:	00082699 	.word	0x00082699
   80008:	00082695 	.word	0x00082695
   8000c:	00082695 	.word	0x00082695
   80010:	00082695 	.word	0x00082695
   80014:	00082695 	.word	0x00082695
   80018:	00082695 	.word	0x00082695
	...
   8002c:	00080bd9 	.word	0x00080bd9
   80030:	00082695 	.word	0x00082695
   80034:	00000000 	.word	0x00000000
   80038:	00080c55 	.word	0x00080c55
   8003c:	00080c91 	.word	0x00080c91
   80040:	00082695 	.word	0x00082695
   80044:	00082695 	.word	0x00082695
   80048:	00082695 	.word	0x00082695
   8004c:	00082695 	.word	0x00082695
   80050:	00082695 	.word	0x00082695
   80054:	00082695 	.word	0x00082695
   80058:	00082695 	.word	0x00082695
   8005c:	00082695 	.word	0x00082695
   80060:	00082695 	.word	0x00082695
   80064:	00082695 	.word	0x00082695
   80068:	00000000 	.word	0x00000000
   8006c:	00082505 	.word	0x00082505
   80070:	00082519 	.word	0x00082519
   80074:	0008252d 	.word	0x0008252d
   80078:	00082541 	.word	0x00082541
	...
   80084:	00082695 	.word	0x00082695
   80088:	00082695 	.word	0x00082695
   8008c:	00082695 	.word	0x00082695
   80090:	00082695 	.word	0x00082695
   80094:	00082695 	.word	0x00082695
   80098:	00080339 	.word	0x00080339
   8009c:	00080349 	.word	0x00080349
   800a0:	00082695 	.word	0x00082695
   800a4:	00000000 	.word	0x00000000
   800a8:	00082695 	.word	0x00082695
   800ac:	00082695 	.word	0x00082695
   800b0:	00082695 	.word	0x00082695
   800b4:	00082695 	.word	0x00082695
   800b8:	00082695 	.word	0x00082695
   800bc:	00082695 	.word	0x00082695
   800c0:	00082695 	.word	0x00082695
   800c4:	00082695 	.word	0x00082695
   800c8:	00082695 	.word	0x00082695
   800cc:	00082695 	.word	0x00082695
   800d0:	00082695 	.word	0x00082695
   800d4:	00082695 	.word	0x00082695
   800d8:	00082695 	.word	0x00082695
   800dc:	00082695 	.word	0x00082695
   800e0:	00082695 	.word	0x00082695
   800e4:	00082695 	.word	0x00082695
   800e8:	00082695 	.word	0x00082695
   800ec:	00082695 	.word	0x00082695
   800f0:	00082695 	.word	0x00082695

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709a8 	.word	0x200709a8
   80110:	00000000 	.word	0x00000000
   80114:	00085b80 	.word	0x00085b80

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00085b80 	.word	0x00085b80
   8013c:	200709ac 	.word	0x200709ac
   80140:	00085b80 	.word	0x00085b80
   80144:	00000000 	.word	0x00000000

00080148 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
   80148:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8014c:	b082      	sub	sp, #8
   8014e:	4606      	mov	r6, r0
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
   80150:	2300      	movs	r3, #0
   80152:	9301      	str	r3, [sp, #4]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
   80154:	0103      	lsls	r3, r0, #4
   80156:	4a6e      	ldr	r2, [pc, #440]	; (80310 <local_twi_handler+0x1c8>)
   80158:	58d5      	ldr	r5, [r2, r3]

	twi_status = twi_get_interrupt_status(twi_port);
   8015a:	4628      	mov	r0, r5
   8015c:	4b6d      	ldr	r3, [pc, #436]	; (80314 <local_twi_handler+0x1cc>)
   8015e:	4798      	blx	r3
   80160:	4607      	mov	r7, r0
	twi_status &= twi_get_interrupt_mask(twi_port);
   80162:	4628      	mov	r0, r5
   80164:	4b6c      	ldr	r3, [pc, #432]	; (80318 <local_twi_handler+0x1d0>)
   80166:	4798      	blx	r3
   80168:	4007      	ands	r7, r0

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
   8016a:	f417 5f00 	tst.w	r7, #8192	; 0x2000
   8016e:	d049      	beq.n	80204 <local_twi_handler+0xbc>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
   80170:	4b67      	ldr	r3, [pc, #412]	; (80310 <local_twi_handler+0x1c8>)
   80172:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   80176:	6858      	ldr	r0, [r3, #4]
   80178:	f44f 7100 	mov.w	r1, #512	; 0x200
   8017c:	4b67      	ldr	r3, [pc, #412]	; (8031c <local_twi_handler+0x1d4>)
   8017e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
   80180:	4628      	mov	r0, r5
   80182:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   80186:	4b66      	ldr	r3, [pc, #408]	; (80320 <local_twi_handler+0x1d8>)
   80188:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
   8018a:	2400      	movs	r4, #0

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   8018c:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXRDY) {
   8018e:	f013 0f04 	tst.w	r3, #4
   80192:	d104      	bne.n	8019e <local_twi_handler+0x56>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   80194:	3401      	adds	r4, #1
   80196:	f1b4 3fff 	cmp.w	r4, #4294967295
   8019a:	d1f7      	bne.n	8018c <local_twi_handler+0x44>
   8019c:	e002      	b.n	801a4 <local_twi_handler+0x5c>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
   8019e:	f04f 0800 	mov.w	r8, #0
   801a2:	e001      	b.n	801a8 <local_twi_handler+0x60>
			if (status & TWI_SR_TXRDY) {
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
				transfer_timeout = true;
   801a4:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
   801a8:	2302      	movs	r3, #2
   801aa:	602b      	str	r3, [r5, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
   801ac:	4b5d      	ldr	r3, [pc, #372]	; (80324 <local_twi_handler+0x1dc>)
   801ae:	f853 2036 	ldr.w	r2, [r3, r6, lsl #3]
   801b2:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   801b6:	685b      	ldr	r3, [r3, #4]
   801b8:	4413      	add	r3, r2
   801ba:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   801be:	636b      	str	r3, [r5, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
   801c0:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_TXCOMP) {
   801c2:	f013 0f01 	tst.w	r3, #1
   801c6:	d105      	bne.n	801d4 <local_twi_handler+0x8c>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   801c8:	3401      	adds	r4, #1
   801ca:	f1b4 3fff 	cmp.w	r4, #4294967295
   801ce:	d1f7      	bne.n	801c0 <local_twi_handler+0x78>
				transfer_timeout = true;
   801d0:	f04f 0801 	mov.w	r8, #1
				break;
			}
		}
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   801d4:	4b54      	ldr	r3, [pc, #336]	; (80328 <local_twi_handler+0x1e0>)
   801d6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   801da:	6858      	ldr	r0, [r3, #4]
   801dc:	b128      	cbz	r0, 801ea <local_twi_handler+0xa2>
			xSemaphoreGiveFromISR(
   801de:	2100      	movs	r1, #0
   801e0:	aa01      	add	r2, sp, #4
   801e2:	460b      	mov	r3, r1
   801e4:	f8df c144 	ldr.w	ip, [pc, #324]	; 8032c <local_twi_handler+0x1e4>
   801e8:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   801ea:	f1b4 3fff 	cmp.w	r4, #4294967295
   801ee:	d00b      	beq.n	80208 <local_twi_handler+0xc0>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
   801f0:	4b4d      	ldr	r3, [pc, #308]	; (80328 <local_twi_handler+0x1e0>)
   801f2:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
   801f6:	b138      	cbz	r0, 80208 <local_twi_handler+0xc0>
				xSemaphoreGiveFromISR(
   801f8:	2100      	movs	r1, #0
   801fa:	aa01      	add	r2, sp, #4
   801fc:	460b      	mov	r3, r1
   801fe:	4c4b      	ldr	r4, [pc, #300]	; (8032c <local_twi_handler+0x1e4>)
   80200:	47a0      	blx	r4
   80202:	e001      	b.n	80208 <local_twi_handler+0xc0>
static void local_twi_handler(const portBASE_TYPE twi_index)
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
   80204:	f04f 0800 	mov.w	r8, #0
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
   80208:	f417 5f80 	tst.w	r7, #4096	; 0x1000
   8020c:	d052      	beq.n	802b4 <local_twi_handler+0x16c>
		uint32_t timeout_counter = 0;
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
   8020e:	4b40      	ldr	r3, [pc, #256]	; (80310 <local_twi_handler+0x1c8>)
   80210:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   80214:	6858      	ldr	r0, [r3, #4]
   80216:	2102      	movs	r1, #2
   80218:	4b40      	ldr	r3, [pc, #256]	; (8031c <local_twi_handler+0x1d4>)
   8021a:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
   8021c:	4628      	mov	r0, r5
   8021e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   80222:	4b3f      	ldr	r3, [pc, #252]	; (80320 <local_twi_handler+0x1d8>)
   80224:	4798      	blx	r3
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
		uint32_t timeout_counter = 0;
   80226:	2400      	movs	r4, #0

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   80228:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
   8022a:	f013 0f02 	tst.w	r3, #2
   8022e:	d103      	bne.n	80238 <local_twi_handler+0xf0>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   80230:	3401      	adds	r4, #1
   80232:	f1b4 3fff 	cmp.w	r4, #4294967295
   80236:	d1f7      	bne.n	80228 <local_twi_handler+0xe0>
				break;
			}
		}
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
   80238:	2302      	movs	r3, #2
   8023a:	602b      	str	r3, [r5, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
   8023c:	4b39      	ldr	r3, [pc, #228]	; (80324 <local_twi_handler+0x1dc>)
   8023e:	f853 1036 	ldr.w	r1, [r3, r6, lsl #3]
   80242:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   80246:	685a      	ldr	r2, [r3, #4]
   80248:	6b28      	ldr	r0, [r5, #48]	; 0x30
   8024a:	188b      	adds	r3, r1, r2
   8024c:	f803 0c02 	strb.w	r0, [r3, #-2]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
   80250:	6a2b      	ldr	r3, [r5, #32]
			if (status & TWI_SR_RXRDY) {
   80252:	f013 0f02 	tst.w	r3, #2
   80256:	d104      	bne.n	80262 <local_twi_handler+0x11a>
				break;
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   80258:	3401      	adds	r4, #1
   8025a:	f1b4 3fff 	cmp.w	r4, #4294967295
   8025e:	d1f7      	bne.n	80250 <local_twi_handler+0x108>
   80260:	e011      	b.n	80286 <local_twi_handler+0x13e>
				break;
			}
		}

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   80262:	f1b4 3fff 	cmp.w	r4, #4294967295
   80266:	d00e      	beq.n	80286 <local_twi_handler+0x13e>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
   80268:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   8026a:	440a      	add	r2, r1
   8026c:	f802 3c01 	strb.w	r3, [r2, #-1]
			timeout_counter = 0;
   80270:	2400      	movs	r4, #0
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
   80272:	6a2b      	ldr	r3, [r5, #32]
				if (status & TWI_SR_TXCOMP) {
   80274:	f013 0f01 	tst.w	r3, #1
   80278:	d105      	bne.n	80286 <local_twi_handler+0x13e>
					break;
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
   8027a:	3401      	adds	r4, #1
   8027c:	f1b4 3fff 	cmp.w	r4, #4294967295
   80280:	d1f7      	bne.n	80272 <local_twi_handler+0x12a>
					transfer_timeout = true;
   80282:	f04f 0801 	mov.w	r8, #1
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   80286:	4b28      	ldr	r3, [pc, #160]	; (80328 <local_twi_handler+0x1e0>)
   80288:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   8028c:	6858      	ldr	r0, [r3, #4]
   8028e:	b128      	cbz	r0, 8029c <local_twi_handler+0x154>
			xSemaphoreGiveFromISR(
   80290:	2100      	movs	r1, #0
   80292:	aa01      	add	r2, sp, #4
   80294:	460b      	mov	r3, r1
   80296:	f8df c094 	ldr.w	ip, [pc, #148]	; 8032c <local_twi_handler+0x1e4>
   8029a:	47e0      	blx	ip
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
   8029c:	f1b4 3fff 	cmp.w	r4, #4294967295
   802a0:	d008      	beq.n	802b4 <local_twi_handler+0x16c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
   802a2:	4b23      	ldr	r3, [pc, #140]	; (80330 <local_twi_handler+0x1e8>)
   802a4:	f853 0036 	ldr.w	r0, [r3, r6, lsl #3]
   802a8:	b120      	cbz	r0, 802b4 <local_twi_handler+0x16c>
				xSemaphoreGiveFromISR(
   802aa:	2100      	movs	r1, #0
   802ac:	aa01      	add	r2, sp, #4
   802ae:	460b      	mov	r3, r1
   802b0:	4c1e      	ldr	r4, [pc, #120]	; (8032c <local_twi_handler+0x1e4>)
   802b2:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
   802b4:	f417 7f50 	tst.w	r7, #832	; 0x340
   802b8:	d102      	bne.n	802c0 <local_twi_handler+0x178>
   802ba:	f1b8 0f00 	cmp.w	r8, #0
   802be:	d01f      	beq.n	80300 <local_twi_handler+0x1b8>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
   802c0:	4b13      	ldr	r3, [pc, #76]	; (80310 <local_twi_handler+0x1c8>)
   802c2:	eb03 1306 	add.w	r3, r3, r6, lsl #4
   802c6:	6858      	ldr	r0, [r3, #4]
   802c8:	f240 2102 	movw	r1, #514	; 0x202
   802cc:	4b13      	ldr	r3, [pc, #76]	; (8031c <local_twi_handler+0x1d4>)
   802ce:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
   802d0:	f417 7f80 	tst.w	r7, #256	; 0x100
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
   802d4:	bf04      	itt	eq
   802d6:	2302      	moveq	r3, #2
   802d8:	602b      	streq	r3, [r5, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
   802da:	4628      	mov	r0, r5
   802dc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
   802e0:	4c0f      	ldr	r4, [pc, #60]	; (80320 <local_twi_handler+0x1d8>)
   802e2:	47a0      	blx	r4
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
   802e4:	4628      	mov	r0, r5
   802e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   802ea:	47a0      	blx	r4

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
   802ec:	4b0e      	ldr	r3, [pc, #56]	; (80328 <local_twi_handler+0x1e0>)
   802ee:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
   802f2:	6870      	ldr	r0, [r6, #4]
   802f4:	b120      	cbz	r0, 80300 <local_twi_handler+0x1b8>
			xSemaphoreGiveFromISR(
   802f6:	2100      	movs	r1, #0
   802f8:	aa01      	add	r2, sp, #4
   802fa:	460b      	mov	r3, r1
   802fc:	4c0b      	ldr	r4, [pc, #44]	; (8032c <local_twi_handler+0x1e4>)
   802fe:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
   80300:	9b01      	ldr	r3, [sp, #4]
   80302:	b10b      	cbz	r3, 80308 <local_twi_handler+0x1c0>
   80304:	4b0b      	ldr	r3, [pc, #44]	; (80334 <local_twi_handler+0x1ec>)
   80306:	4798      	blx	r3
}
   80308:	b002      	add	sp, #8
   8030a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8030e:	bf00      	nop
   80310:	000859cc 	.word	0x000859cc
   80314:	000805a9 	.word	0x000805a9
   80318:	000805ad 	.word	0x000805ad
   8031c:	00080399 	.word	0x00080399
   80320:	000805a1 	.word	0x000805a1
   80324:	200709d4 	.word	0x200709d4
   80328:	200709e4 	.word	0x200709e4
   8032c:	0008116d 	.word	0x0008116d
   80330:	200709c4 	.word	0x200709c4
   80334:	00080bf9 	.word	0x00080bf9

00080338 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
   80338:	b508      	push	{r3, lr}
	local_twi_handler(0);
   8033a:	2000      	movs	r0, #0
   8033c:	4b01      	ldr	r3, [pc, #4]	; (80344 <TWI0_Handler+0xc>)
   8033e:	4798      	blx	r3
   80340:	bd08      	pop	{r3, pc}
   80342:	bf00      	nop
   80344:	00080149 	.word	0x00080149

00080348 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
   80348:	b508      	push	{r3, lr}
	local_twi_handler(1);
   8034a:	2001      	movs	r0, #1
   8034c:	4b01      	ldr	r3, [pc, #4]	; (80354 <TWI1_Handler+0xc>)
   8034e:	4798      	blx	r3
   80350:	bd08      	pop	{r3, pc}
   80352:	bf00      	nop
   80354:	00080149 	.word	0x00080149

00080358 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8035c:	460c      	mov	r4, r1
   8035e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
   80360:	b960      	cbnz	r0, 8037c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
   80362:	2a00      	cmp	r2, #0
   80364:	dd0e      	ble.n	80384 <_read+0x2c>
   80366:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80368:	4e09      	ldr	r6, [pc, #36]	; (80390 <_read+0x38>)
   8036a:	4d0a      	ldr	r5, [pc, #40]	; (80394 <_read+0x3c>)
   8036c:	6830      	ldr	r0, [r6, #0]
   8036e:	4621      	mov	r1, r4
   80370:	682b      	ldr	r3, [r5, #0]
   80372:	4798      	blx	r3
		ptr++;
   80374:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   80376:	42bc      	cmp	r4, r7
   80378:	d1f8      	bne.n	8036c <_read+0x14>
   8037a:	e006      	b.n	8038a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   8037c:	f04f 30ff 	mov.w	r0, #4294967295
   80380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
   80384:	2000      	movs	r0, #0
   80386:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   8038a:	4640      	mov	r0, r8
	}
	return nChars;
}
   8038c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80390:	20078c84 	.word	0x20078c84
   80394:	20078c7c 	.word	0x20078c7c

00080398 <pdc_disable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
   80398:	f421 71fe 	bic.w	r1, r1, #508	; 0x1fc
   8039c:	f021 0101 	bic.w	r1, r1, #1
   803a0:	0589      	lsls	r1, r1, #22
   803a2:	0d89      	lsrs	r1, r1, #22
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
   803a4:	6201      	str	r1, [r0, #32]
   803a6:	4770      	bx	lr

000803a8 <twi_set_speed>:
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
   803a8:	4b0f      	ldr	r3, [pc, #60]	; (803e8 <twi_set_speed+0x40>)
   803aa:	4299      	cmp	r1, r3
   803ac:	d819      	bhi.n	803e2 <twi_set_speed+0x3a>
		return FAIL;
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
   803ae:	0049      	lsls	r1, r1, #1
   803b0:	fbb2 f2f1 	udiv	r2, r2, r1
   803b4:	3a04      	subs	r2, #4

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   803b6:	2aff      	cmp	r2, #255	; 0xff
   803b8:	d907      	bls.n	803ca <twi_set_speed+0x22>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   803ba:	2300      	movs	r3, #0
	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
		/* Increase clock divider */
		ckdiv++;
   803bc:	3301      	adds	r3, #1
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
   803be:	0852      	lsrs	r2, r2, #1
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
   803c0:	2aff      	cmp	r2, #255	; 0xff
   803c2:	d903      	bls.n	803cc <twi_set_speed+0x24>
   803c4:	2b07      	cmp	r3, #7
   803c6:	d1f9      	bne.n	803bc <twi_set_speed+0x14>
   803c8:	e000      	b.n	803cc <twi_set_speed+0x24>
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
	uint32_t ckdiv = 0;
   803ca:	2300      	movs	r3, #0
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   803cc:	0211      	lsls	r1, r2, #8
   803ce:	b289      	uxth	r1, r1
			TWI_CWGR_CKDIV(ckdiv);
   803d0:	041b      	lsls	r3, r3, #16
   803d2:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
   803d6:	430b      	orrs	r3, r1
   803d8:	b2d2      	uxtb	r2, r2
   803da:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
   803dc:	6102      	str	r2, [r0, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
   803de:	2000      	movs	r0, #0
   803e0:	4770      	bx	lr
{
	uint32_t ckdiv = 0;
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
		return FAIL;
   803e2:	2001      	movs	r0, #1
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
}
   803e4:	4770      	bx	lr
   803e6:	bf00      	nop
   803e8:	00061a80 	.word	0x00061a80

000803ec <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
   803ec:	b538      	push	{r3, r4, r5, lr}
   803ee:	4604      	mov	r4, r0
   803f0:	460d      	mov	r5, r1
	uint32_t status = TWI_SUCCESS;

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
   803f2:	f04f 33ff 	mov.w	r3, #4294967295
   803f6:	6283      	str	r3, [r0, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
   803f8:	6a03      	ldr	r3, [r0, #32]
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
   803fa:	2380      	movs	r3, #128	; 0x80
   803fc:	6003      	str	r3, [r0, #0]
	p_twi->TWI_RHR;
   803fe:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
   80400:	2308      	movs	r3, #8
   80402:	6003      	str	r3, [r0, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
   80404:	2320      	movs	r3, #32
   80406:	6003      	str	r3, [r0, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
   80408:	2304      	movs	r3, #4
   8040a:	6003      	str	r3, [r0, #0]
	twi_reset(p_twi);

	twi_enable_master_mode(p_twi);

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
   8040c:	6849      	ldr	r1, [r1, #4]
   8040e:	682a      	ldr	r2, [r5, #0]
   80410:	4b05      	ldr	r3, [pc, #20]	; (80428 <twi_master_init+0x3c>)
   80412:	4798      	blx	r3
   80414:	2801      	cmp	r0, #1
   80416:	bf14      	ite	ne
   80418:	2000      	movne	r0, #0
   8041a:	2001      	moveq	r0, #1
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
	}

	if (p_opt->smbus == 1) {
   8041c:	7a6b      	ldrb	r3, [r5, #9]
   8041e:	2b01      	cmp	r3, #1
		p_twi->TWI_CR = TWI_CR_QUICK;
   80420:	bf04      	itt	eq
   80422:	2340      	moveq	r3, #64	; 0x40
   80424:	6023      	streq	r3, [r4, #0]
	}

	return status;
}
   80426:	bd38      	pop	{r3, r4, r5, pc}
   80428:	000803a9 	.word	0x000803a9

0008042c <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
   8042c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
   80430:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80432:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80434:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
   80436:	2b00      	cmp	r3, #0
   80438:	d049      	beq.n	804ce <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   8043a:	2200      	movs	r2, #0
   8043c:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   8043e:	6848      	ldr	r0, [r1, #4]
   80440:	0200      	lsls	r0, r0, #8
   80442:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
   80446:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
   8044a:	7c0d      	ldrb	r5, [r1, #16]
   8044c:	042d      	lsls	r5, r5, #16
   8044e:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
   80452:	4328      	orrs	r0, r5
   80454:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80456:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80458:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   8045a:	b15a      	cbz	r2, 80474 <twi_master_read+0x48>
		return 0;

	val = addr[0];
   8045c:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
   8045e:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
   80460:	bfc4      	itt	gt
   80462:	784d      	ldrbgt	r5, [r1, #1]
   80464:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
   80468:	2a02      	cmp	r2, #2
   8046a:	dd04      	ble.n	80476 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
   8046c:	788a      	ldrb	r2, [r1, #2]
   8046e:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
   80472:	e000      	b.n	80476 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80474:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80476:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
   80478:	2b01      	cmp	r3, #1
   8047a:	d104      	bne.n	80486 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
   8047c:	2203      	movs	r2, #3
   8047e:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
   80480:	f04f 0c01 	mov.w	ip, #1
   80484:	e02b      	b.n	804de <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
   80486:	2201      	movs	r2, #1
   80488:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
   8048a:	f04f 0c00 	mov.w	ip, #0
   8048e:	e026      	b.n	804de <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80490:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   80492:	f411 7f80 	tst.w	r1, #256	; 0x100
   80496:	d11c      	bne.n	804d2 <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   80498:	1e55      	subs	r5, r2, #1
   8049a:	b1e2      	cbz	r2, 804d6 <twi_master_read+0xaa>
   8049c:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
   8049e:	2b01      	cmp	r3, #1
   804a0:	d105      	bne.n	804ae <twi_master_read+0x82>
   804a2:	f1bc 0f00 	cmp.w	ip, #0
   804a6:	d102      	bne.n	804ae <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
   804a8:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
   804ac:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
   804ae:	f011 0f02 	tst.w	r1, #2
   804b2:	d004      	beq.n	804be <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   804b4:	6b22      	ldr	r2, [r4, #48]	; 0x30
   804b6:	7032      	strb	r2, [r6, #0]

		cnt--;
   804b8:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
   804ba:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
   804bc:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
   804be:	2b00      	cmp	r3, #0
   804c0:	d1e6      	bne.n	80490 <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   804c2:	6a23      	ldr	r3, [r4, #32]
   804c4:	f013 0f01 	tst.w	r3, #1
   804c8:	d0fb      	beq.n	804c2 <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
   804ca:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
   804cc:	e014      	b.n	804f8 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   804ce:	2001      	movs	r0, #1
   804d0:	e012      	b.n	804f8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   804d2:	2005      	movs	r0, #5
   804d4:	e010      	b.n	804f8 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
   804d6:	2009      	movs	r0, #9
   804d8:	e00e      	b.n	804f8 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   804da:	2005      	movs	r0, #5
   804dc:	e00c      	b.n	804f8 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
   804de:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
   804e0:	f411 7080 	ands.w	r0, r1, #256	; 0x100
   804e4:	d1f9      	bne.n	804da <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
   804e6:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
   804ea:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
   804ee:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
   804f2:	f643 2798 	movw	r7, #15000	; 0x3a98
   804f6:	e7d2      	b.n	8049e <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
   804f8:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
   804fc:	4770      	bx	lr
   804fe:	bf00      	nop

00080500 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
   80500:	b470      	push	{r4, r5, r6}
   80502:	4603      	mov	r3, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
   80504:	68ca      	ldr	r2, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
   80506:	6888      	ldr	r0, [r1, #8]

	/* Check argument */
	if (cnt == 0) {
   80508:	2a00      	cmp	r2, #0
   8050a:	d03f      	beq.n	8058c <twi_master_write+0x8c>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
   8050c:	2400      	movs	r4, #0
   8050e:	605c      	str	r4, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80510:	7c0e      	ldrb	r6, [r1, #16]
   80512:	0436      	lsls	r6, r6, #16
   80514:	f406 06fe 	and.w	r6, r6, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
   80518:	684d      	ldr	r5, [r1, #4]
   8051a:	022d      	lsls	r5, r5, #8
   8051c:	f405 7540 	and.w	r5, r5, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
   80520:	4335      	orrs	r5, r6
   80522:	605d      	str	r5, [r3, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
   80524:	60dc      	str	r4, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80526:	684c      	ldr	r4, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
   80528:	b15c      	cbz	r4, 80542 <twi_master_write+0x42>
		return 0;

	val = addr[0];
   8052a:	780d      	ldrb	r5, [r1, #0]
	if (len > 1) {
   8052c:	2c01      	cmp	r4, #1
		val <<= 8;
		val |= addr[1];
   8052e:	bfc4      	itt	gt
   80530:	784e      	ldrbgt	r6, [r1, #1]
   80532:	ea46 2505 	orrgt.w	r5, r6, r5, lsl #8
	}
	if (len > 2) {
   80536:	2c02      	cmp	r4, #2
   80538:	dd04      	ble.n	80544 <twi_master_write+0x44>
		val <<= 8;
		val |= addr[2];
   8053a:	7889      	ldrb	r1, [r1, #2]
   8053c:	ea41 2505 	orr.w	r5, r1, r5, lsl #8
   80540:	e000      	b.n	80544 <twi_master_write+0x44>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
   80542:	2500      	movs	r5, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
   80544:	60dd      	str	r5, [r3, #12]
   80546:	e00b      	b.n	80560 <twi_master_write+0x60>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
   80548:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   8054a:	f411 7f80 	tst.w	r1, #256	; 0x100
   8054e:	d11f      	bne.n	80590 <twi_master_write+0x90>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80550:	f011 0f04 	tst.w	r1, #4
   80554:	d0f8      	beq.n	80548 <twi_master_write+0x48>
			continue;
		}
		p_twi->TWI_THR = *buffer++;
   80556:	f810 1b01 	ldrb.w	r1, [r0], #1
   8055a:	6359      	str	r1, [r3, #52]	; 0x34
	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);

	/* Send all bytes */
	while (cnt > 0) {
   8055c:	3a01      	subs	r2, #1
   8055e:	d007      	beq.n	80570 <twi_master_write+0x70>
		status = p_twi->TWI_SR;
   80560:	6a19      	ldr	r1, [r3, #32]
		if (status & TWI_SR_NACK) {
   80562:	f411 7f80 	tst.w	r1, #256	; 0x100
   80566:	d115      	bne.n	80594 <twi_master_write+0x94>
			return TWI_RECEIVE_NACK;
		}

		if (!(status & TWI_SR_TXRDY)) {
   80568:	f011 0f04 	tst.w	r1, #4
   8056c:	d1f3      	bne.n	80556 <twi_master_write+0x56>
   8056e:	e7eb      	b.n	80548 <twi_master_write+0x48>

		cnt--;
	}

	while (1) {
		status = p_twi->TWI_SR;
   80570:	6a1a      	ldr	r2, [r3, #32]
		if (status & TWI_SR_NACK) {
   80572:	f412 7080 	ands.w	r0, r2, #256	; 0x100
   80576:	d10f      	bne.n	80598 <twi_master_write+0x98>
			return TWI_RECEIVE_NACK;
		}

		if (status & TWI_SR_TXRDY) {
   80578:	f012 0f04 	tst.w	r2, #4
   8057c:	d0f8      	beq.n	80570 <twi_master_write+0x70>
			break;
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
   8057e:	2202      	movs	r2, #2
   80580:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
   80582:	6a1a      	ldr	r2, [r3, #32]
   80584:	f012 0f01 	tst.w	r2, #1
   80588:	d0fb      	beq.n	80582 <twi_master_write+0x82>
   8058a:	e006      	b.n	8059a <twi_master_write+0x9a>
	uint32_t cnt = p_packet->length;
	uint8_t *buffer = p_packet->buffer;

	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
   8058c:	2001      	movs	r0, #1
   8058e:	e004      	b.n	8059a <twi_master_write+0x9a>

	/* Send all bytes */
	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80590:	2005      	movs	r0, #5
   80592:	e002      	b.n	8059a <twi_master_write+0x9a>
   80594:	2005      	movs	r0, #5
   80596:	e000      	b.n	8059a <twi_master_write+0x9a>
	}

	while (1) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
   80598:	2005      	movs	r0, #5

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
	}

	return TWI_SUCCESS;
}
   8059a:	bc70      	pop	{r4, r5, r6}
   8059c:	4770      	bx	lr
   8059e:	bf00      	nop

000805a0 <twi_disable_interrupt>:
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
   805a0:	6281      	str	r1, [r0, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
   805a2:	6a03      	ldr	r3, [r0, #32]
   805a4:	4770      	bx	lr
   805a6:	bf00      	nop

000805a8 <twi_get_interrupt_status>:
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
	return p_twi->TWI_SR;
   805a8:	6a00      	ldr	r0, [r0, #32]
}
   805aa:	4770      	bx	lr

000805ac <twi_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
	return p_twi->TWI_IMR;
   805ac:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
}
   805ae:	4770      	bx	lr

000805b0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805b0:	b5f0      	push	{r4, r5, r6, r7, lr}
   805b2:	b083      	sub	sp, #12
   805b4:	4604      	mov	r4, r0
   805b6:	460d      	mov	r5, r1
	uint32_t val = 0;
   805b8:	2300      	movs	r3, #0
   805ba:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805bc:	4b1f      	ldr	r3, [pc, #124]	; (8063c <usart_serial_getchar+0x8c>)
   805be:	4298      	cmp	r0, r3
   805c0:	d107      	bne.n	805d2 <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   805c2:	461f      	mov	r7, r3
   805c4:	4e1e      	ldr	r6, [pc, #120]	; (80640 <usart_serial_getchar+0x90>)
   805c6:	4638      	mov	r0, r7
   805c8:	4629      	mov	r1, r5
   805ca:	47b0      	blx	r6
   805cc:	2800      	cmp	r0, #0
   805ce:	d1fa      	bne.n	805c6 <usart_serial_getchar+0x16>
   805d0:	e019      	b.n	80606 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805d2:	4b1c      	ldr	r3, [pc, #112]	; (80644 <usart_serial_getchar+0x94>)
   805d4:	4298      	cmp	r0, r3
   805d6:	d109      	bne.n	805ec <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   805d8:	461f      	mov	r7, r3
   805da:	4e1b      	ldr	r6, [pc, #108]	; (80648 <usart_serial_getchar+0x98>)
   805dc:	4638      	mov	r0, r7
   805de:	a901      	add	r1, sp, #4
   805e0:	47b0      	blx	r6
   805e2:	2800      	cmp	r0, #0
   805e4:	d1fa      	bne.n	805dc <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   805e6:	9b01      	ldr	r3, [sp, #4]
   805e8:	702b      	strb	r3, [r5, #0]
   805ea:	e019      	b.n	80620 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805ec:	4b17      	ldr	r3, [pc, #92]	; (8064c <usart_serial_getchar+0x9c>)
   805ee:	4298      	cmp	r0, r3
   805f0:	d109      	bne.n	80606 <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   805f2:	461e      	mov	r6, r3
   805f4:	4c14      	ldr	r4, [pc, #80]	; (80648 <usart_serial_getchar+0x98>)
   805f6:	4630      	mov	r0, r6
   805f8:	a901      	add	r1, sp, #4
   805fa:	47a0      	blx	r4
   805fc:	2800      	cmp	r0, #0
   805fe:	d1fa      	bne.n	805f6 <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   80600:	9b01      	ldr	r3, [sp, #4]
   80602:	702b      	strb	r3, [r5, #0]
   80604:	e018      	b.n	80638 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80606:	4b12      	ldr	r3, [pc, #72]	; (80650 <usart_serial_getchar+0xa0>)
   80608:	429c      	cmp	r4, r3
   8060a:	d109      	bne.n	80620 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   8060c:	461e      	mov	r6, r3
   8060e:	4c0e      	ldr	r4, [pc, #56]	; (80648 <usart_serial_getchar+0x98>)
   80610:	4630      	mov	r0, r6
   80612:	a901      	add	r1, sp, #4
   80614:	47a0      	blx	r4
   80616:	2800      	cmp	r0, #0
   80618:	d1fa      	bne.n	80610 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   8061a:	9b01      	ldr	r3, [sp, #4]
   8061c:	702b      	strb	r3, [r5, #0]
   8061e:	e00b      	b.n	80638 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80620:	4b0c      	ldr	r3, [pc, #48]	; (80654 <usart_serial_getchar+0xa4>)
   80622:	429c      	cmp	r4, r3
   80624:	d108      	bne.n	80638 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   80626:	461e      	mov	r6, r3
   80628:	4c07      	ldr	r4, [pc, #28]	; (80648 <usart_serial_getchar+0x98>)
   8062a:	4630      	mov	r0, r6
   8062c:	a901      	add	r1, sp, #4
   8062e:	47a0      	blx	r4
   80630:	2800      	cmp	r0, #0
   80632:	d1fa      	bne.n	8062a <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   80634:	9b01      	ldr	r3, [sp, #4]
   80636:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80638:	b003      	add	sp, #12
   8063a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8063c:	400e0800 	.word	0x400e0800
   80640:	00080aa5 	.word	0x00080aa5
   80644:	40098000 	.word	0x40098000
   80648:	000809f1 	.word	0x000809f1
   8064c:	4009c000 	.word	0x4009c000
   80650:	400a0000 	.word	0x400a0000
   80654:	400a4000 	.word	0x400a4000

00080658 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80658:	b570      	push	{r4, r5, r6, lr}
   8065a:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   8065c:	4b21      	ldr	r3, [pc, #132]	; (806e4 <usart_serial_putchar+0x8c>)
   8065e:	4298      	cmp	r0, r3
   80660:	d107      	bne.n	80672 <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
   80662:	461e      	mov	r6, r3
   80664:	4d20      	ldr	r5, [pc, #128]	; (806e8 <usart_serial_putchar+0x90>)
   80666:	4630      	mov	r0, r6
   80668:	4621      	mov	r1, r4
   8066a:	47a8      	blx	r5
   8066c:	2800      	cmp	r0, #0
   8066e:	d1fa      	bne.n	80666 <usart_serial_putchar+0xe>
   80670:	e02b      	b.n	806ca <usart_serial_putchar+0x72>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80672:	4b1e      	ldr	r3, [pc, #120]	; (806ec <usart_serial_putchar+0x94>)
   80674:	4298      	cmp	r0, r3
   80676:	d107      	bne.n	80688 <usart_serial_putchar+0x30>
		while (usart_write(p_usart, c)!=0);
   80678:	461e      	mov	r6, r3
   8067a:	4d1d      	ldr	r5, [pc, #116]	; (806f0 <usart_serial_putchar+0x98>)
   8067c:	4630      	mov	r0, r6
   8067e:	4621      	mov	r1, r4
   80680:	47a8      	blx	r5
   80682:	2800      	cmp	r0, #0
   80684:	d1fa      	bne.n	8067c <usart_serial_putchar+0x24>
   80686:	e022      	b.n	806ce <usart_serial_putchar+0x76>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80688:	4b1a      	ldr	r3, [pc, #104]	; (806f4 <usart_serial_putchar+0x9c>)
   8068a:	4298      	cmp	r0, r3
   8068c:	d107      	bne.n	8069e <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
   8068e:	461e      	mov	r6, r3
   80690:	4d17      	ldr	r5, [pc, #92]	; (806f0 <usart_serial_putchar+0x98>)
   80692:	4630      	mov	r0, r6
   80694:	4621      	mov	r1, r4
   80696:	47a8      	blx	r5
   80698:	2800      	cmp	r0, #0
   8069a:	d1fa      	bne.n	80692 <usart_serial_putchar+0x3a>
   8069c:	e019      	b.n	806d2 <usart_serial_putchar+0x7a>
		return 1;
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8069e:	4b16      	ldr	r3, [pc, #88]	; (806f8 <usart_serial_putchar+0xa0>)
   806a0:	4298      	cmp	r0, r3
   806a2:	d107      	bne.n	806b4 <usart_serial_putchar+0x5c>
		while (usart_write(p_usart, c)!=0);
   806a4:	461e      	mov	r6, r3
   806a6:	4d12      	ldr	r5, [pc, #72]	; (806f0 <usart_serial_putchar+0x98>)
   806a8:	4630      	mov	r0, r6
   806aa:	4621      	mov	r1, r4
   806ac:	47a8      	blx	r5
   806ae:	2800      	cmp	r0, #0
   806b0:	d1fa      	bne.n	806a8 <usart_serial_putchar+0x50>
   806b2:	e010      	b.n	806d6 <usart_serial_putchar+0x7e>
		return 1;
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   806b4:	4b11      	ldr	r3, [pc, #68]	; (806fc <usart_serial_putchar+0xa4>)
   806b6:	4298      	cmp	r0, r3
   806b8:	d10f      	bne.n	806da <usart_serial_putchar+0x82>
		while (usart_write(p_usart, c)!=0);
   806ba:	461e      	mov	r6, r3
   806bc:	4d0c      	ldr	r5, [pc, #48]	; (806f0 <usart_serial_putchar+0x98>)
   806be:	4630      	mov	r0, r6
   806c0:	4621      	mov	r1, r4
   806c2:	47a8      	blx	r5
   806c4:	2800      	cmp	r0, #0
   806c6:	d1fa      	bne.n	806be <usart_serial_putchar+0x66>
   806c8:	e009      	b.n	806de <usart_serial_putchar+0x86>
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
#ifdef UART
	if (UART == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
   806ca:	2001      	movs	r0, #1
   806cc:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806ce:	2001      	movs	r0, #1
   806d0:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806d2:	2001      	movs	r0, #1
   806d4:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806d6:	2001      	movs	r0, #1
   806d8:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   806da:	2000      	movs	r0, #0
   806dc:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
   806de:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
   806e0:	bd70      	pop	{r4, r5, r6, pc}
   806e2:	bf00      	nop
   806e4:	400e0800 	.word	0x400e0800
   806e8:	00080a95 	.word	0x00080a95
   806ec:	40098000 	.word	0x40098000
   806f0:	000809dd 	.word	0x000809dd
   806f4:	4009c000 	.word	0x4009c000
   806f8:	400a0000 	.word	0x400a0000
   806fc:	400a4000 	.word	0x400a4000

00080700 <configureConsole>:
#include "conf_board.h"
#include "consoleFunctions.h"

int configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
{
   80700:	b530      	push	{r4, r5, lr}
   80702:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   80704:	2008      	movs	r0, #8
   80706:	4d13      	ldr	r5, [pc, #76]	; (80754 <configureConsole+0x54>)
   80708:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   8070a:	4c13      	ldr	r4, [pc, #76]	; (80758 <configureConsole+0x58>)
   8070c:	4b13      	ldr	r3, [pc, #76]	; (8075c <configureConsole+0x5c>)
   8070e:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   80710:	4a13      	ldr	r2, [pc, #76]	; (80760 <configureConsole+0x60>)
   80712:	4b14      	ldr	r3, [pc, #80]	; (80764 <configureConsole+0x64>)
   80714:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80716:	4a14      	ldr	r2, [pc, #80]	; (80768 <configureConsole+0x68>)
   80718:	4b14      	ldr	r3, [pc, #80]	; (8076c <configureConsole+0x6c>)
   8071a:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8071c:	4b14      	ldr	r3, [pc, #80]	; (80770 <configureConsole+0x70>)
   8071e:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   80720:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80724:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80726:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8072a:	9303      	str	r3, [sp, #12]
   8072c:	2008      	movs	r0, #8
   8072e:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   80730:	4620      	mov	r0, r4
   80732:	a901      	add	r1, sp, #4
   80734:	4b0f      	ldr	r3, [pc, #60]	; (80774 <configureConsole+0x74>)
   80736:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80738:	4d0f      	ldr	r5, [pc, #60]	; (80778 <configureConsole+0x78>)
   8073a:	682b      	ldr	r3, [r5, #0]
   8073c:	6898      	ldr	r0, [r3, #8]
   8073e:	2100      	movs	r1, #0
   80740:	4c0e      	ldr	r4, [pc, #56]	; (8077c <configureConsole+0x7c>)
   80742:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80744:	682b      	ldr	r3, [r5, #0]
   80746:	6858      	ldr	r0, [r3, #4]
   80748:	2100      	movs	r1, #0
   8074a:	47a0      	blx	r4
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	/* printf("Console ready\n"); */
	return 0;
   8074c:	2000      	movs	r0, #0
   8074e:	b005      	add	sp, #20
   80750:	bd30      	pop	{r4, r5, pc}
   80752:	bf00      	nop
   80754:	0008263d 	.word	0x0008263d
   80758:	400e0800 	.word	0x400e0800
   8075c:	20078c84 	.word	0x20078c84
   80760:	00080659 	.word	0x00080659
   80764:	20078c80 	.word	0x20078c80
   80768:	000805b1 	.word	0x000805b1
   8076c:	20078c7c 	.word	0x20078c7c
   80770:	0501bd00 	.word	0x0501bd00
   80774:	00080a5d 	.word	0x00080a5d
   80778:	20070568 	.word	0x20070568
   8077c:	00082bcd 	.word	0x00082bcd

00080780 <vMoveInterruptHandler>:

/*
 * Interrupt handler ( Mastering the Freal Time Kernel p. 200)
 */
void vMoveInterruptHandler(void)
{
   80780:	b510      	push	{r4, lr}
   80782:	b082      	sub	sp, #8
	short xHigherPriorityTaskWoken = pdFALSE;
   80784:	2300      	movs	r3, #0
   80786:	aa02      	add	r2, sp, #8
   80788:	f822 3d02 	strh.w	r3, [r2, #-2]!
	xSemaphoreGiveFromISR(xBinarySemaphore, &xHigherPriorityTaskWoken);
   8078c:	4904      	ldr	r1, [pc, #16]	; (807a0 <vMoveInterruptHandler+0x20>)
   8078e:	6808      	ldr	r0, [r1, #0]
   80790:	4619      	mov	r1, r3
   80792:	4c04      	ldr	r4, [pc, #16]	; (807a4 <vMoveInterruptHandler+0x24>)
   80794:	47a0      	blx	r4
	portYIELD();
   80796:	4b04      	ldr	r3, [pc, #16]	; (807a8 <vMoveInterruptHandler+0x28>)
   80798:	4798      	blx	r3
}
   8079a:	b002      	add	sp, #8
   8079c:	bd10      	pop	{r4, pc}
   8079e:	bf00      	nop
   807a0:	200709f4 	.word	0x200709f4
   807a4:	0008116d 	.word	0x0008116d
   807a8:	00080bf9 	.word	0x00080bf9

000807ac <task_StepCounter>:


xSemaphoreHandle xBinarySemaphore=0;

void task_StepCounter(void *pvParameters)
{
   807ac:	b570      	push	{r4, r5, r6, lr}
	
	vSemaphoreCreateBinary(xBinarySemaphore);
   807ae:	2001      	movs	r0, #1
   807b0:	2100      	movs	r1, #0
   807b2:	2203      	movs	r2, #3
   807b4:	4b0d      	ldr	r3, [pc, #52]	; (807ec <task_StepCounter+0x40>)
   807b6:	4798      	blx	r3
   807b8:	4b0d      	ldr	r3, [pc, #52]	; (807f0 <task_StepCounter+0x44>)
   807ba:	6018      	str	r0, [r3, #0]
   807bc:	b120      	cbz	r0, 807c8 <task_StepCounter+0x1c>
   807be:	2100      	movs	r1, #0
   807c0:	460a      	mov	r2, r1
   807c2:	460b      	mov	r3, r1
   807c4:	4c0b      	ldr	r4, [pc, #44]	; (807f4 <task_StepCounter+0x48>)
   807c6:	47a0      	blx	r4

	while (1)
	{	
		xSemaphoreTake(xBinarySemaphore, portMAX_DELAY);
   807c8:	4d09      	ldr	r5, [pc, #36]	; (807f0 <task_StepCounter+0x44>)
   807ca:	4c0b      	ldr	r4, [pc, #44]	; (807f8 <task_StepCounter+0x4c>)
			
		
		//Write code here
		
		vTaskDelay((200/portTICK_RATE_MS));
   807cc:	4e0b      	ldr	r6, [pc, #44]	; (807fc <task_StepCounter+0x50>)
	
	vSemaphoreCreateBinary(xBinarySemaphore);

	while (1)
	{	
		xSemaphoreTake(xBinarySemaphore, portMAX_DELAY);
   807ce:	6828      	ldr	r0, [r5, #0]
   807d0:	2100      	movs	r1, #0
   807d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   807d6:	460b      	mov	r3, r1
   807d8:	47a0      	blx	r4
			
		
		//Write code here
		
		vTaskDelay((200/portTICK_RATE_MS));
   807da:	20c8      	movs	r0, #200	; 0xc8
   807dc:	47b0      	blx	r6
		xSemaphoreTake(xBinarySemaphore, 0);
   807de:	6828      	ldr	r0, [r5, #0]
   807e0:	2100      	movs	r1, #0
   807e2:	460a      	mov	r2, r1
   807e4:	460b      	mov	r3, r1
   807e6:	47a0      	blx	r4
   807e8:	e7f1      	b.n	807ce <task_StepCounter+0x22>
   807ea:	bf00      	nop
   807ec:	00080ff1 	.word	0x00080ff1
   807f0:	200709f4 	.word	0x200709f4
   807f4:	00081049 	.word	0x00081049
   807f8:	000811fd 	.word	0x000811fd
   807fc:	00081979 	.word	0x00081979

00080800 <attach_interupt>:

/*
 * Runs one time when program starts.
 */
void attach_interupt()
{
   80800:	b530      	push	{r4, r5, lr}
   80802:	b083      	sub	sp, #12
	pio_set_input(PIOA, PIO_PA6, PIO_PULLUP);
   80804:	4c0b      	ldr	r4, [pc, #44]	; (80834 <attach_interupt+0x34>)
   80806:	4620      	mov	r0, r4
   80808:	2140      	movs	r1, #64	; 0x40
   8080a:	2201      	movs	r2, #1
   8080c:	4b0a      	ldr	r3, [pc, #40]	; (80838 <attach_interupt+0x38>)
   8080e:	4798      	blx	r3
	pio_handler_set(PIOA, ID_PIOA, PIO_PA6, PIO_IT_RISE_EDGE, vMoveInterruptHandler); // Only on rising edge
   80810:	4b0a      	ldr	r3, [pc, #40]	; (8083c <attach_interupt+0x3c>)
   80812:	9300      	str	r3, [sp, #0]
   80814:	4620      	mov	r0, r4
   80816:	210b      	movs	r1, #11
   80818:	2240      	movs	r2, #64	; 0x40
   8081a:	2370      	movs	r3, #112	; 0x70
   8081c:	4d08      	ldr	r5, [pc, #32]	; (80840 <attach_interupt+0x40>)
   8081e:	47a8      	blx	r5
	pio_enable_interrupt(PIOA, PIO_PA6);											//Enable interrupts. Pin A04
   80820:	4620      	mov	r0, r4
   80822:	2140      	movs	r1, #64	; 0x40
   80824:	4b07      	ldr	r3, [pc, #28]	; (80844 <attach_interupt+0x44>)
   80826:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80828:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8082c:	4b06      	ldr	r3, [pc, #24]	; (80848 <attach_interupt+0x48>)
   8082e:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOA_IRQn);
}
   80830:	b003      	add	sp, #12
   80832:	bd30      	pop	{r4, r5, pc}
   80834:	400e0e00 	.word	0x400e0e00
   80838:	00082261 	.word	0x00082261
   8083c:	00080781 	.word	0x00080781
   80840:	000824c9 	.word	0x000824c9
   80844:	000822ed 	.word	0x000822ed
   80848:	e000e100 	.word	0xe000e100

0008084c <configure_twi>:
		request_data();
		}	
}

void configure_twi()
{
   8084c:	b510      	push	{r4, lr}
   8084e:	b084      	sub	sp, #16
	/* Initializes TWI master options */
	twi_master_options_t opt;
	opt.speed = TWI_SPEED;
   80850:	4b11      	ldr	r3, [pc, #68]	; (80898 <configure_twi+0x4c>)
   80852:	9302      	str	r3, [sp, #8]
typedef twi_packet_t twi_package_t;

static inline uint32_t twi_master_setup(twi_master_t p_twi,
		twi_master_options_t *p_opt)
{
	p_opt->master_clk = sysclk_get_cpu_hz();
   80854:	4b11      	ldr	r3, [pc, #68]	; (8089c <configure_twi+0x50>)
   80856:	9301      	str	r3, [sp, #4]
	p_opt->smbus      = 0;
   80858:	2400      	movs	r4, #0
   8085a:	f88d 400d 	strb.w	r4, [sp, #13]
   8085e:	2016      	movs	r0, #22
   80860:	4b0f      	ldr	r3, [pc, #60]	; (808a0 <configure_twi+0x54>)
   80862:	4798      	blx	r3
	} else {
		// Do Nothing
	}
#endif

	return (twi_master_init(p_twi, p_opt));
   80864:	480f      	ldr	r0, [pc, #60]	; (808a4 <configure_twi+0x58>)
   80866:	a901      	add	r1, sp, #4
   80868:	4b0f      	ldr	r3, [pc, #60]	; (808a8 <configure_twi+0x5c>)
   8086a:	4798      	blx	r3

	/* Initializes the TWI master driver */
	twi_master_setup(TWI0, &opt);

	/* Configures packet to be transmitted */
	tx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   8086c:	4b0f      	ldr	r3, [pc, #60]	; (808ac <configure_twi+0x60>)
   8086e:	701c      	strb	r4, [r3, #0]
	tx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   80870:	705c      	strb	r4, [r3, #1]
	tx_packet.addr_length = 0;						// TWI slave memory address data size
   80872:	605c      	str	r4, [r3, #4]
	tx_packet.chip = UNO_BUS_ADDR;					// TWI slave bus address
   80874:	2250      	movs	r2, #80	; 0x50
   80876:	741a      	strb	r2, [r3, #16]
	tx_packet.buffer = (void*) tx_buffer;			// transfer data source buffer
   80878:	490d      	ldr	r1, [pc, #52]	; (808b0 <configure_twi+0x64>)
   8087a:	6099      	str	r1, [r3, #8]
	tx_packet.length = TX_DATA_LENGTH;					// transfer data size (bytes)
   8087c:	2101      	movs	r1, #1
   8087e:	60d9      	str	r1, [r3, #12]

	/* Configures packet to be received */
	rx_packet.addr[0] = 0;							// TWI slave memory address data MSB
   80880:	4b0c      	ldr	r3, [pc, #48]	; (808b4 <configure_twi+0x68>)
   80882:	701c      	strb	r4, [r3, #0]
	rx_packet.addr[1] = 0;							// TWI slave memory address data LSB
   80884:	705c      	strb	r4, [r3, #1]
	rx_packet.addr_length = 0;						// TWI slave memory address data size
   80886:	605c      	str	r4, [r3, #4]
	rx_packet.chip = UNO_BUS_ADDR;					// TWI slave bus address
   80888:	741a      	strb	r2, [r3, #16]
	rx_packet.buffer = (void*) rx_buffer;		// transfer data destination buffer
   8088a:	4a0b      	ldr	r2, [pc, #44]	; (808b8 <configure_twi+0x6c>)
   8088c:	609a      	str	r2, [r3, #8]
	rx_packet.length = RX_DATA_LENGTH;					// transfer data size (bytes)
   8088e:	2203      	movs	r2, #3
   80890:	60da      	str	r2, [r3, #12]
}
   80892:	b004      	add	sp, #16
   80894:	bd10      	pop	{r4, pc}
   80896:	bf00      	nop
   80898:	000186a0 	.word	0x000186a0
   8089c:	0501bd00 	.word	0x0501bd00
   808a0:	0008263d 	.word	0x0008263d
   808a4:	4008c000 	.word	0x4008c000
   808a8:	000803ed 	.word	0x000803ed
   808ac:	200709fc 	.word	0x200709fc
   808b0:	2007012c 	.word	0x2007012c
   808b4:	20070a10 	.word	0x20070a10
   808b8:	200709f8 	.word	0x200709f8

000808bc <send_data>:
	return true;
}


void send_data(uint8_t request_byte)
{
   808bc:	b570      	push	{r4, r5, r6, lr}
	tx_buffer[0] = request_byte;
   808be:	4b05      	ldr	r3, [pc, #20]	; (808d4 <send_data+0x18>)
   808c0:	7018      	strb	r0, [r3, #0]

	// Performs a multi-byte write access then check the result.
	while (twi_master_write(TWI0, &tx_packet) != TWI_SUCCESS);
   808c2:	4e05      	ldr	r6, [pc, #20]	; (808d8 <send_data+0x1c>)
   808c4:	4d05      	ldr	r5, [pc, #20]	; (808dc <send_data+0x20>)
   808c6:	4c06      	ldr	r4, [pc, #24]	; (808e0 <send_data+0x24>)
   808c8:	4630      	mov	r0, r6
   808ca:	4629      	mov	r1, r5
   808cc:	47a0      	blx	r4
   808ce:	2800      	cmp	r0, #0
   808d0:	d1fa      	bne.n	808c8 <send_data+0xc>
	// indicate();
}
   808d2:	bd70      	pop	{r4, r5, r6, pc}
   808d4:	2007012c 	.word	0x2007012c
   808d8:	4008c000 	.word	0x4008c000
   808dc:	200709fc 	.word	0x200709fc
   808e0:	00080501 	.word	0x00080501

000808e4 <request_data>:

void request_data()
{
   808e4:	b570      	push	{r4, r5, r6, lr}
	// Performs a multi-byte read access then check the result.
	while (twi_master_read(TWI0, &rx_packet) != TWI_SUCCESS);
   808e6:	4e04      	ldr	r6, [pc, #16]	; (808f8 <request_data+0x14>)
   808e8:	4d04      	ldr	r5, [pc, #16]	; (808fc <request_data+0x18>)
   808ea:	4c05      	ldr	r4, [pc, #20]	; (80900 <request_data+0x1c>)
   808ec:	4630      	mov	r0, r6
   808ee:	4629      	mov	r1, r5
   808f0:	47a0      	blx	r4
   808f2:	2800      	cmp	r0, #0
   808f4:	d1fa      	bne.n	808ec <request_data+0x8>
	// indicate();
}
   808f6:	bd70      	pop	{r4, r5, r6, pc}
   808f8:	4008c000 	.word	0x4008c000
   808fc:	20070a10 	.word	0x20070a10
   80900:	0008042d 	.word	0x0008042d

00080904 <check_data>:

void check_data()
{
   80904:	b508      	push	{r3, lr}
	switch (rx_buffer[0])
   80906:	4b1a      	ldr	r3, [pc, #104]	; (80970 <check_data+0x6c>)
   80908:	781b      	ldrb	r3, [r3, #0]
   8090a:	3b10      	subs	r3, #16
   8090c:	2b09      	cmp	r3, #9
   8090e:	d82d      	bhi.n	8096c <check_data+0x68>
   80910:	e8df f003 	tbb	[pc, r3]
   80914:	110d0905 	.word	0x110d0905
   80918:	211d1915 	.word	0x211d1915
   8091c:	2925      	.short	0x2925
	{
		case 0x10:
		/* Identification */
		send_data(0x21);
   8091e:	2021      	movs	r0, #33	; 0x21
   80920:	4b14      	ldr	r3, [pc, #80]	; (80974 <check_data+0x70>)
   80922:	4798      	blx	r3
		break;
   80924:	bd08      	pop	{r3, pc}
		case 0x11:
		/* Postion relative to object */
		send_data(0x11);
   80926:	2011      	movs	r0, #17
   80928:	4b12      	ldr	r3, [pc, #72]	; (80974 <check_data+0x70>)
   8092a:	4798      	blx	r3
		break;
   8092c:	bd08      	pop	{r3, pc}
		case 0x12:
		/* Position relative to box-edge */
		send_data(0x12);
   8092e:	2012      	movs	r0, #18
   80930:	4b10      	ldr	r3, [pc, #64]	; (80974 <check_data+0x70>)
   80932:	4798      	blx	r3
		break;
   80934:	bd08      	pop	{r3, pc}
		case 0x13:
		/* Max velocity (mm/s) */
		send_data(0x13);
   80936:	2013      	movs	r0, #19
   80938:	4b0e      	ldr	r3, [pc, #56]	; (80974 <check_data+0x70>)
   8093a:	4798      	blx	r3
		break;
   8093c:	bd08      	pop	{r3, pc}
		case 0x14:
		/* Lift success */
		send_data(0x14);
   8093e:	2014      	movs	r0, #20
   80940:	4b0c      	ldr	r3, [pc, #48]	; (80974 <check_data+0x70>)
   80942:	4798      	blx	r3
		break;
   80944:	bd08      	pop	{r3, pc}
		case 0x15:
		/* Lift failed */
		send_data(0x15);
   80946:	2015      	movs	r0, #21
   80948:	4b0a      	ldr	r3, [pc, #40]	; (80974 <check_data+0x70>)
   8094a:	4798      	blx	r3
		break;
   8094c:	bd08      	pop	{r3, pc}
		case 0x16:
		/* Return success */
		send_data(0x16);
   8094e:	2016      	movs	r0, #22
   80950:	4b08      	ldr	r3, [pc, #32]	; (80974 <check_data+0x70>)
   80952:	4798      	blx	r3
		break;
   80954:	bd08      	pop	{r3, pc}
		case 0x17:
		/* Return failed */
		send_data(0x17);
   80956:	2017      	movs	r0, #23
   80958:	4b06      	ldr	r3, [pc, #24]	; (80974 <check_data+0x70>)
   8095a:	4798      	blx	r3
		break;
   8095c:	bd08      	pop	{r3, pc}
		case 0x18:
		/* Adjust position */
		send_data(0x18);
   8095e:	2018      	movs	r0, #24
   80960:	4b04      	ldr	r3, [pc, #16]	; (80974 <check_data+0x70>)
   80962:	4798      	blx	r3
		break;
   80964:	bd08      	pop	{r3, pc}
		case 0x19:
		/* Cancel adjustment */
		send_data(0x19);
   80966:	2019      	movs	r0, #25
   80968:	4b02      	ldr	r3, [pc, #8]	; (80974 <check_data+0x70>)
   8096a:	4798      	blx	r3
   8096c:	bd08      	pop	{r3, pc}
   8096e:	bf00      	nop
   80970:	200709f8 	.word	0x200709f8
   80974:	000808bd 	.word	0x000808bd

00080978 <crane_init>:
	rx_packet.buffer = (void*) rx_buffer;		// transfer data destination buffer
	rx_packet.length = RX_DATA_LENGTH;					// transfer data size (bytes)
}

Bool crane_init()
{
   80978:	b510      	push	{r4, lr}
	send_data(0x20);
   8097a:	2020      	movs	r0, #32
   8097c:	4b04      	ldr	r3, [pc, #16]	; (80990 <crane_init+0x18>)
   8097e:	4798      	blx	r3
	request_data();
   80980:	4c04      	ldr	r4, [pc, #16]	; (80994 <crane_init+0x1c>)
   80982:	47a0      	blx	r4

	// indicate();

	/* Check received data */
	check_data();
   80984:	4b04      	ldr	r3, [pc, #16]	; (80998 <crane_init+0x20>)
   80986:	4798      	blx	r3
	request_data();
   80988:	47a0      	blx	r4

	return true;
}
   8098a:	2001      	movs	r0, #1
   8098c:	bd10      	pop	{r4, pc}
   8098e:	bf00      	nop
   80990:	000808bd 	.word	0x000808bd
   80994:	000808e5 	.word	0x000808e5
   80998:	00080905 	.word	0x00080905

0008099c <task_unoComm>:
static twi_package_t rx_packet;



void task_unoComm(void *pvParameters)
{
   8099c:	b530      	push	{r4, r5, lr}
   8099e:	b083      	sub	sp, #12

	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 500;
	
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   809a0:	4b09      	ldr	r3, [pc, #36]	; (809c8 <task_unoComm+0x2c>)
   809a2:	4798      	blx	r3
   809a4:	f8ad 0006 	strh.w	r0, [sp, #6]
	
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle.	
   809a8:	4d08      	ldr	r5, [pc, #32]	; (809cc <task_unoComm+0x30>)
		
		while (!crane_init());
   809aa:	4c09      	ldr	r4, [pc, #36]	; (809d0 <task_unoComm+0x34>)
	
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
	
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement);	// Wait for the next cycle.	
   809ac:	f10d 0006 	add.w	r0, sp, #6
   809b0:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
   809b4:	47a8      	blx	r5
		
		while (!crane_init());
   809b6:	47a0      	blx	r4
   809b8:	2800      	cmp	r0, #0
   809ba:	d0fc      	beq.n	809b6 <task_unoComm+0x1a>
		//indicate();

		send_data(0x10);
   809bc:	2010      	movs	r0, #16
   809be:	4b05      	ldr	r3, [pc, #20]	; (809d4 <task_unoComm+0x38>)
   809c0:	4798      	blx	r3
		request_data();
   809c2:	4b05      	ldr	r3, [pc, #20]	; (809d8 <task_unoComm+0x3c>)
   809c4:	4798      	blx	r3
		}	
   809c6:	e7f1      	b.n	809ac <task_unoComm+0x10>
   809c8:	0008168d 	.word	0x0008168d
   809cc:	000818e1 	.word	0x000818e1
   809d0:	00080979 	.word	0x00080979
   809d4:	000808bd 	.word	0x000808bd
   809d8:	000808e5 	.word	0x000808e5

000809dc <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809dc:	6943      	ldr	r3, [r0, #20]
   809de:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809e2:	bf1d      	ittte	ne
   809e4:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   809e8:	61c1      	strne	r1, [r0, #28]
	return 0;
   809ea:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   809ec:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   809ee:	4770      	bx	lr

000809f0 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   809f0:	6943      	ldr	r3, [r0, #20]
   809f2:	f013 0f01 	tst.w	r3, #1
   809f6:	d005      	beq.n	80a04 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   809f8:	6983      	ldr	r3, [r0, #24]
   809fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
   809fe:	600b      	str	r3, [r1, #0]

	return 0;
   80a00:	2000      	movs	r0, #0
   80a02:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80a04:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80a06:	4770      	bx	lr

00080a08 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80a08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80a0c:	460e      	mov	r6, r1
   80a0e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80a10:	3801      	subs	r0, #1
   80a12:	2802      	cmp	r0, #2
   80a14:	d80f      	bhi.n	80a36 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
   80a16:	b192      	cbz	r2, 80a3e <_write+0x36>
   80a18:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80a1a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 80a58 <_write+0x50>
   80a1e:	4f0d      	ldr	r7, [pc, #52]	; (80a54 <_write+0x4c>)
   80a20:	f8d8 0000 	ldr.w	r0, [r8]
   80a24:	5d31      	ldrb	r1, [r6, r4]
   80a26:	683b      	ldr	r3, [r7, #0]
   80a28:	4798      	blx	r3
   80a2a:	2800      	cmp	r0, #0
   80a2c:	db0a      	blt.n	80a44 <_write+0x3c>
			return -1;
		}
		++nChars;
   80a2e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80a30:	42a5      	cmp	r5, r4
   80a32:	d1f5      	bne.n	80a20 <_write+0x18>
   80a34:	e00a      	b.n	80a4c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80a36:	f04f 30ff 	mov.w	r0, #4294967295
   80a3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
   80a3e:	2000      	movs	r0, #0
   80a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80a44:	f04f 30ff 	mov.w	r0, #4294967295
   80a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
   80a4c:	4620      	mov	r0, r4
	}
	return nChars;
}
   80a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80a52:	bf00      	nop
   80a54:	20078c80 	.word	0x20078c80
   80a58:	20078c84 	.word	0x20078c84

00080a5c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80a5c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80a5e:	23ac      	movs	r3, #172	; 0xac
   80a60:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80a62:	680a      	ldr	r2, [r1, #0]
   80a64:	684b      	ldr	r3, [r1, #4]
   80a66:	fbb2 f3f3 	udiv	r3, r2, r3
   80a6a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80a6c:	1e5c      	subs	r4, r3, #1
   80a6e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80a72:	4294      	cmp	r4, r2
   80a74:	d80a      	bhi.n	80a8c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80a76:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80a78:	688b      	ldr	r3, [r1, #8]
   80a7a:	6043      	str	r3, [r0, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80a7c:	f240 2302 	movw	r3, #514	; 0x202
   80a80:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80a84:	2350      	movs	r3, #80	; 0x50
   80a86:	6003      	str	r3, [r0, #0]

	return 0;
   80a88:	2000      	movs	r0, #0
   80a8a:	e000      	b.n	80a8e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80a8c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80a8e:	f85d 4b04 	ldr.w	r4, [sp], #4
   80a92:	4770      	bx	lr

00080a94 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80a94:	6943      	ldr	r3, [r0, #20]
   80a96:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80a9a:	bf1a      	itte	ne
   80a9c:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a9e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80aa0:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80aa2:	4770      	bx	lr

00080aa4 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80aa4:	6943      	ldr	r3, [r0, #20]
   80aa6:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80aaa:	bf1d      	ittte	ne
   80aac:	6983      	ldrne	r3, [r0, #24]
   80aae:	700b      	strbne	r3, [r1, #0]
	return 0;
   80ab0:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80ab2:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80ab4:	4770      	bx	lr
   80ab6:	bf00      	nop

00080ab8 <task_getCordinates>:
#include <FreeRTOS.h>
#include <inttypes.h>
#include "Task_GetCordinates.h"

void task_getCordinates(void *pvParameters)
{
   80ab8:	b570      	push	{r4, r5, r6, lr}
   80aba:	b082      	sub	sp, #8
	
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 500;
	
	xLastWakeTime = xTaskGetTickCount();//Initialise the xLastWakeTime variable with the current time.
   80abc:	4b05      	ldr	r3, [pc, #20]	; (80ad4 <task_getCordinates+0x1c>)
   80abe:	4798      	blx	r3
   80ac0:	ac02      	add	r4, sp, #8
   80ac2:	f824 0d02 	strh.w	r0, [r4, #-2]!
	
	
	while (1) {
		
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle.
   80ac6:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
   80aca:	4d03      	ldr	r5, [pc, #12]	; (80ad8 <task_getCordinates+0x20>)
   80acc:	4620      	mov	r0, r4
   80ace:	4631      	mov	r1, r6
   80ad0:	47a8      	blx	r5
   80ad2:	e7fb      	b.n	80acc <task_getCordinates+0x14>
   80ad4:	0008168d 	.word	0x0008168d
   80ad8:	000818e1 	.word	0x000818e1

00080adc <task_move>:
#include <inttypes.h>
#include "Task_Move.h"


void task_move(void *pvParameters)
{
   80adc:	b570      	push	{r4, r5, r6, lr}
   80ade:	b082      	sub	sp, #8
	
	
	portTickType xLastWakeTime;
	const portTickType xTimeIncrement = 500;
	xLastWakeTime = xTaskGetTickCount(); // Initialize the xLastWakeTime variable with the current time.
   80ae0:	4b05      	ldr	r3, [pc, #20]	; (80af8 <task_move+0x1c>)
   80ae2:	4798      	blx	r3
   80ae4:	ac02      	add	r4, sp, #8
   80ae6:	f824 0d02 	strh.w	r0, [r4, #-2]!
	
	
	while (1)
	{
		vTaskDelayUntil(&xLastWakeTime, xTimeIncrement); // Wait for the next cycle
   80aea:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
   80aee:	4d03      	ldr	r5, [pc, #12]	; (80afc <task_move+0x20>)
   80af0:	4620      	mov	r0, r4
   80af2:	4631      	mov	r1, r6
   80af4:	47a8      	blx	r5
   80af6:	e7fb      	b.n	80af0 <task_move+0x14>
   80af8:	0008168d 	.word	0x0008168d
   80afc:	000818e1 	.word	0x000818e1

00080b00 <vListInitialise>:
void vListInitialise( xList *pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
   80b00:	f100 0308 	add.w	r3, r0, #8
   80b04:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   80b06:	f64f 72ff 	movw	r2, #65535	; 0xffff
   80b0a:	8102      	strh	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
   80b0c:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
   80b0e:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
   80b10:	2300      	movs	r3, #0
   80b12:	6003      	str	r3, [r0, #0]
   80b14:	4770      	bx	lr
   80b16:	bf00      	nop

00080b18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   80b18:	2300      	movs	r3, #0
   80b1a:	6103      	str	r3, [r0, #16]
   80b1c:	4770      	bx	lr
   80b1e:	bf00      	nop

00080b20 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80b20:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80b22:	685a      	ldr	r2, [r3, #4]
   80b24:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80b26:	6842      	ldr	r2, [r0, #4]
   80b28:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80b2a:	685a      	ldr	r2, [r3, #4]
   80b2c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80b2e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80b30:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80b32:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80b34:	6803      	ldr	r3, [r0, #0]
   80b36:	3301      	adds	r3, #1
   80b38:	6003      	str	r3, [r0, #0]
   80b3a:	4770      	bx	lr

00080b3c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
   80b3c:	b410      	push	{r4}
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
   80b3e:	880c      	ldrh	r4, [r1, #0]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   80b40:	f64f 73ff 	movw	r3, #65535	; 0xffff
   80b44:	429c      	cmp	r4, r3
   80b46:	d101      	bne.n	80b4c <vListInsert+0x10>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   80b48:	6903      	ldr	r3, [r0, #16]
   80b4a:	e00c      	b.n	80b66 <vListInsert+0x2a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
   80b4c:	f100 0308 	add.w	r3, r0, #8
   80b50:	68c2      	ldr	r2, [r0, #12]
   80b52:	8812      	ldrh	r2, [r2, #0]
   80b54:	b292      	uxth	r2, r2
   80b56:	4294      	cmp	r4, r2
   80b58:	d305      	bcc.n	80b66 <vListInsert+0x2a>
   80b5a:	685b      	ldr	r3, [r3, #4]
   80b5c:	685a      	ldr	r2, [r3, #4]
   80b5e:	8812      	ldrh	r2, [r2, #0]
   80b60:	b292      	uxth	r2, r2
   80b62:	4294      	cmp	r4, r2
   80b64:	d2f9      	bcs.n	80b5a <vListInsert+0x1e>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   80b66:	685a      	ldr	r2, [r3, #4]
   80b68:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80b6a:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
   80b6c:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
   80b6e:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80b70:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80b72:	6803      	ldr	r3, [r0, #0]
   80b74:	3301      	adds	r3, #1
   80b76:	6003      	str	r3, [r0, #0]
}
   80b78:	f85d 4b04 	ldr.w	r4, [sp], #4
   80b7c:	4770      	bx	lr
   80b7e:	bf00      	nop

00080b80 <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80b80:	6843      	ldr	r3, [r0, #4]
   80b82:	6882      	ldr	r2, [r0, #8]
   80b84:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80b86:	6883      	ldr	r3, [r0, #8]
   80b88:	6842      	ldr	r2, [r0, #4]
   80b8a:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80b8c:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80b8e:	685a      	ldr	r2, [r3, #4]
   80b90:	4282      	cmp	r2, r0
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80b92:	bf04      	itt	eq
   80b94:	6882      	ldreq	r2, [r0, #8]
   80b96:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80b98:	2200      	movs	r2, #0
   80b9a:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80b9c:	681a      	ldr	r2, [r3, #0]
   80b9e:	3a01      	subs	r2, #1
   80ba0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80ba2:	6818      	ldr	r0, [r3, #0]
}
   80ba4:	4770      	bx	lr
   80ba6:	bf00      	nop

00080ba8 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   80ba8:	4803      	ldr	r0, [pc, #12]	; (80bb8 <prvPortStartFirstTask+0x10>)
   80baa:	6800      	ldr	r0, [r0, #0]
   80bac:	6800      	ldr	r0, [r0, #0]
   80bae:	f380 8808 	msr	MSP, r0
   80bb2:	b662      	cpsie	i
   80bb4:	df00      	svc	0
   80bb6:	bf00      	nop
   80bb8:	e000ed08 	.word	0xe000ed08

00080bbc <pxPortInitialiseStack>:
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   80bbc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
   80bc0:	f840 3c04 	str.w	r3, [r0, #-4]
	pxTopOfStack--;
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
   80bc4:	f840 1c08 	str.w	r1, [r0, #-8]
	pxTopOfStack--;
	*pxTopOfStack = 0;	/* LR */
   80bc8:	2300      	movs	r3, #0
   80bca:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
   80bce:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
   80bd2:	3840      	subs	r0, #64	; 0x40
   80bd4:	4770      	bx	lr
   80bd6:	bf00      	nop

00080bd8 <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80bd8:	4b06      	ldr	r3, [pc, #24]	; (80bf4 <pxCurrentTCBConst2>)
   80bda:	6819      	ldr	r1, [r3, #0]
   80bdc:	6808      	ldr	r0, [r1, #0]
   80bde:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80be2:	f380 8809 	msr	PSP, r0
   80be6:	f04f 0000 	mov.w	r0, #0
   80bea:	f380 8811 	msr	BASEPRI, r0
   80bee:	f04e 0e0d 	orr.w	lr, lr, #13
   80bf2:	4770      	bx	lr

00080bf4 <pxCurrentTCBConst2>:
   80bf4:	20078b50 	.word	0x20078b50

00080bf8 <vPortYieldFromISR>:
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80bf8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80bfc:	4b01      	ldr	r3, [pc, #4]	; (80c04 <vPortYieldFromISR+0xc>)
   80bfe:	601a      	str	r2, [r3, #0]
   80c00:	4770      	bx	lr
   80c02:	bf00      	nop
   80c04:	e000ed04 	.word	0xe000ed04

00080c08 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80c08:	f3ef 8011 	mrs	r0, BASEPRI
   80c0c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80c10:	f381 8811 	msr	BASEPRI, r1
   80c14:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80c16:	2000      	movs	r0, #0

00080c18 <vPortEnterCritical>:
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   80c18:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
   80c1a:	4b03      	ldr	r3, [pc, #12]	; (80c28 <vPortEnterCritical+0x10>)
   80c1c:	4798      	blx	r3
	uxCriticalNesting++;
   80c1e:	4b03      	ldr	r3, [pc, #12]	; (80c2c <vPortEnterCritical+0x14>)
   80c20:	681a      	ldr	r2, [r3, #0]
   80c22:	3201      	adds	r2, #1
   80c24:	601a      	str	r2, [r3, #0]
   80c26:	bd08      	pop	{r3, pc}
   80c28:	00080c09 	.word	0x00080c09
   80c2c:	20070130 	.word	0x20070130

00080c30 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80c30:	f380 8811 	msr	BASEPRI, r0
   80c34:	4770      	bx	lr
   80c36:	bf00      	nop

00080c38 <vPortExitCritical>:
	uxCriticalNesting++;
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   80c38:	b508      	push	{r3, lr}
	uxCriticalNesting--;
   80c3a:	4a04      	ldr	r2, [pc, #16]	; (80c4c <vPortExitCritical+0x14>)
   80c3c:	6813      	ldr	r3, [r2, #0]
   80c3e:	3b01      	subs	r3, #1
   80c40:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
   80c42:	b913      	cbnz	r3, 80c4a <vPortExitCritical+0x12>
	{
		portENABLE_INTERRUPTS();
   80c44:	2000      	movs	r0, #0
   80c46:	4b02      	ldr	r3, [pc, #8]	; (80c50 <vPortExitCritical+0x18>)
   80c48:	4798      	blx	r3
   80c4a:	bd08      	pop	{r3, pc}
   80c4c:	20070130 	.word	0x20070130
   80c50:	00080c31 	.word	0x00080c31

00080c54 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80c54:	f3ef 8009 	mrs	r0, PSP
   80c58:	4b0c      	ldr	r3, [pc, #48]	; (80c8c <pxCurrentTCBConst>)
   80c5a:	681a      	ldr	r2, [r3, #0]
   80c5c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c60:	6010      	str	r0, [r2, #0]
   80c62:	e92d 4008 	stmdb	sp!, {r3, lr}
   80c66:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80c6a:	f380 8811 	msr	BASEPRI, r0
   80c6e:	f000 feeb 	bl	81a48 <vTaskSwitchContext>
   80c72:	f04f 0000 	mov.w	r0, #0
   80c76:	f380 8811 	msr	BASEPRI, r0
   80c7a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80c7e:	6819      	ldr	r1, [r3, #0]
   80c80:	6808      	ldr	r0, [r1, #0]
   80c82:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80c86:	f380 8809 	msr	PSP, r0
   80c8a:	4770      	bx	lr

00080c8c <pxCurrentTCBConst>:
   80c8c:	20078b50 	.word	0x20078b50

00080c90 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80c90:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80c96:	4b05      	ldr	r3, [pc, #20]	; (80cac <SysTick_Handler+0x1c>)
   80c98:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80c9a:	4b05      	ldr	r3, [pc, #20]	; (80cb0 <SysTick_Handler+0x20>)
   80c9c:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80c9e:	4b05      	ldr	r3, [pc, #20]	; (80cb4 <SysTick_Handler+0x24>)
   80ca0:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80ca2:	2000      	movs	r0, #0
   80ca4:	4b04      	ldr	r3, [pc, #16]	; (80cb8 <SysTick_Handler+0x28>)
   80ca6:	4798      	blx	r3
   80ca8:	bd08      	pop	{r3, pc}
   80caa:	bf00      	nop
   80cac:	e000ed04 	.word	0xe000ed04
   80cb0:	00080c09 	.word	0x00080c09
   80cb4:	000816ad 	.word	0x000816ad
   80cb8:	00080c31 	.word	0x00080c31

00080cbc <vPortSetupTimerInterrupt>:
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
   80cbc:	4a03      	ldr	r2, [pc, #12]	; (80ccc <vPortSetupTimerInterrupt+0x10>)
   80cbe:	4b04      	ldr	r3, [pc, #16]	; (80cd0 <vPortSetupTimerInterrupt+0x14>)
   80cc0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
   80cc2:	2207      	movs	r2, #7
   80cc4:	3b04      	subs	r3, #4
   80cc6:	601a      	str	r2, [r3, #0]
   80cc8:	4770      	bx	lr
   80cca:	bf00      	nop
   80ccc:	0001481f 	.word	0x0001481f
   80cd0:	e000e014 	.word	0xe000e014

00080cd4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
   80cd4:	b510      	push	{r4, lr}
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   80cd6:	4b09      	ldr	r3, [pc, #36]	; (80cfc <xPortStartScheduler+0x28>)
   80cd8:	681a      	ldr	r2, [r3, #0]
   80cda:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   80cde:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   80ce0:	681a      	ldr	r2, [r3, #0]
   80ce2:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   80ce6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   80ce8:	4b05      	ldr	r3, [pc, #20]	; (80d00 <xPortStartScheduler+0x2c>)
   80cea:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   80cec:	2400      	movs	r4, #0
   80cee:	4b05      	ldr	r3, [pc, #20]	; (80d04 <xPortStartScheduler+0x30>)
   80cf0:	601c      	str	r4, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   80cf2:	4b05      	ldr	r3, [pc, #20]	; (80d08 <xPortStartScheduler+0x34>)
   80cf4:	4798      	blx	r3

	/* Should not get here! */
	return 0;
}
   80cf6:	4620      	mov	r0, r4
   80cf8:	bd10      	pop	{r4, pc}
   80cfa:	bf00      	nop
   80cfc:	e000ed20 	.word	0xe000ed20
   80d00:	00080cbd 	.word	0x00080cbd
   80d04:	20070130 	.word	0x20070130
   80d08:	00080ba9 	.word	0x00080ba9

00080d0c <prvInsertBlockIntoFreeList>:
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
   80d0c:	b430      	push	{r4, r5}
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   80d0e:	4a13      	ldr	r2, [pc, #76]	; (80d5c <prvInsertBlockIntoFreeList+0x50>)
   80d10:	6813      	ldr	r3, [r2, #0]
   80d12:	4283      	cmp	r3, r0
   80d14:	d201      	bcs.n	80d1a <prvInsertBlockIntoFreeList+0xe>
   80d16:	461a      	mov	r2, r3
   80d18:	e7fa      	b.n	80d10 <prvInsertBlockIntoFreeList+0x4>
   80d1a:	4611      	mov	r1, r2
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
   80d1c:	6854      	ldr	r4, [r2, #4]
   80d1e:	1915      	adds	r5, r2, r4
   80d20:	4285      	cmp	r5, r0
   80d22:	d103      	bne.n	80d2c <prvInsertBlockIntoFreeList+0x20>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   80d24:	6868      	ldr	r0, [r5, #4]
   80d26:	4404      	add	r4, r0
   80d28:	6054      	str	r4, [r2, #4]
   80d2a:	4610      	mov	r0, r2
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
   80d2c:	6842      	ldr	r2, [r0, #4]
   80d2e:	1884      	adds	r4, r0, r2
   80d30:	42a3      	cmp	r3, r4
   80d32:	d10c      	bne.n	80d4e <prvInsertBlockIntoFreeList+0x42>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   80d34:	4c0a      	ldr	r4, [pc, #40]	; (80d60 <prvInsertBlockIntoFreeList+0x54>)
   80d36:	6824      	ldr	r4, [r4, #0]
   80d38:	429c      	cmp	r4, r3
   80d3a:	d006      	beq.n	80d4a <prvInsertBlockIntoFreeList+0x3e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   80d3c:	685b      	ldr	r3, [r3, #4]
   80d3e:	441a      	add	r2, r3
   80d40:	6042      	str	r2, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   80d42:	680b      	ldr	r3, [r1, #0]
   80d44:	681b      	ldr	r3, [r3, #0]
   80d46:	6003      	str	r3, [r0, #0]
   80d48:	e002      	b.n	80d50 <prvInsertBlockIntoFreeList+0x44>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   80d4a:	6003      	str	r3, [r0, #0]
   80d4c:	e000      	b.n	80d50 <prvInsertBlockIntoFreeList+0x44>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
   80d4e:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   80d50:	4281      	cmp	r1, r0
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   80d52:	bf18      	it	ne
   80d54:	6008      	strne	r0, [r1, #0]
	}
}
   80d56:	bc30      	pop	{r4, r5}
   80d58:	4770      	bx	lr
   80d5a:	bf00      	nop
   80d5c:	20078a2c 	.word	0x20078a2c
   80d60:	20078a28 	.word	0x20078a28

00080d64 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   80d64:	b538      	push	{r3, r4, r5, lr}
   80d66:	4604      	mov	r4, r0
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
   80d68:	4b28      	ldr	r3, [pc, #160]	; (80e0c <pvPortMalloc+0xa8>)
   80d6a:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   80d6c:	4b28      	ldr	r3, [pc, #160]	; (80e10 <pvPortMalloc+0xac>)
   80d6e:	681b      	ldr	r3, [r3, #0]
   80d70:	b99b      	cbnz	r3, 80d9a <pvPortMalloc+0x36>
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
   80d72:	4a28      	ldr	r2, [pc, #160]	; (80e14 <pvPortMalloc+0xb0>)
   80d74:	4b28      	ldr	r3, [pc, #160]	; (80e18 <pvPortMalloc+0xb4>)
   80d76:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
   80d78:	2100      	movs	r1, #0
   80d7a:	6051      	str	r1, [r2, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
	pucHeapEnd -= heapSTRUCT_SIZE;
	pxEnd = ( void * ) pucHeapEnd;
   80d7c:	f647 72f0 	movw	r2, #32752	; 0x7ff0
   80d80:	1898      	adds	r0, r3, r2
   80d82:	4d23      	ldr	r5, [pc, #140]	; (80e10 <pvPortMalloc+0xac>)
   80d84:	6028      	str	r0, [r5, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
	pxEnd->xBlockSize = 0;
   80d86:	f647 75f4 	movw	r5, #32756	; 0x7ff4
   80d8a:	5159      	str	r1, [r3, r5]
	pxEnd->pxNextFreeBlock = NULL;
   80d8c:	5099      	str	r1, [r3, r2]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
   80d8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   80d90:	6018      	str	r0, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
   80d92:	4b22      	ldr	r3, [pc, #136]	; (80e1c <pvPortMalloc+0xb8>)
   80d94:	681a      	ldr	r2, [r3, #0]
   80d96:	3a10      	subs	r2, #16
   80d98:	601a      	str	r2, [r3, #0]
			prvHeapInit();
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   80d9a:	2c00      	cmp	r4, #0
   80d9c:	d02d      	beq.n	80dfa <pvPortMalloc+0x96>
		{
			xWantedSize += heapSTRUCT_SIZE;
   80d9e:	f104 0210 	add.w	r2, r4, #16

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
   80da2:	f012 0f07 	tst.w	r2, #7
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   80da6:	bf1c      	itt	ne
   80da8:	f022 0207 	bicne.w	r2, r2, #7
   80dac:	3208      	addne	r2, #8
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
   80dae:	1e51      	subs	r1, r2, #1
   80db0:	f647 73fe 	movw	r3, #32766	; 0x7ffe
   80db4:	4299      	cmp	r1, r3
   80db6:	d822      	bhi.n	80dfe <pvPortMalloc+0x9a>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
   80db8:	4916      	ldr	r1, [pc, #88]	; (80e14 <pvPortMalloc+0xb0>)
   80dba:	680c      	ldr	r4, [r1, #0]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   80dbc:	6863      	ldr	r3, [r4, #4]
   80dbe:	429a      	cmp	r2, r3
   80dc0:	d904      	bls.n	80dcc <pvPortMalloc+0x68>
   80dc2:	6823      	ldr	r3, [r4, #0]
   80dc4:	b113      	cbz	r3, 80dcc <pvPortMalloc+0x68>
   80dc6:	4621      	mov	r1, r4
			{
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
   80dc8:	461c      	mov	r4, r3
   80dca:	e7f7      	b.n	80dbc <pvPortMalloc+0x58>
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
   80dcc:	4b10      	ldr	r3, [pc, #64]	; (80e10 <pvPortMalloc+0xac>)
   80dce:	681b      	ldr	r3, [r3, #0]
   80dd0:	429c      	cmp	r4, r3
   80dd2:	d016      	beq.n	80e02 <pvPortMalloc+0x9e>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   80dd4:	680d      	ldr	r5, [r1, #0]
   80dd6:	3510      	adds	r5, #16

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   80dd8:	6823      	ldr	r3, [r4, #0]
   80dda:	600b      	str	r3, [r1, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   80ddc:	6863      	ldr	r3, [r4, #4]
   80dde:	1a9b      	subs	r3, r3, r2
   80de0:	2b20      	cmp	r3, #32
   80de2:	d904      	bls.n	80dee <pvPortMalloc+0x8a>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
   80de4:	18a0      	adds	r0, r4, r2

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   80de6:	6043      	str	r3, [r0, #4]
					pxBlock->xBlockSize = xWantedSize;
   80de8:	6062      	str	r2, [r4, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   80dea:	4b0d      	ldr	r3, [pc, #52]	; (80e20 <pvPortMalloc+0xbc>)
   80dec:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   80dee:	4b0b      	ldr	r3, [pc, #44]	; (80e1c <pvPortMalloc+0xb8>)
   80df0:	681a      	ldr	r2, [r3, #0]
   80df2:	6861      	ldr	r1, [r4, #4]
   80df4:	1a52      	subs	r2, r2, r1
   80df6:	601a      	str	r2, [r3, #0]
   80df8:	e004      	b.n	80e04 <pvPortMalloc+0xa0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   80dfa:	2500      	movs	r5, #0
   80dfc:	e002      	b.n	80e04 <pvPortMalloc+0xa0>
   80dfe:	2500      	movs	r5, #0
   80e00:	e000      	b.n	80e04 <pvPortMalloc+0xa0>
   80e02:	2500      	movs	r5, #0

				xFreeBytesRemaining -= pxBlock->xBlockSize;
			}
		}
	}
	xTaskResumeAll();
   80e04:	4b07      	ldr	r3, [pc, #28]	; (80e24 <pvPortMalloc+0xc0>)
   80e06:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
}
   80e08:	4628      	mov	r0, r5
   80e0a:	bd38      	pop	{r3, r4, r5, pc}
   80e0c:	0008167d 	.word	0x0008167d
   80e10:	20078a28 	.word	0x20078a28
   80e14:	20078a2c 	.word	0x20078a2c
   80e18:	20070a28 	.word	0x20070a28
   80e1c:	20070134 	.word	0x20070134
   80e20:	00080d0d 	.word	0x00080d0d
   80e24:	000817d9 	.word	0x000817d9

00080e28 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   80e28:	b510      	push	{r4, lr}
unsigned char *puc = ( unsigned char * ) pv;
xBlockLink *pxLink;

	if( pv != NULL )
   80e2a:	4604      	mov	r4, r0
   80e2c:	b168      	cbz	r0, 80e4a <vPortFree+0x22>
		puc -= heapSTRUCT_SIZE;

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		vTaskSuspendAll();
   80e2e:	4b07      	ldr	r3, [pc, #28]	; (80e4c <vPortFree+0x24>)
   80e30:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
   80e32:	4b07      	ldr	r3, [pc, #28]	; (80e50 <vPortFree+0x28>)
   80e34:	6819      	ldr	r1, [r3, #0]
   80e36:	f854 2c0c 	ldr.w	r2, [r4, #-12]
   80e3a:	440a      	add	r2, r1
   80e3c:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
   80e3e:	f1a4 0010 	sub.w	r0, r4, #16
   80e42:	4b04      	ldr	r3, [pc, #16]	; (80e54 <vPortFree+0x2c>)
   80e44:	4798      	blx	r3
		}
		xTaskResumeAll();
   80e46:	4b04      	ldr	r3, [pc, #16]	; (80e58 <vPortFree+0x30>)
   80e48:	4798      	blx	r3
   80e4a:	bd10      	pop	{r4, pc}
   80e4c:	0008167d 	.word	0x0008167d
   80e50:	20070134 	.word	0x20070134
   80e54:	00080d0d 	.word	0x00080d0d
   80e58:	000817d9 	.word	0x000817d9

00080e5c <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
   80e5c:	b510      	push	{r4, lr}
   80e5e:	4604      	mov	r4, r0
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
   80e60:	6c03      	ldr	r3, [r0, #64]	; 0x40
   80e62:	b93b      	cbnz	r3, 80e74 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   80e64:	6803      	ldr	r3, [r0, #0]
   80e66:	bb1b      	cbnz	r3, 80eb0 <prvCopyDataToQueue+0x54>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   80e68:	6840      	ldr	r0, [r0, #4]
   80e6a:	4b13      	ldr	r3, [pc, #76]	; (80eb8 <prvCopyDataToQueue+0x5c>)
   80e6c:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
   80e6e:	2300      	movs	r3, #0
   80e70:	6063      	str	r3, [r4, #4]
   80e72:	e01d      	b.n	80eb0 <prvCopyDataToQueue+0x54>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
   80e74:	b96a      	cbnz	r2, 80e92 <prvCopyDataToQueue+0x36>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80e76:	6880      	ldr	r0, [r0, #8]
   80e78:	461a      	mov	r2, r3
   80e7a:	4b10      	ldr	r3, [pc, #64]	; (80ebc <prvCopyDataToQueue+0x60>)
   80e7c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   80e7e:	68a2      	ldr	r2, [r4, #8]
   80e80:	6c23      	ldr	r3, [r4, #64]	; 0x40
   80e82:	4413      	add	r3, r2
   80e84:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
   80e86:	6862      	ldr	r2, [r4, #4]
   80e88:	4293      	cmp	r3, r2
   80e8a:	d311      	bcc.n	80eb0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   80e8c:	6823      	ldr	r3, [r4, #0]
   80e8e:	60a3      	str	r3, [r4, #8]
   80e90:	e00e      	b.n	80eb0 <prvCopyDataToQueue+0x54>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
   80e92:	68c0      	ldr	r0, [r0, #12]
   80e94:	461a      	mov	r2, r3
   80e96:	4b09      	ldr	r3, [pc, #36]	; (80ebc <prvCopyDataToQueue+0x60>)
   80e98:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
   80e9a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80e9c:	4252      	negs	r2, r2
   80e9e:	68e3      	ldr	r3, [r4, #12]
   80ea0:	4413      	add	r3, r2
   80ea2:	60e3      	str	r3, [r4, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
   80ea4:	6821      	ldr	r1, [r4, #0]
   80ea6:	428b      	cmp	r3, r1
   80ea8:	d202      	bcs.n	80eb0 <prvCopyDataToQueue+0x54>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   80eaa:	6863      	ldr	r3, [r4, #4]
   80eac:	441a      	add	r2, r3
   80eae:	60e2      	str	r2, [r4, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
   80eb0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   80eb2:	3301      	adds	r3, #1
   80eb4:	63a3      	str	r3, [r4, #56]	; 0x38
   80eb6:	bd10      	pop	{r4, pc}
   80eb8:	00081d71 	.word	0x00081d71
   80ebc:	00082a4d 	.word	0x00082a4d

00080ec0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
   80ec0:	b538      	push	{r3, r4, r5, lr}
   80ec2:	4603      	mov	r3, r0
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
   80ec4:	6805      	ldr	r5, [r0, #0]
   80ec6:	b15d      	cbz	r5, 80ee0 <prvCopyDataFromQueue+0x20>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
   80ec8:	6c02      	ldr	r2, [r0, #64]	; 0x40
   80eca:	68c4      	ldr	r4, [r0, #12]
   80ecc:	4414      	add	r4, r2
   80ece:	60c4      	str	r4, [r0, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
   80ed0:	6840      	ldr	r0, [r0, #4]
   80ed2:	4284      	cmp	r4, r0
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
   80ed4:	bf28      	it	cs
   80ed6:	60dd      	strcs	r5, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
   80ed8:	4608      	mov	r0, r1
   80eda:	68d9      	ldr	r1, [r3, #12]
   80edc:	4b01      	ldr	r3, [pc, #4]	; (80ee4 <prvCopyDataFromQueue+0x24>)
   80ede:	4798      	blx	r3
   80ee0:	bd38      	pop	{r3, r4, r5, pc}
   80ee2:	bf00      	nop
   80ee4:	00082a4d 	.word	0x00082a4d

00080ee8 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
   80ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80eea:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   80eec:	4b1d      	ldr	r3, [pc, #116]	; (80f64 <prvUnlockQueue+0x7c>)
   80eee:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80ef0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80ef2:	2b00      	cmp	r3, #0
   80ef4:	dd12      	ble.n	80f1c <prvUnlockQueue+0x34>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80ef6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80ef8:	b183      	cbz	r3, 80f1c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80efa:	f104 0624 	add.w	r6, r4, #36	; 0x24
   80efe:	4d1a      	ldr	r5, [pc, #104]	; (80f68 <prvUnlockQueue+0x80>)
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80f00:	4f1a      	ldr	r7, [pc, #104]	; (80f6c <prvUnlockQueue+0x84>)
   80f02:	e001      	b.n	80f08 <prvUnlockQueue+0x20>
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   80f04:	6a63      	ldr	r3, [r4, #36]	; 0x24
   80f06:	b14b      	cbz	r3, 80f1c <prvUnlockQueue+0x34>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   80f08:	4630      	mov	r0, r6
   80f0a:	47a8      	blx	r5
   80f0c:	b100      	cbz	r0, 80f10 <prvUnlockQueue+0x28>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
   80f0e:	47b8      	blx	r7
				}

				--( pxQueue->xTxLock );
   80f10:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f12:	3b01      	subs	r3, #1
   80f14:	64a3      	str	r3, [r4, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   80f16:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   80f18:	2b00      	cmp	r3, #0
   80f1a:	dcf3      	bgt.n	80f04 <prvUnlockQueue+0x1c>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
   80f1c:	f04f 33ff 	mov.w	r3, #4294967295
   80f20:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   80f22:	4b13      	ldr	r3, [pc, #76]	; (80f70 <prvUnlockQueue+0x88>)
   80f24:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   80f26:	4b0f      	ldr	r3, [pc, #60]	; (80f64 <prvUnlockQueue+0x7c>)
   80f28:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80f2a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f2c:	2b00      	cmp	r3, #0
   80f2e:	dd12      	ble.n	80f56 <prvUnlockQueue+0x6e>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80f30:	6923      	ldr	r3, [r4, #16]
   80f32:	b183      	cbz	r3, 80f56 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80f34:	f104 0610 	add.w	r6, r4, #16
   80f38:	4d0b      	ldr	r5, [pc, #44]	; (80f68 <prvUnlockQueue+0x80>)
				{
					vTaskMissedYield();
   80f3a:	4f0c      	ldr	r7, [pc, #48]	; (80f6c <prvUnlockQueue+0x84>)
   80f3c:	e001      	b.n	80f42 <prvUnlockQueue+0x5a>
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80f3e:	6923      	ldr	r3, [r4, #16]
   80f40:	b14b      	cbz	r3, 80f56 <prvUnlockQueue+0x6e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   80f42:	4630      	mov	r0, r6
   80f44:	47a8      	blx	r5
   80f46:	b100      	cbz	r0, 80f4a <prvUnlockQueue+0x62>
				{
					vTaskMissedYield();
   80f48:	47b8      	blx	r7
				}

				--( pxQueue->xRxLock );
   80f4a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f4c:	3b01      	subs	r3, #1
   80f4e:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   80f50:	6c63      	ldr	r3, [r4, #68]	; 0x44
   80f52:	2b00      	cmp	r3, #0
   80f54:	dcf3      	bgt.n	80f3e <prvUnlockQueue+0x56>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   80f56:	f04f 33ff 	mov.w	r3, #4294967295
   80f5a:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   80f5c:	4b04      	ldr	r3, [pc, #16]	; (80f70 <prvUnlockQueue+0x88>)
   80f5e:	4798      	blx	r3
   80f60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80f62:	bf00      	nop
   80f64:	00080c19 	.word	0x00080c19
   80f68:	00081b85 	.word	0x00081b85
   80f6c:	00081cbd 	.word	0x00081cbd
   80f70:	00080c39 	.word	0x00080c39

00080f74 <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
   80f74:	b538      	push	{r3, r4, r5, lr}
   80f76:	460d      	mov	r5, r1
	configASSERT( pxQueue );
   80f78:	4604      	mov	r4, r0
   80f7a:	b918      	cbnz	r0, 80f84 <xQueueGenericReset+0x10>
   80f7c:	4b16      	ldr	r3, [pc, #88]	; (80fd8 <xQueueGenericReset+0x64>)
   80f7e:	4798      	blx	r3
   80f80:	bf00      	nop
   80f82:	e7fd      	b.n	80f80 <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
   80f84:	4b15      	ldr	r3, [pc, #84]	; (80fdc <xQueueGenericReset+0x68>)
   80f86:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   80f88:	6823      	ldr	r3, [r4, #0]
   80f8a:	6c22      	ldr	r2, [r4, #64]	; 0x40
   80f8c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
   80f8e:	fb00 f002 	mul.w	r0, r0, r2
   80f92:	1819      	adds	r1, r3, r0
   80f94:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
   80f96:	2100      	movs	r1, #0
   80f98:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   80f9a:	60a3      	str	r3, [r4, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
   80f9c:	1a82      	subs	r2, r0, r2
   80f9e:	4413      	add	r3, r2
   80fa0:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   80fa2:	f04f 33ff 	mov.w	r3, #4294967295
   80fa6:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   80fa8:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   80faa:	b955      	cbnz	r5, 80fc2 <xQueueGenericReset+0x4e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   80fac:	6923      	ldr	r3, [r4, #16]
   80fae:	b17b      	cbz	r3, 80fd0 <xQueueGenericReset+0x5c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   80fb0:	f104 0010 	add.w	r0, r4, #16
   80fb4:	4b0a      	ldr	r3, [pc, #40]	; (80fe0 <xQueueGenericReset+0x6c>)
   80fb6:	4798      	blx	r3
   80fb8:	2801      	cmp	r0, #1
   80fba:	d109      	bne.n	80fd0 <xQueueGenericReset+0x5c>
				{
					portYIELD_WITHIN_API();
   80fbc:	4b09      	ldr	r3, [pc, #36]	; (80fe4 <xQueueGenericReset+0x70>)
   80fbe:	4798      	blx	r3
   80fc0:	e006      	b.n	80fd0 <xQueueGenericReset+0x5c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   80fc2:	f104 0010 	add.w	r0, r4, #16
   80fc6:	4d08      	ldr	r5, [pc, #32]	; (80fe8 <xQueueGenericReset+0x74>)
   80fc8:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   80fca:	f104 0024 	add.w	r0, r4, #36	; 0x24
   80fce:	47a8      	blx	r5
		}
	}
	taskEXIT_CRITICAL();
   80fd0:	4b06      	ldr	r3, [pc, #24]	; (80fec <xQueueGenericReset+0x78>)
   80fd2:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
   80fd4:	2001      	movs	r0, #1
   80fd6:	bd38      	pop	{r3, r4, r5, pc}
   80fd8:	00080c09 	.word	0x00080c09
   80fdc:	00080c19 	.word	0x00080c19
   80fe0:	00081b85 	.word	0x00081b85
   80fe4:	00080bf9 	.word	0x00080bf9
   80fe8:	00080b01 	.word	0x00080b01
   80fec:	00080c39 	.word	0x00080c39

00080ff0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
   80ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   80ff2:	460d      	mov	r5, r1
   80ff4:	4617      	mov	r7, r2
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
   80ff6:	4606      	mov	r6, r0
   80ff8:	b188      	cbz	r0, 8101e <xQueueGenericCreate+0x2e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
   80ffa:	2050      	movs	r0, #80	; 0x50
   80ffc:	4b0e      	ldr	r3, [pc, #56]	; (81038 <xQueueGenericCreate+0x48>)
   80ffe:	4798      	blx	r3
		if( pxNewQueue != NULL )
   81000:	4604      	mov	r4, r0
   81002:	b160      	cbz	r0, 8101e <xQueueGenericCreate+0x2e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
   81004:	fb05 f006 	mul.w	r0, r5, r6

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
   81008:	3001      	adds	r0, #1
   8100a:	4b0b      	ldr	r3, [pc, #44]	; (81038 <xQueueGenericCreate+0x48>)
   8100c:	4798      	blx	r3
   8100e:	6020      	str	r0, [r4, #0]
			if( pxNewQueue->pcHead != NULL )
   81010:	b940      	cbnz	r0, 81024 <xQueueGenericCreate+0x34>
				xReturn = pxNewQueue;
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   81012:	4620      	mov	r0, r4
   81014:	4b09      	ldr	r3, [pc, #36]	; (8103c <xQueueGenericCreate+0x4c>)
   81016:	4798      	blx	r3
   81018:	e001      	b.n	8101e <xQueueGenericCreate+0x2e>
			}
		}
	}

	configASSERT( xReturn );
   8101a:	bf00      	nop
   8101c:	e7fd      	b.n	8101a <xQueueGenericCreate+0x2a>
   8101e:	4b08      	ldr	r3, [pc, #32]	; (81040 <xQueueGenericCreate+0x50>)
   81020:	4798      	blx	r3
   81022:	e7fa      	b.n	8101a <xQueueGenericCreate+0x2a>
			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
			if( pxNewQueue->pcHead != NULL )
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   81024:	63e6      	str	r6, [r4, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   81026:	6425      	str	r5, [r4, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
   81028:	4620      	mov	r0, r4
   8102a:	2101      	movs	r1, #1
   8102c:	4b05      	ldr	r3, [pc, #20]	; (81044 <xQueueGenericCreate+0x54>)
   8102e:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
   81030:	f884 704d 	strb.w	r7, [r4, #77]	; 0x4d
	}

	configASSERT( xReturn );

	return xReturn;
}
   81034:	4620      	mov	r0, r4
   81036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81038:	00080d65 	.word	0x00080d65
   8103c:	00080e29 	.word	0x00080e29
   81040:	00080c09 	.word	0x00080c09
   81044:	00080f75 	.word	0x00080f75

00081048 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8104c:	b085      	sub	sp, #20
   8104e:	468a      	mov	sl, r1
   81050:	469b      	mov	fp, r3
   81052:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
   81056:	4604      	mov	r4, r0
   81058:	b918      	cbnz	r0, 81062 <xQueueGenericSend+0x1a>
   8105a:	4b38      	ldr	r3, [pc, #224]	; (8113c <xQueueGenericSend+0xf4>)
   8105c:	4798      	blx	r3
   8105e:	bf00      	nop
   81060:	e7fd      	b.n	8105e <xQueueGenericSend+0x16>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81062:	b909      	cbnz	r1, 81068 <xQueueGenericSend+0x20>
   81064:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81066:	b91b      	cbnz	r3, 81070 <xQueueGenericSend+0x28>

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
   81068:	2700      	movs	r7, #0
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8106a:	4e35      	ldr	r6, [pc, #212]	; (81140 <xQueueGenericSend+0xf8>)
					vTaskSetTimeOutState( &xTimeOut );
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   8106c:	4d35      	ldr	r5, [pc, #212]	; (81144 <xQueueGenericSend+0xfc>)
   8106e:	e003      	b.n	81078 <xQueueGenericSend+0x30>
{
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81070:	4b32      	ldr	r3, [pc, #200]	; (8113c <xQueueGenericSend+0xf4>)
   81072:	4798      	blx	r3
   81074:	bf00      	nop
   81076:	e7fd      	b.n	81074 <xQueueGenericSend+0x2c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   81078:	47b0      	blx	r6
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   8107a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   8107c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8107e:	429a      	cmp	r2, r3
   81080:	d212      	bcs.n	810a8 <xQueueGenericSend+0x60>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   81082:	4620      	mov	r0, r4
   81084:	4651      	mov	r1, sl
   81086:	465a      	mov	r2, fp
   81088:	4b2f      	ldr	r3, [pc, #188]	; (81148 <xQueueGenericSend+0x100>)
   8108a:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   8108c:	6a63      	ldr	r3, [r4, #36]	; 0x24
   8108e:	b13b      	cbz	r3, 810a0 <xQueueGenericSend+0x58>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   81090:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81094:	4b2d      	ldr	r3, [pc, #180]	; (8114c <xQueueGenericSend+0x104>)
   81096:	4798      	blx	r3
   81098:	2801      	cmp	r0, #1
   8109a:	d101      	bne.n	810a0 <xQueueGenericSend+0x58>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
   8109c:	4b2c      	ldr	r3, [pc, #176]	; (81150 <xQueueGenericSend+0x108>)
   8109e:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
   810a0:	4b28      	ldr	r3, [pc, #160]	; (81144 <xQueueGenericSend+0xfc>)
   810a2:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
   810a4:	2001      	movs	r0, #1
   810a6:	e046      	b.n	81136 <xQueueGenericSend+0xee>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   810a8:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   810ac:	b91b      	cbnz	r3, 810b6 <xQueueGenericSend+0x6e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   810ae:	4b25      	ldr	r3, [pc, #148]	; (81144 <xQueueGenericSend+0xfc>)
   810b0:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   810b2:	2000      	movs	r0, #0
   810b4:	e03f      	b.n	81136 <xQueueGenericSend+0xee>
				}
				else if( xEntryTimeSet == pdFALSE )
   810b6:	b91f      	cbnz	r7, 810c0 <xQueueGenericSend+0x78>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   810b8:	a802      	add	r0, sp, #8
   810ba:	4b26      	ldr	r3, [pc, #152]	; (81154 <xQueueGenericSend+0x10c>)
   810bc:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   810be:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   810c0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   810c2:	4b25      	ldr	r3, [pc, #148]	; (81158 <xQueueGenericSend+0x110>)
   810c4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   810c6:	47b0      	blx	r6
   810c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   810ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   810ce:	bf04      	itt	eq
   810d0:	2300      	moveq	r3, #0
   810d2:	6463      	streq	r3, [r4, #68]	; 0x44
   810d4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   810d6:	f1b3 3fff 	cmp.w	r3, #4294967295
   810da:	bf04      	itt	eq
   810dc:	2300      	moveq	r3, #0
   810de:	64a3      	streq	r3, [r4, #72]	; 0x48
   810e0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   810e2:	a802      	add	r0, sp, #8
   810e4:	f10d 0106 	add.w	r1, sp, #6
   810e8:	4b1c      	ldr	r3, [pc, #112]	; (8115c <xQueueGenericSend+0x114>)
   810ea:	4798      	blx	r3
   810ec:	b9e8      	cbnz	r0, 8112a <xQueueGenericSend+0xe2>

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   810ee:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
   810f0:	f8d4 9038 	ldr.w	r9, [r4, #56]	; 0x38
   810f4:	f8d4 803c 	ldr.w	r8, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
   810f8:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   810fa:	45c1      	cmp	r9, r8
   810fc:	d10f      	bne.n	8111e <xQueueGenericSend+0xd6>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   810fe:	f104 0010 	add.w	r0, r4, #16
   81102:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   81106:	4b16      	ldr	r3, [pc, #88]	; (81160 <xQueueGenericSend+0x118>)
   81108:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   8110a:	4620      	mov	r0, r4
   8110c:	4b15      	ldr	r3, [pc, #84]	; (81164 <xQueueGenericSend+0x11c>)
   8110e:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   81110:	4b15      	ldr	r3, [pc, #84]	; (81168 <xQueueGenericSend+0x120>)
   81112:	4798      	blx	r3
   81114:	2800      	cmp	r0, #0
   81116:	d1af      	bne.n	81078 <xQueueGenericSend+0x30>
				{
					portYIELD_WITHIN_API();
   81118:	4b0d      	ldr	r3, [pc, #52]	; (81150 <xQueueGenericSend+0x108>)
   8111a:	4798      	blx	r3
   8111c:	e7ac      	b.n	81078 <xQueueGenericSend+0x30>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8111e:	4620      	mov	r0, r4
   81120:	4b10      	ldr	r3, [pc, #64]	; (81164 <xQueueGenericSend+0x11c>)
   81122:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81124:	4b10      	ldr	r3, [pc, #64]	; (81168 <xQueueGenericSend+0x120>)
   81126:	4798      	blx	r3
   81128:	e7a6      	b.n	81078 <xQueueGenericSend+0x30>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   8112a:	4620      	mov	r0, r4
   8112c:	4b0d      	ldr	r3, [pc, #52]	; (81164 <xQueueGenericSend+0x11c>)
   8112e:	4798      	blx	r3
			( void ) xTaskResumeAll();
   81130:	4b0d      	ldr	r3, [pc, #52]	; (81168 <xQueueGenericSend+0x120>)
   81132:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   81134:	2000      	movs	r0, #0
		}
	}
}
   81136:	b005      	add	sp, #20
   81138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8113c:	00080c09 	.word	0x00080c09
   81140:	00080c19 	.word	0x00080c19
   81144:	00080c39 	.word	0x00080c39
   81148:	00080e5d 	.word	0x00080e5d
   8114c:	00081b85 	.word	0x00081b85
   81150:	00080bf9 	.word	0x00080bf9
   81154:	00081c09 	.word	0x00081c09
   81158:	0008167d 	.word	0x0008167d
   8115c:	00081c31 	.word	0x00081c31
   81160:	00081ad9 	.word	0x00081ad9
   81164:	00080ee9 	.word	0x00080ee9
   81168:	000817d9 	.word	0x000817d9

0008116c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
   8116c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81170:	460e      	mov	r6, r1
   81172:	4615      	mov	r5, r2
   81174:	4698      	mov	r8, r3
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
   81176:	4604      	mov	r4, r0
   81178:	b918      	cbnz	r0, 81182 <xQueueGenericSendFromISR+0x16>
   8117a:	4b1c      	ldr	r3, [pc, #112]	; (811ec <xQueueGenericSendFromISR+0x80>)
   8117c:	4798      	blx	r3
   8117e:	bf00      	nop
   81180:	e7fd      	b.n	8117e <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81182:	b929      	cbnz	r1, 81190 <xQueueGenericSendFromISR+0x24>
   81184:	6c03      	ldr	r3, [r0, #64]	; 0x40
   81186:	b11b      	cbz	r3, 81190 <xQueueGenericSendFromISR+0x24>
   81188:	4b18      	ldr	r3, [pc, #96]	; (811ec <xQueueGenericSendFromISR+0x80>)
   8118a:	4798      	blx	r3
   8118c:	bf00      	nop
   8118e:	e7fd      	b.n	8118c <xQueueGenericSendFromISR+0x20>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   81190:	4b16      	ldr	r3, [pc, #88]	; (811ec <xQueueGenericSendFromISR+0x80>)
   81192:	4798      	blx	r3
   81194:	4607      	mov	r7, r0
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
   81196:	6ba2      	ldr	r2, [r4, #56]	; 0x38
   81198:	6be3      	ldr	r3, [r4, #60]	; 0x3c
   8119a:	429a      	cmp	r2, r3
   8119c:	d218      	bcs.n	811d0 <xQueueGenericSendFromISR+0x64>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   8119e:	4620      	mov	r0, r4
   811a0:	4631      	mov	r1, r6
   811a2:	4642      	mov	r2, r8
   811a4:	4b12      	ldr	r3, [pc, #72]	; (811f0 <xQueueGenericSendFromISR+0x84>)
   811a6:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   811a8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   811ae:	d10a      	bne.n	811c6 <xQueueGenericSendFromISR+0x5a>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   811b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
   811b2:	b17b      	cbz	r3, 811d4 <xQueueGenericSendFromISR+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   811b4:	f104 0024 	add.w	r0, r4, #36	; 0x24
   811b8:	4b0e      	ldr	r3, [pc, #56]	; (811f4 <xQueueGenericSendFromISR+0x88>)
   811ba:	4798      	blx	r3
   811bc:	b160      	cbz	r0, 811d8 <xQueueGenericSendFromISR+0x6c>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
   811be:	b16d      	cbz	r5, 811dc <xQueueGenericSendFromISR+0x70>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   811c0:	2401      	movs	r4, #1
   811c2:	602c      	str	r4, [r5, #0]
   811c4:	e00b      	b.n	811de <xQueueGenericSendFromISR+0x72>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   811c6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   811c8:	3301      	adds	r3, #1
   811ca:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
   811cc:	2401      	movs	r4, #1
   811ce:	e006      	b.n	811de <xQueueGenericSendFromISR+0x72>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   811d0:	2400      	movs	r4, #0
   811d2:	e004      	b.n	811de <xQueueGenericSendFromISR+0x72>
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
			}

			xReturn = pdPASS;
   811d4:	2401      	movs	r4, #1
   811d6:	e002      	b.n	811de <xQueueGenericSendFromISR+0x72>
   811d8:	2401      	movs	r4, #1
   811da:	e000      	b.n	811de <xQueueGenericSendFromISR+0x72>
   811dc:	2401      	movs	r4, #1
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   811de:	4638      	mov	r0, r7
   811e0:	4b05      	ldr	r3, [pc, #20]	; (811f8 <xQueueGenericSendFromISR+0x8c>)
   811e2:	4798      	blx	r3

	return xReturn;
}
   811e4:	4620      	mov	r0, r4
   811e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811ea:	bf00      	nop
   811ec:	00080c09 	.word	0x00080c09
   811f0:	00080e5d 	.word	0x00080e5d
   811f4:	00081b85 	.word	0x00081b85
   811f8:	00080c31 	.word	0x00080c31

000811fc <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   811fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81200:	b085      	sub	sp, #20
   81202:	4689      	mov	r9, r1
   81204:	469a      	mov	sl, r3
   81206:	f8ad 2006 	strh.w	r2, [sp, #6]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
   8120a:	4604      	mov	r4, r0
   8120c:	b918      	cbnz	r0, 81216 <xQueueGenericReceive+0x1a>
   8120e:	4b46      	ldr	r3, [pc, #280]	; (81328 <xQueueGenericReceive+0x12c>)
   81210:	4798      	blx	r3
   81212:	bf00      	nop
   81214:	e7fd      	b.n	81212 <xQueueGenericReceive+0x16>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81216:	b909      	cbnz	r1, 8121c <xQueueGenericReceive+0x20>
   81218:	6c03      	ldr	r3, [r0, #64]	; 0x40
   8121a:	b92b      	cbnz	r3, 81228 <xQueueGenericReceive+0x2c>
	return xReturn;
}
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
   8121c:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   8121e:	4e43      	ldr	r6, [pc, #268]	; (8132c <xQueueGenericReceive+0x130>)
				}
				else if( xEntryTimeSet == pdFALSE )
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   81220:	f8df b138 	ldr.w	fp, [pc, #312]	; 8135c <xQueueGenericReceive+0x160>
					xEntryTimeSet = pdTRUE;
				}
			}
		}
		taskEXIT_CRITICAL();
   81224:	4d42      	ldr	r5, [pc, #264]	; (81330 <xQueueGenericReceive+0x134>)
   81226:	e003      	b.n	81230 <xQueueGenericReceive+0x34>
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
   81228:	4b3f      	ldr	r3, [pc, #252]	; (81328 <xQueueGenericReceive+0x12c>)
   8122a:	4798      	blx	r3
   8122c:	bf00      	nop
   8122e:	e7fd      	b.n	8122c <xQueueGenericReceive+0x30>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   81230:	47b0      	blx	r6
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
   81232:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81234:	2b00      	cmp	r3, #0
   81236:	d028      	beq.n	8128a <xQueueGenericReceive+0x8e>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
   81238:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   8123a:	4620      	mov	r0, r4
   8123c:	4649      	mov	r1, r9
   8123e:	4b3d      	ldr	r3, [pc, #244]	; (81334 <xQueueGenericReceive+0x138>)
   81240:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   81242:	f1ba 0f00 	cmp.w	sl, #0
   81246:	d112      	bne.n	8126e <xQueueGenericReceive+0x72>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
   81248:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   8124a:	3b01      	subs	r3, #1
   8124c:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8124e:	6823      	ldr	r3, [r4, #0]
   81250:	b913      	cbnz	r3, 81258 <xQueueGenericReceive+0x5c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
   81252:	4b39      	ldr	r3, [pc, #228]	; (81338 <xQueueGenericReceive+0x13c>)
   81254:	4798      	blx	r3
   81256:	6060      	str	r0, [r4, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   81258:	6923      	ldr	r3, [r4, #16]
   8125a:	b193      	cbz	r3, 81282 <xQueueGenericReceive+0x86>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   8125c:	f104 0010 	add.w	r0, r4, #16
   81260:	4b36      	ldr	r3, [pc, #216]	; (8133c <xQueueGenericReceive+0x140>)
   81262:	4798      	blx	r3
   81264:	2801      	cmp	r0, #1
   81266:	d10c      	bne.n	81282 <xQueueGenericReceive+0x86>
						{
							portYIELD_WITHIN_API();
   81268:	4b35      	ldr	r3, [pc, #212]	; (81340 <xQueueGenericReceive+0x144>)
   8126a:	4798      	blx	r3
   8126c:	e009      	b.n	81282 <xQueueGenericReceive+0x86>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
   8126e:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   81270:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81272:	b133      	cbz	r3, 81282 <xQueueGenericReceive+0x86>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   81274:	f104 0024 	add.w	r0, r4, #36	; 0x24
   81278:	4b30      	ldr	r3, [pc, #192]	; (8133c <xQueueGenericReceive+0x140>)
   8127a:	4798      	blx	r3
   8127c:	b108      	cbz	r0, 81282 <xQueueGenericReceive+0x86>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
   8127e:	4b30      	ldr	r3, [pc, #192]	; (81340 <xQueueGenericReceive+0x144>)
   81280:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
   81282:	4b2b      	ldr	r3, [pc, #172]	; (81330 <xQueueGenericReceive+0x134>)
   81284:	4798      	blx	r3
				return pdPASS;
   81286:	2001      	movs	r0, #1
   81288:	e04b      	b.n	81322 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
   8128a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
   8128e:	b91b      	cbnz	r3, 81298 <xQueueGenericReceive+0x9c>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   81290:	4b27      	ldr	r3, [pc, #156]	; (81330 <xQueueGenericReceive+0x134>)
   81292:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   81294:	2000      	movs	r0, #0
   81296:	e044      	b.n	81322 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
   81298:	b917      	cbnz	r7, 812a0 <xQueueGenericReceive+0xa4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   8129a:	a802      	add	r0, sp, #8
   8129c:	47d8      	blx	fp
					xEntryTimeSet = pdTRUE;
   8129e:	2701      	movs	r7, #1
				}
			}
		}
		taskEXIT_CRITICAL();
   812a0:	47a8      	blx	r5

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   812a2:	4b28      	ldr	r3, [pc, #160]	; (81344 <xQueueGenericReceive+0x148>)
   812a4:	4798      	blx	r3
		prvLockQueue( pxQueue );
   812a6:	47b0      	blx	r6
   812a8:	6c63      	ldr	r3, [r4, #68]	; 0x44
   812aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   812ae:	bf04      	itt	eq
   812b0:	2300      	moveq	r3, #0
   812b2:	6463      	streq	r3, [r4, #68]	; 0x44
   812b4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   812b6:	f1b3 3fff 	cmp.w	r3, #4294967295
   812ba:	bf04      	itt	eq
   812bc:	2300      	moveq	r3, #0
   812be:	64a3      	streq	r3, [r4, #72]	; 0x48
   812c0:	47a8      	blx	r5

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   812c2:	a802      	add	r0, sp, #8
   812c4:	f10d 0106 	add.w	r1, sp, #6
   812c8:	4b1f      	ldr	r3, [pc, #124]	; (81348 <xQueueGenericReceive+0x14c>)
   812ca:	4798      	blx	r3
   812cc:	bb18      	cbnz	r0, 81316 <xQueueGenericReceive+0x11a>

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
   812ce:	47b0      	blx	r6
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
   812d0:	f8d4 8038 	ldr.w	r8, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
   812d4:	47a8      	blx	r5
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   812d6:	f1b8 0f00 	cmp.w	r8, #0
   812da:	d116      	bne.n	8130a <xQueueGenericReceive+0x10e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   812dc:	6823      	ldr	r3, [r4, #0]
   812de:	b923      	cbnz	r3, 812ea <xQueueGenericReceive+0xee>
					{
						portENTER_CRITICAL();
   812e0:	47b0      	blx	r6
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   812e2:	6860      	ldr	r0, [r4, #4]
   812e4:	4b19      	ldr	r3, [pc, #100]	; (8134c <xQueueGenericReceive+0x150>)
   812e6:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
   812e8:	47a8      	blx	r5
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   812ea:	f104 0024 	add.w	r0, r4, #36	; 0x24
   812ee:	f8bd 1006 	ldrh.w	r1, [sp, #6]
   812f2:	4b17      	ldr	r3, [pc, #92]	; (81350 <xQueueGenericReceive+0x154>)
   812f4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   812f6:	4620      	mov	r0, r4
   812f8:	4b16      	ldr	r3, [pc, #88]	; (81354 <xQueueGenericReceive+0x158>)
   812fa:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   812fc:	4b16      	ldr	r3, [pc, #88]	; (81358 <xQueueGenericReceive+0x15c>)
   812fe:	4798      	blx	r3
   81300:	2800      	cmp	r0, #0
   81302:	d195      	bne.n	81230 <xQueueGenericReceive+0x34>
				{
					portYIELD_WITHIN_API();
   81304:	4b0e      	ldr	r3, [pc, #56]	; (81340 <xQueueGenericReceive+0x144>)
   81306:	4798      	blx	r3
   81308:	e792      	b.n	81230 <xQueueGenericReceive+0x34>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   8130a:	4620      	mov	r0, r4
   8130c:	4b11      	ldr	r3, [pc, #68]	; (81354 <xQueueGenericReceive+0x158>)
   8130e:	4798      	blx	r3
				( void ) xTaskResumeAll();
   81310:	4b11      	ldr	r3, [pc, #68]	; (81358 <xQueueGenericReceive+0x15c>)
   81312:	4798      	blx	r3
   81314:	e78c      	b.n	81230 <xQueueGenericReceive+0x34>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   81316:	4620      	mov	r0, r4
   81318:	4b0e      	ldr	r3, [pc, #56]	; (81354 <xQueueGenericReceive+0x158>)
   8131a:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8131c:	4b0e      	ldr	r3, [pc, #56]	; (81358 <xQueueGenericReceive+0x15c>)
   8131e:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   81320:	2000      	movs	r0, #0
		}
	}
}
   81322:	b005      	add	sp, #20
   81324:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81328:	00080c09 	.word	0x00080c09
   8132c:	00080c19 	.word	0x00080c19
   81330:	00080c39 	.word	0x00080c39
   81334:	00080ec1 	.word	0x00080ec1
   81338:	00081cc9 	.word	0x00081cc9
   8133c:	00081b85 	.word	0x00081b85
   81340:	00080bf9 	.word	0x00080bf9
   81344:	0008167d 	.word	0x0008167d
   81348:	00081c31 	.word	0x00081c31
   8134c:	00081cf5 	.word	0x00081cf5
   81350:	00081ad9 	.word	0x00081ad9
   81354:	00080ee9 	.word	0x00080ee9
   81358:	000817d9 	.word	0x000817d9
   8135c:	00081c09 	.word	0x00081c09

00081360 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
   81360:	b538      	push	{r3, r4, r5, lr}
   81362:	4604      	mov	r4, r0
   81364:	460d      	mov	r5, r1
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   81366:	4b0d      	ldr	r3, [pc, #52]	; (8139c <vQueueWaitForMessageRestricted+0x3c>)
   81368:	4798      	blx	r3
   8136a:	6c63      	ldr	r3, [r4, #68]	; 0x44
   8136c:	f1b3 3fff 	cmp.w	r3, #4294967295
   81370:	bf04      	itt	eq
   81372:	2300      	moveq	r3, #0
   81374:	6463      	streq	r3, [r4, #68]	; 0x44
   81376:	6ca3      	ldr	r3, [r4, #72]	; 0x48
   81378:	f1b3 3fff 	cmp.w	r3, #4294967295
   8137c:	bf04      	itt	eq
   8137e:	2300      	moveq	r3, #0
   81380:	64a3      	streq	r3, [r4, #72]	; 0x48
   81382:	4b07      	ldr	r3, [pc, #28]	; (813a0 <vQueueWaitForMessageRestricted+0x40>)
   81384:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
   81386:	6ba3      	ldr	r3, [r4, #56]	; 0x38
   81388:	b923      	cbnz	r3, 81394 <vQueueWaitForMessageRestricted+0x34>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   8138a:	f104 0024 	add.w	r0, r4, #36	; 0x24
   8138e:	4629      	mov	r1, r5
   81390:	4b04      	ldr	r3, [pc, #16]	; (813a4 <vQueueWaitForMessageRestricted+0x44>)
   81392:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
   81394:	4620      	mov	r0, r4
   81396:	4b04      	ldr	r3, [pc, #16]	; (813a8 <vQueueWaitForMessageRestricted+0x48>)
   81398:	4798      	blx	r3
   8139a:	bd38      	pop	{r3, r4, r5, pc}
   8139c:	00080c19 	.word	0x00080c19
   813a0:	00080c39 	.word	0x00080c39
   813a4:	00081b3d 	.word	0x00081b3d
   813a8:	00080ee9 	.word	0x00080ee9

000813ac <prvAddCurrentTaskToDelayedList>:
	#endif
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
   813ac:	b510      	push	{r4, lr}
   813ae:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   813b0:	4b0f      	ldr	r3, [pc, #60]	; (813f0 <prvAddCurrentTaskToDelayedList+0x44>)
   813b2:	681b      	ldr	r3, [r3, #0]
   813b4:	8098      	strh	r0, [r3, #4]

	if( xTimeToWake < xTickCount )
   813b6:	4b0f      	ldr	r3, [pc, #60]	; (813f4 <prvAddCurrentTaskToDelayedList+0x48>)
   813b8:	881b      	ldrh	r3, [r3, #0]
   813ba:	b29b      	uxth	r3, r3
   813bc:	4298      	cmp	r0, r3
   813be:	d207      	bcs.n	813d0 <prvAddCurrentTaskToDelayedList+0x24>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   813c0:	4b0d      	ldr	r3, [pc, #52]	; (813f8 <prvAddCurrentTaskToDelayedList+0x4c>)
   813c2:	6818      	ldr	r0, [r3, #0]
   813c4:	4b0a      	ldr	r3, [pc, #40]	; (813f0 <prvAddCurrentTaskToDelayedList+0x44>)
   813c6:	6819      	ldr	r1, [r3, #0]
   813c8:	3104      	adds	r1, #4
   813ca:	4b0c      	ldr	r3, [pc, #48]	; (813fc <prvAddCurrentTaskToDelayedList+0x50>)
   813cc:	4798      	blx	r3
   813ce:	bd10      	pop	{r4, pc}
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   813d0:	4b0b      	ldr	r3, [pc, #44]	; (81400 <prvAddCurrentTaskToDelayedList+0x54>)
   813d2:	6818      	ldr	r0, [r3, #0]
   813d4:	4b06      	ldr	r3, [pc, #24]	; (813f0 <prvAddCurrentTaskToDelayedList+0x44>)
   813d6:	6819      	ldr	r1, [r3, #0]
   813d8:	3104      	adds	r1, #4
   813da:	4b08      	ldr	r3, [pc, #32]	; (813fc <prvAddCurrentTaskToDelayedList+0x50>)
   813dc:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   813de:	4b09      	ldr	r3, [pc, #36]	; (81404 <prvAddCurrentTaskToDelayedList+0x58>)
   813e0:	881b      	ldrh	r3, [r3, #0]
   813e2:	b29b      	uxth	r3, r3
   813e4:	429c      	cmp	r4, r3
		{
			xNextTaskUnblockTime = xTimeToWake;
   813e6:	bf3c      	itt	cc
   813e8:	4b06      	ldrcc	r3, [pc, #24]	; (81404 <prvAddCurrentTaskToDelayedList+0x58>)
   813ea:	801c      	strhcc	r4, [r3, #0]
   813ec:	bd10      	pop	{r4, pc}
   813ee:	bf00      	nop
   813f0:	20078b50 	.word	0x20078b50
   813f4:	20078b6c 	.word	0x20078b6c
   813f8:	20078b70 	.word	0x20078b70
   813fc:	00080b3d 	.word	0x00080b3d
   81400:	20078a4c 	.word	0x20078a4c
   81404:	20070138 	.word	0x20070138

00081408 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
   81408:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   8140c:	460e      	mov	r6, r1
   8140e:	4617      	mov	r7, r2
   81410:	469a      	mov	sl, r3
   81412:	9d0a      	ldr	r5, [sp, #40]	; 0x28
   81414:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
   81418:	4681      	mov	r9, r0
   8141a:	b918      	cbnz	r0, 81424 <xTaskGenericCreate+0x1c>
   8141c:	4b62      	ldr	r3, [pc, #392]	; (815a8 <xTaskGenericCreate+0x1a0>)
   8141e:	4798      	blx	r3
   81420:	bf00      	nop
   81422:	e7fd      	b.n	81420 <xTaskGenericCreate+0x18>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   81424:	2d09      	cmp	r5, #9
   81426:	d903      	bls.n	81430 <xTaskGenericCreate+0x28>
   81428:	4b5f      	ldr	r3, [pc, #380]	; (815a8 <xTaskGenericCreate+0x1a0>)
   8142a:	4798      	blx	r3
   8142c:	bf00      	nop
   8142e:	e7fd      	b.n	8142c <xTaskGenericCreate+0x24>
{
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
   81430:	2050      	movs	r0, #80	; 0x50
   81432:	4b5e      	ldr	r3, [pc, #376]	; (815ac <xTaskGenericCreate+0x1a4>)
   81434:	4798      	blx	r3

	if( pxNewTCB != NULL )
   81436:	4604      	mov	r4, r0
   81438:	2800      	cmp	r0, #0
   8143a:	f000 80b1 	beq.w	815a0 <xTaskGenericCreate+0x198>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   8143e:	f1b8 0f00 	cmp.w	r8, #0
   81442:	f040 80a9 	bne.w	81598 <xTaskGenericCreate+0x190>
   81446:	00b8      	lsls	r0, r7, #2
   81448:	4b58      	ldr	r3, [pc, #352]	; (815ac <xTaskGenericCreate+0x1a4>)
   8144a:	4798      	blx	r3
   8144c:	6320      	str	r0, [r4, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   8144e:	b918      	cbnz	r0, 81458 <xTaskGenericCreate+0x50>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   81450:	4620      	mov	r0, r4
   81452:	4b57      	ldr	r3, [pc, #348]	; (815b0 <xTaskGenericCreate+0x1a8>)
   81454:	4798      	blx	r3
   81456:	e0a3      	b.n	815a0 <xTaskGenericCreate+0x198>
			pxNewTCB = NULL;
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
   81458:	21a5      	movs	r1, #165	; 0xa5
   8145a:	00ba      	lsls	r2, r7, #2
   8145c:	4b55      	ldr	r3, [pc, #340]	; (815b4 <xTaskGenericCreate+0x1ac>)
   8145e:	4798      	blx	r3
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
   81460:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
   81464:	3f01      	subs	r7, #1
   81466:	6b23      	ldr	r3, [r4, #48]	; 0x30
   81468:	eb03 0387 	add.w	r3, r3, r7, lsl #2
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
   8146c:	f023 0b07 	bic.w	fp, r3, #7
{
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
   81470:	f104 0034 	add.w	r0, r4, #52	; 0x34
   81474:	4631      	mov	r1, r6
   81476:	2210      	movs	r2, #16
   81478:	4b4f      	ldr	r3, [pc, #316]	; (815b8 <xTaskGenericCreate+0x1b0>)
   8147a:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
   8147c:	2300      	movs	r3, #0
   8147e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   81482:	2d09      	cmp	r5, #9
   81484:	bf34      	ite	cc
   81486:	462e      	movcc	r6, r5
   81488:	2609      	movcs	r6, #9
	if( uxPriority >= configMAX_PRIORITIES )
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
	}

	pxTCB->uxPriority = uxPriority;
   8148a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   8148c:	64e6      	str	r6, [r4, #76]	; 0x4c
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   8148e:	1d27      	adds	r7, r4, #4
   81490:	4638      	mov	r0, r7
   81492:	f8df 8170 	ldr.w	r8, [pc, #368]	; 81604 <xTaskGenericCreate+0x1fc>
   81496:	47c0      	blx	r8
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   81498:	f104 0018 	add.w	r0, r4, #24
   8149c:	47c0      	blx	r8

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   8149e:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
   814a0:	f1c6 060a 	rsb	r6, r6, #10
   814a4:	8326      	strh	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   814a6:	6264      	str	r4, [r4, #36]	; 0x24
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   814a8:	4658      	mov	r0, fp
   814aa:	4649      	mov	r1, r9
   814ac:	4652      	mov	r2, sl
   814ae:	4b43      	ldr	r3, [pc, #268]	; (815bc <xTaskGenericCreate+0x1b4>)
   814b0:	4798      	blx	r3
   814b2:	6020      	str	r0, [r4, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   814b4:	f010 0f07 	tst.w	r0, #7
   814b8:	d003      	beq.n	814c2 <xTaskGenericCreate+0xba>
   814ba:	4b3b      	ldr	r3, [pc, #236]	; (815a8 <xTaskGenericCreate+0x1a0>)
   814bc:	4798      	blx	r3
   814be:	bf00      	nop
   814c0:	e7fd      	b.n	814be <xTaskGenericCreate+0xb6>

		if( ( void * ) pxCreatedTask != NULL )
   814c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   814c4:	b103      	cbz	r3, 814c8 <xTaskGenericCreate+0xc0>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
   814c6:	601c      	str	r4, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
   814c8:	4b3d      	ldr	r3, [pc, #244]	; (815c0 <xTaskGenericCreate+0x1b8>)
   814ca:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   814cc:	4b3d      	ldr	r3, [pc, #244]	; (815c4 <xTaskGenericCreate+0x1bc>)
   814ce:	681a      	ldr	r2, [r3, #0]
   814d0:	3201      	adds	r2, #1
   814d2:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   814d4:	4b3c      	ldr	r3, [pc, #240]	; (815c8 <xTaskGenericCreate+0x1c0>)
   814d6:	681b      	ldr	r3, [r3, #0]
   814d8:	bb2b      	cbnz	r3, 81526 <xTaskGenericCreate+0x11e>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   814da:	4b3b      	ldr	r3, [pc, #236]	; (815c8 <xTaskGenericCreate+0x1c0>)
   814dc:	601c      	str	r4, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
   814de:	4b39      	ldr	r3, [pc, #228]	; (815c4 <xTaskGenericCreate+0x1bc>)
   814e0:	681b      	ldr	r3, [r3, #0]
   814e2:	2b01      	cmp	r3, #1
   814e4:	d129      	bne.n	8153a <xTaskGenericCreate+0x132>
   814e6:	4e39      	ldr	r6, [pc, #228]	; (815cc <xTaskGenericCreate+0x1c4>)
   814e8:	f106 09c8 	add.w	r9, r6, #200	; 0xc8
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
   814ec:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 815d0 <xTaskGenericCreate+0x1c8>
   814f0:	4630      	mov	r0, r6
   814f2:	47c0      	blx	r8
   814f4:	3614      	adds	r6, #20

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
   814f6:	454e      	cmp	r6, r9
   814f8:	d1fa      	bne.n	814f0 <xTaskGenericCreate+0xe8>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
   814fa:	f8df 910c 	ldr.w	r9, [pc, #268]	; 81608 <xTaskGenericCreate+0x200>
   814fe:	4648      	mov	r0, r9
   81500:	4e33      	ldr	r6, [pc, #204]	; (815d0 <xTaskGenericCreate+0x1c8>)
   81502:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
   81504:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8160c <xTaskGenericCreate+0x204>
   81508:	4640      	mov	r0, r8
   8150a:	47b0      	blx	r6
	vListInitialise( ( xList * ) &xPendingReadyList );
   8150c:	4831      	ldr	r0, [pc, #196]	; (815d4 <xTaskGenericCreate+0x1cc>)
   8150e:	47b0      	blx	r6

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
   81510:	4831      	ldr	r0, [pc, #196]	; (815d8 <xTaskGenericCreate+0x1d0>)
   81512:	47b0      	blx	r6
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
   81514:	4831      	ldr	r0, [pc, #196]	; (815dc <xTaskGenericCreate+0x1d4>)
   81516:	47b0      	blx	r6
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   81518:	4b31      	ldr	r3, [pc, #196]	; (815e0 <xTaskGenericCreate+0x1d8>)
   8151a:	f8c3 9000 	str.w	r9, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   8151e:	4b31      	ldr	r3, [pc, #196]	; (815e4 <xTaskGenericCreate+0x1dc>)
   81520:	f8c3 8000 	str.w	r8, [r3]
   81524:	e009      	b.n	8153a <xTaskGenericCreate+0x132>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   81526:	4b30      	ldr	r3, [pc, #192]	; (815e8 <xTaskGenericCreate+0x1e0>)
   81528:	681b      	ldr	r3, [r3, #0]
   8152a:	b933      	cbnz	r3, 8153a <xTaskGenericCreate+0x132>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   8152c:	4b26      	ldr	r3, [pc, #152]	; (815c8 <xTaskGenericCreate+0x1c0>)
   8152e:	681b      	ldr	r3, [r3, #0]
   81530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81532:	429d      	cmp	r5, r3
					{
						pxCurrentTCB = pxNewTCB;
   81534:	bf24      	itt	cs
   81536:	4b24      	ldrcs	r3, [pc, #144]	; (815c8 <xTaskGenericCreate+0x1c0>)
   81538:	601c      	strcs	r4, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
   8153a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8153c:	4a2b      	ldr	r2, [pc, #172]	; (815ec <xTaskGenericCreate+0x1e4>)
   8153e:	6812      	ldr	r2, [r2, #0]
   81540:	4293      	cmp	r3, r2
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
   81542:	bf84      	itt	hi
   81544:	4a29      	ldrhi	r2, [pc, #164]	; (815ec <xTaskGenericCreate+0x1e4>)
   81546:	6013      	strhi	r3, [r2, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
   81548:	4a29      	ldr	r2, [pc, #164]	; (815f0 <xTaskGenericCreate+0x1e8>)
   8154a:	6811      	ldr	r1, [r2, #0]
   8154c:	6461      	str	r1, [r4, #68]	; 0x44
			}
			#endif
			uxTaskNumber++;
   8154e:	3101      	adds	r1, #1
   81550:	6011      	str	r1, [r2, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
   81552:	4a28      	ldr	r2, [pc, #160]	; (815f4 <xTaskGenericCreate+0x1ec>)
   81554:	6812      	ldr	r2, [r2, #0]
   81556:	4293      	cmp	r3, r2
   81558:	bf84      	itt	hi
   8155a:	4a26      	ldrhi	r2, [pc, #152]	; (815f4 <xTaskGenericCreate+0x1ec>)
   8155c:	6013      	strhi	r3, [r2, #0]
   8155e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81562:	481a      	ldr	r0, [pc, #104]	; (815cc <xTaskGenericCreate+0x1c4>)
   81564:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81568:	4639      	mov	r1, r7
   8156a:	4b23      	ldr	r3, [pc, #140]	; (815f8 <xTaskGenericCreate+0x1f0>)
   8156c:	4798      	blx	r3

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   8156e:	4b23      	ldr	r3, [pc, #140]	; (815fc <xTaskGenericCreate+0x1f4>)
   81570:	4798      	blx	r3
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
   81572:	4b1d      	ldr	r3, [pc, #116]	; (815e8 <xTaskGenericCreate+0x1e0>)
   81574:	681b      	ldr	r3, [r3, #0]
   81576:	b14b      	cbz	r3, 8158c <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   81578:	4b13      	ldr	r3, [pc, #76]	; (815c8 <xTaskGenericCreate+0x1c0>)
   8157a:	681b      	ldr	r3, [r3, #0]
   8157c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8157e:	429d      	cmp	r5, r3
   81580:	d907      	bls.n	81592 <xTaskGenericCreate+0x18a>
			{
				portYIELD_WITHIN_API();
   81582:	4b1f      	ldr	r3, [pc, #124]	; (81600 <xTaskGenericCreate+0x1f8>)
   81584:	4798      	blx	r3
			#endif
			uxTaskNumber++;

			prvAddTaskToReadyQueue( pxNewTCB );

			xReturn = pdPASS;
   81586:	2001      	movs	r0, #1
   81588:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8158c:	2001      	movs	r0, #1
   8158e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81592:	2001      	movs	r0, #1
   81594:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if( pxNewTCB != NULL )
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
   81598:	f8c0 8030 	str.w	r8, [r0, #48]	; 0x30
   8159c:	4640      	mov	r0, r8
   8159e:	e75b      	b.n	81458 <xTaskGenericCreate+0x50>
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   815a0:	f04f 30ff 	mov.w	r0, #4294967295
			}
		}
	}

	return xReturn;
}
   815a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   815a8:	00080c09 	.word	0x00080c09
   815ac:	00080d65 	.word	0x00080d65
   815b0:	00080e29 	.word	0x00080e29
   815b4:	00082b39 	.word	0x00082b39
   815b8:	00082d3d 	.word	0x00082d3d
   815bc:	00080bbd 	.word	0x00080bbd
   815c0:	00080c19 	.word	0x00080c19
   815c4:	20078b90 	.word	0x20078b90
   815c8:	20078b50 	.word	0x20078b50
   815cc:	20078a84 	.word	0x20078a84
   815d0:	00080b01 	.word	0x00080b01
   815d4:	20078b54 	.word	0x20078b54
   815d8:	20078a58 	.word	0x20078a58
   815dc:	20078a38 	.word	0x20078a38
   815e0:	20078a4c 	.word	0x20078a4c
   815e4:	20078b70 	.word	0x20078b70
   815e8:	20078a50 	.word	0x20078a50
   815ec:	20078b94 	.word	0x20078b94
   815f0:	20078b74 	.word	0x20078b74
   815f4:	20078a80 	.word	0x20078a80
   815f8:	00080b21 	.word	0x00080b21
   815fc:	00080c39 	.word	0x00080c39
   81600:	00080bf9 	.word	0x00080bf9
   81604:	00080b19 	.word	0x00080b19
   81608:	20078b78 	.word	0x20078b78
   8160c:	20078a6c 	.word	0x20078a6c

00081610 <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
   81610:	b510      	push	{r4, lr}
   81612:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
   81614:	2300      	movs	r3, #0
   81616:	9300      	str	r3, [sp, #0]
   81618:	9301      	str	r3, [sp, #4]
   8161a:	9302      	str	r3, [sp, #8]
   8161c:	9303      	str	r3, [sp, #12]
   8161e:	480f      	ldr	r0, [pc, #60]	; (8165c <vTaskStartScheduler+0x4c>)
   81620:	490f      	ldr	r1, [pc, #60]	; (81660 <vTaskStartScheduler+0x50>)
   81622:	f44f 7280 	mov.w	r2, #256	; 0x100
   81626:	4c0f      	ldr	r4, [pc, #60]	; (81664 <vTaskStartScheduler+0x54>)
   81628:	47a0      	blx	r4
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   8162a:	2801      	cmp	r0, #1
   8162c:	d10e      	bne.n	8164c <vTaskStartScheduler+0x3c>
		{
			xReturn = xTimerCreateTimerTask();
   8162e:	4b0e      	ldr	r3, [pc, #56]	; (81668 <vTaskStartScheduler+0x58>)
   81630:	4798      	blx	r3
		}
	}
	#endif

	if( xReturn == pdPASS )
   81632:	2801      	cmp	r0, #1
   81634:	d10a      	bne.n	8164c <vTaskStartScheduler+0x3c>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
   81636:	4b0d      	ldr	r3, [pc, #52]	; (8166c <vTaskStartScheduler+0x5c>)
   81638:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
   8163a:	2201      	movs	r2, #1
   8163c:	4b0c      	ldr	r3, [pc, #48]	; (81670 <vTaskStartScheduler+0x60>)
   8163e:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
   81640:	2200      	movs	r2, #0
   81642:	4b0c      	ldr	r3, [pc, #48]	; (81674 <vTaskStartScheduler+0x64>)
   81644:	801a      	strh	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   81646:	4b0c      	ldr	r3, [pc, #48]	; (81678 <vTaskStartScheduler+0x68>)
   81648:	4798      	blx	r3
   8164a:	e004      	b.n	81656 <vTaskStartScheduler+0x46>
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
   8164c:	b918      	cbnz	r0, 81656 <vTaskStartScheduler+0x46>
   8164e:	4b07      	ldr	r3, [pc, #28]	; (8166c <vTaskStartScheduler+0x5c>)
   81650:	4798      	blx	r3
   81652:	bf00      	nop
   81654:	e7fd      	b.n	81652 <vTaskStartScheduler+0x42>
}
   81656:	b004      	add	sp, #16
   81658:	bd10      	pop	{r4, pc}
   8165a:	bf00      	nop
   8165c:	000819c5 	.word	0x000819c5
   81660:	00085a00 	.word	0x00085a00
   81664:	00081409 	.word	0x00081409
   81668:	00081e6d 	.word	0x00081e6d
   8166c:	00080c09 	.word	0x00080c09
   81670:	20078a50 	.word	0x20078a50
   81674:	20078b6c 	.word	0x20078b6c
   81678:	00080cd5 	.word	0x00080cd5

0008167c <vTaskSuspendAll>:

void vTaskSuspendAll( void )
{
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
   8167c:	4b02      	ldr	r3, [pc, #8]	; (81688 <vTaskSuspendAll+0xc>)
   8167e:	681a      	ldr	r2, [r3, #0]
   81680:	3201      	adds	r2, #1
   81682:	601a      	str	r2, [r3, #0]
   81684:	4770      	bx	lr
   81686:	bf00      	nop
   81688:	20078b4c 	.word	0x20078b4c

0008168c <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
   8168c:	b510      	push	{r4, lr}
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   8168e:	4b04      	ldr	r3, [pc, #16]	; (816a0 <xTaskGetTickCount+0x14>)
   81690:	4798      	blx	r3
	{
		xTicks = xTickCount;
   81692:	4b04      	ldr	r3, [pc, #16]	; (816a4 <xTaskGetTickCount+0x18>)
   81694:	881c      	ldrh	r4, [r3, #0]
   81696:	b2a4      	uxth	r4, r4
	}
	taskEXIT_CRITICAL();
   81698:	4b03      	ldr	r3, [pc, #12]	; (816a8 <xTaskGetTickCount+0x1c>)
   8169a:	4798      	blx	r3

	return xTicks;
}
   8169c:	4620      	mov	r0, r4
   8169e:	bd10      	pop	{r4, pc}
   816a0:	00080c19 	.word	0x00080c19
   816a4:	20078b6c 	.word	0x20078b6c
   816a8:	00080c39 	.word	0x00080c39

000816ac <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   816ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   816b0:	4b3d      	ldr	r3, [pc, #244]	; (817a8 <vTaskIncrementTick+0xfc>)
   816b2:	681b      	ldr	r3, [r3, #0]
   816b4:	2b00      	cmp	r3, #0
   816b6:	d171      	bne.n	8179c <vTaskIncrementTick+0xf0>
	{
		++xTickCount;
   816b8:	4b3c      	ldr	r3, [pc, #240]	; (817ac <vTaskIncrementTick+0x100>)
   816ba:	881a      	ldrh	r2, [r3, #0]
   816bc:	3201      	adds	r2, #1
   816be:	b292      	uxth	r2, r2
   816c0:	801a      	strh	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   816c2:	881b      	ldrh	r3, [r3, #0]
   816c4:	b29b      	uxth	r3, r3
   816c6:	bb03      	cbnz	r3, 8170a <vTaskIncrementTick+0x5e>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   816c8:	4b39      	ldr	r3, [pc, #228]	; (817b0 <vTaskIncrementTick+0x104>)
   816ca:	681b      	ldr	r3, [r3, #0]
   816cc:	681b      	ldr	r3, [r3, #0]
   816ce:	b11b      	cbz	r3, 816d8 <vTaskIncrementTick+0x2c>
   816d0:	4b38      	ldr	r3, [pc, #224]	; (817b4 <vTaskIncrementTick+0x108>)
   816d2:	4798      	blx	r3
   816d4:	bf00      	nop
   816d6:	e7fd      	b.n	816d4 <vTaskIncrementTick+0x28>

			pxTemp = pxDelayedTaskList;
   816d8:	4b35      	ldr	r3, [pc, #212]	; (817b0 <vTaskIncrementTick+0x104>)
   816da:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   816dc:	4a36      	ldr	r2, [pc, #216]	; (817b8 <vTaskIncrementTick+0x10c>)
   816de:	6810      	ldr	r0, [r2, #0]
   816e0:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   816e2:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   816e4:	4a35      	ldr	r2, [pc, #212]	; (817bc <vTaskIncrementTick+0x110>)
   816e6:	6811      	ldr	r1, [r2, #0]
   816e8:	3101      	adds	r1, #1
   816ea:	6011      	str	r1, [r2, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   816ec:	681b      	ldr	r3, [r3, #0]
   816ee:	681b      	ldr	r3, [r3, #0]
   816f0:	b923      	cbnz	r3, 816fc <vTaskIncrementTick+0x50>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   816f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
   816f6:	4b32      	ldr	r3, [pc, #200]	; (817c0 <vTaskIncrementTick+0x114>)
   816f8:	801a      	strh	r2, [r3, #0]
   816fa:	e006      	b.n	8170a <vTaskIncrementTick+0x5e>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   816fc:	4b2c      	ldr	r3, [pc, #176]	; (817b0 <vTaskIncrementTick+0x104>)
   816fe:	681b      	ldr	r3, [r3, #0]
   81700:	68db      	ldr	r3, [r3, #12]
   81702:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   81704:	889a      	ldrh	r2, [r3, #4]
   81706:	4b2e      	ldr	r3, [pc, #184]	; (817c0 <vTaskIncrementTick+0x114>)
   81708:	801a      	strh	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   8170a:	4b28      	ldr	r3, [pc, #160]	; (817ac <vTaskIncrementTick+0x100>)
   8170c:	881a      	ldrh	r2, [r3, #0]
   8170e:	b292      	uxth	r2, r2
   81710:	4b2b      	ldr	r3, [pc, #172]	; (817c0 <vTaskIncrementTick+0x114>)
   81712:	881b      	ldrh	r3, [r3, #0]
   81714:	b29b      	uxth	r3, r3
   81716:	429a      	cmp	r2, r3
   81718:	d344      	bcc.n	817a4 <vTaskIncrementTick+0xf8>
   8171a:	4b25      	ldr	r3, [pc, #148]	; (817b0 <vTaskIncrementTick+0x104>)
   8171c:	681b      	ldr	r3, [r3, #0]
   8171e:	681b      	ldr	r3, [r3, #0]
   81720:	b153      	cbz	r3, 81738 <vTaskIncrementTick+0x8c>
   81722:	4b23      	ldr	r3, [pc, #140]	; (817b0 <vTaskIncrementTick+0x104>)
   81724:	681b      	ldr	r3, [r3, #0]
   81726:	68db      	ldr	r3, [r3, #12]
   81728:	68dc      	ldr	r4, [r3, #12]
   8172a:	88a3      	ldrh	r3, [r4, #4]
   8172c:	4a1f      	ldr	r2, [pc, #124]	; (817ac <vTaskIncrementTick+0x100>)
   8172e:	8812      	ldrh	r2, [r2, #0]
   81730:	b292      	uxth	r2, r2
   81732:	4293      	cmp	r3, r2
   81734:	d914      	bls.n	81760 <vTaskIncrementTick+0xb4>
   81736:	e00f      	b.n	81758 <vTaskIncrementTick+0xac>
   81738:	f64f 72ff 	movw	r2, #65535	; 0xffff
   8173c:	4b20      	ldr	r3, [pc, #128]	; (817c0 <vTaskIncrementTick+0x114>)
   8173e:	801a      	strh	r2, [r3, #0]
   81740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81744:	4b1a      	ldr	r3, [pc, #104]	; (817b0 <vTaskIncrementTick+0x104>)
   81746:	681b      	ldr	r3, [r3, #0]
   81748:	68db      	ldr	r3, [r3, #12]
   8174a:	68dc      	ldr	r4, [r3, #12]
   8174c:	88a3      	ldrh	r3, [r4, #4]
   8174e:	4a17      	ldr	r2, [pc, #92]	; (817ac <vTaskIncrementTick+0x100>)
   81750:	8812      	ldrh	r2, [r2, #0]
   81752:	b292      	uxth	r2, r2
   81754:	4293      	cmp	r3, r2
   81756:	d907      	bls.n	81768 <vTaskIncrementTick+0xbc>
   81758:	4a19      	ldr	r2, [pc, #100]	; (817c0 <vTaskIncrementTick+0x114>)
   8175a:	8013      	strh	r3, [r2, #0]
   8175c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   81760:	4e18      	ldr	r6, [pc, #96]	; (817c4 <vTaskIncrementTick+0x118>)
   81762:	4f19      	ldr	r7, [pc, #100]	; (817c8 <vTaskIncrementTick+0x11c>)
   81764:	f8df 806c 	ldr.w	r8, [pc, #108]	; 817d4 <vTaskIncrementTick+0x128>
   81768:	1d25      	adds	r5, r4, #4
   8176a:	4628      	mov	r0, r5
   8176c:	47b0      	blx	r6
   8176e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   81770:	b113      	cbz	r3, 81778 <vTaskIncrementTick+0xcc>
   81772:	f104 0018 	add.w	r0, r4, #24
   81776:	47b0      	blx	r6
   81778:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8177a:	683a      	ldr	r2, [r7, #0]
   8177c:	4293      	cmp	r3, r2
   8177e:	bf88      	it	hi
   81780:	603b      	strhi	r3, [r7, #0]
   81782:	eb03 0083 	add.w	r0, r3, r3, lsl #2
   81786:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   8178a:	4629      	mov	r1, r5
   8178c:	4b0f      	ldr	r3, [pc, #60]	; (817cc <vTaskIncrementTick+0x120>)
   8178e:	4798      	blx	r3
   81790:	4b07      	ldr	r3, [pc, #28]	; (817b0 <vTaskIncrementTick+0x104>)
   81792:	681b      	ldr	r3, [r3, #0]
   81794:	681b      	ldr	r3, [r3, #0]
   81796:	2b00      	cmp	r3, #0
   81798:	d1d4      	bne.n	81744 <vTaskIncrementTick+0x98>
   8179a:	e7cd      	b.n	81738 <vTaskIncrementTick+0x8c>
	}
	else
	{
		++uxMissedTicks;
   8179c:	4b0c      	ldr	r3, [pc, #48]	; (817d0 <vTaskIncrementTick+0x124>)
   8179e:	681a      	ldr	r2, [r3, #0]
   817a0:	3201      	adds	r2, #1
   817a2:	601a      	str	r2, [r3, #0]
   817a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   817a8:	20078b4c 	.word	0x20078b4c
   817ac:	20078b6c 	.word	0x20078b6c
   817b0:	20078a4c 	.word	0x20078a4c
   817b4:	00080c09 	.word	0x00080c09
   817b8:	20078b70 	.word	0x20078b70
   817bc:	20078b68 	.word	0x20078b68
   817c0:	20070138 	.word	0x20070138
   817c4:	00080b81 	.word	0x00080b81
   817c8:	20078a80 	.word	0x20078a80
   817cc:	00080b21 	.word	0x00080b21
   817d0:	20078a34 	.word	0x20078a34
   817d4:	20078a84 	.word	0x20078a84

000817d8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
   817d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   817dc:	4b31      	ldr	r3, [pc, #196]	; (818a4 <xTaskResumeAll+0xcc>)
   817de:	681b      	ldr	r3, [r3, #0]
   817e0:	b91b      	cbnz	r3, 817ea <xTaskResumeAll+0x12>
   817e2:	4b31      	ldr	r3, [pc, #196]	; (818a8 <xTaskResumeAll+0xd0>)
   817e4:	4798      	blx	r3
   817e6:	bf00      	nop
   817e8:	e7fd      	b.n	817e6 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   817ea:	4b30      	ldr	r3, [pc, #192]	; (818ac <xTaskResumeAll+0xd4>)
   817ec:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   817ee:	4b2d      	ldr	r3, [pc, #180]	; (818a4 <xTaskResumeAll+0xcc>)
   817f0:	681a      	ldr	r2, [r3, #0]
   817f2:	3a01      	subs	r2, #1
   817f4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   817f6:	681b      	ldr	r3, [r3, #0]
   817f8:	2b00      	cmp	r3, #0
   817fa:	d148      	bne.n	8188e <xTaskResumeAll+0xb6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
   817fc:	4b2c      	ldr	r3, [pc, #176]	; (818b0 <xTaskResumeAll+0xd8>)
   817fe:	681b      	ldr	r3, [r3, #0]
   81800:	2b00      	cmp	r3, #0
   81802:	d046      	beq.n	81892 <xTaskResumeAll+0xba>
   81804:	2500      	movs	r5, #0
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   81806:	f8df 80d4 	ldr.w	r8, [pc, #212]	; 818dc <xTaskResumeAll+0x104>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
					uxListRemove( &( pxTCB->xEventListItem ) );
   8180a:	4f2a      	ldr	r7, [pc, #168]	; (818b4 <xTaskResumeAll+0xdc>)
					uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyQueue( pxTCB );
   8180c:	4e2a      	ldr	r6, [pc, #168]	; (818b8 <xTaskResumeAll+0xe0>)
   8180e:	e01d      	b.n	8184c <xTaskResumeAll+0x74>

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
   81810:	f8d8 300c 	ldr.w	r3, [r8, #12]
   81814:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
   81816:	f104 0018 	add.w	r0, r4, #24
   8181a:	47b8      	blx	r7
					uxListRemove( &( pxTCB->xGenericListItem ) );
   8181c:	f104 0904 	add.w	r9, r4, #4
   81820:	4648      	mov	r0, r9
   81822:	47b8      	blx	r7
					prvAddTaskToReadyQueue( pxTCB );
   81824:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81826:	6832      	ldr	r2, [r6, #0]
   81828:	4293      	cmp	r3, r2
   8182a:	bf88      	it	hi
   8182c:	6033      	strhi	r3, [r6, #0]
   8182e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81832:	4822      	ldr	r0, [pc, #136]	; (818bc <xTaskResumeAll+0xe4>)
   81834:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81838:	4649      	mov	r1, r9
   8183a:	4b21      	ldr	r3, [pc, #132]	; (818c0 <xTaskResumeAll+0xe8>)
   8183c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8183e:	4b21      	ldr	r3, [pc, #132]	; (818c4 <xTaskResumeAll+0xec>)
   81840:	681b      	ldr	r3, [r3, #0]
   81842:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
   81844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
					{
						xYieldRequired = pdTRUE;
   81846:	429a      	cmp	r2, r3
   81848:	bf28      	it	cs
   8184a:	2501      	movcs	r5, #1
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
   8184c:	f8d8 3000 	ldr.w	r3, [r8]
   81850:	2b00      	cmp	r3, #0
   81852:	d1dd      	bne.n	81810 <xTaskResumeAll+0x38>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   81854:	4b1c      	ldr	r3, [pc, #112]	; (818c8 <xTaskResumeAll+0xf0>)
   81856:	681b      	ldr	r3, [r3, #0]
   81858:	b163      	cbz	r3, 81874 <xTaskResumeAll+0x9c>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8185a:	4b1b      	ldr	r3, [pc, #108]	; (818c8 <xTaskResumeAll+0xf0>)
   8185c:	681b      	ldr	r3, [r3, #0]
   8185e:	b17b      	cbz	r3, 81880 <xTaskResumeAll+0xa8>
					{
						vTaskIncrementTick();
   81860:	4d1a      	ldr	r5, [pc, #104]	; (818cc <xTaskResumeAll+0xf4>)
						--uxMissedTicks;
   81862:	4c19      	ldr	r4, [pc, #100]	; (818c8 <xTaskResumeAll+0xf0>)
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
					{
						vTaskIncrementTick();
   81864:	47a8      	blx	r5
						--uxMissedTicks;
   81866:	6823      	ldr	r3, [r4, #0]
   81868:	3b01      	subs	r3, #1
   8186a:	6023      	str	r3, [r4, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
   8186c:	6823      	ldr	r3, [r4, #0]
   8186e:	2b00      	cmp	r3, #0
   81870:	d1f8      	bne.n	81864 <xTaskResumeAll+0x8c>
   81872:	e005      	b.n	81880 <xTaskResumeAll+0xa8>
						xYieldRequired = pdTRUE;
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
   81874:	2d01      	cmp	r5, #1
   81876:	d003      	beq.n	81880 <xTaskResumeAll+0xa8>
   81878:	4b15      	ldr	r3, [pc, #84]	; (818d0 <xTaskResumeAll+0xf8>)
   8187a:	681b      	ldr	r3, [r3, #0]
   8187c:	2b01      	cmp	r3, #1
   8187e:	d10a      	bne.n	81896 <xTaskResumeAll+0xbe>
				{
					xAlreadyYielded = pdTRUE;
					xMissedYield = pdFALSE;
   81880:	2200      	movs	r2, #0
   81882:	4b13      	ldr	r3, [pc, #76]	; (818d0 <xTaskResumeAll+0xf8>)
   81884:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
   81886:	4b13      	ldr	r3, [pc, #76]	; (818d4 <xTaskResumeAll+0xfc>)
   81888:	4798      	blx	r3
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
				{
					xAlreadyYielded = pdTRUE;
   8188a:	2401      	movs	r4, #1
   8188c:	e004      	b.n	81898 <xTaskResumeAll+0xc0>
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
   8188e:	2400      	movs	r4, #0
   81890:	e002      	b.n	81898 <xTaskResumeAll+0xc0>
   81892:	2400      	movs	r4, #0
   81894:	e000      	b.n	81898 <xTaskResumeAll+0xc0>
   81896:	2400      	movs	r4, #0
					portYIELD_WITHIN_API();
				}
			}
		}
	}
	taskEXIT_CRITICAL();
   81898:	4b0f      	ldr	r3, [pc, #60]	; (818d8 <xTaskResumeAll+0x100>)
   8189a:	4798      	blx	r3

	return xAlreadyYielded;
}
   8189c:	4620      	mov	r0, r4
   8189e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   818a2:	bf00      	nop
   818a4:	20078b4c 	.word	0x20078b4c
   818a8:	00080c09 	.word	0x00080c09
   818ac:	00080c19 	.word	0x00080c19
   818b0:	20078b90 	.word	0x20078b90
   818b4:	00080b81 	.word	0x00080b81
   818b8:	20078a80 	.word	0x20078a80
   818bc:	20078a84 	.word	0x20078a84
   818c0:	00080b21 	.word	0x00080b21
   818c4:	20078b50 	.word	0x20078b50
   818c8:	20078a34 	.word	0x20078a34
   818cc:	000816ad 	.word	0x000816ad
   818d0:	20078b8c 	.word	0x20078b8c
   818d4:	00080bf9 	.word	0x00080bf9
   818d8:	00080c39 	.word	0x00080c39
   818dc:	20078b54 	.word	0x20078b54

000818e0 <vTaskDelayUntil>:
 *----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( portTickType * const pxPreviousWakeTime, portTickType xTimeIncrement )
	{
   818e0:	b538      	push	{r3, r4, r5, lr}
   818e2:	460c      	mov	r4, r1
	portTickType xTimeToWake;
	portBASE_TYPE xAlreadyYielded, xShouldDelay = pdFALSE;

		configASSERT( pxPreviousWakeTime );
   818e4:	4605      	mov	r5, r0
   818e6:	b918      	cbnz	r0, 818f0 <vTaskDelayUntil+0x10>
   818e8:	4b1b      	ldr	r3, [pc, #108]	; (81958 <vTaskDelayUntil+0x78>)
   818ea:	4798      	blx	r3
   818ec:	bf00      	nop
   818ee:	e7fd      	b.n	818ec <vTaskDelayUntil+0xc>
		configASSERT( ( xTimeIncrement > 0U ) );
   818f0:	b919      	cbnz	r1, 818fa <vTaskDelayUntil+0x1a>
   818f2:	4b19      	ldr	r3, [pc, #100]	; (81958 <vTaskDelayUntil+0x78>)
   818f4:	4798      	blx	r3
   818f6:	bf00      	nop
   818f8:	e7fd      	b.n	818f6 <vTaskDelayUntil+0x16>

		vTaskSuspendAll();
   818fa:	4b18      	ldr	r3, [pc, #96]	; (8195c <vTaskDelayUntil+0x7c>)
   818fc:	4798      	blx	r3
		{
			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   818fe:	882b      	ldrh	r3, [r5, #0]
   81900:	441c      	add	r4, r3
   81902:	b2a4      	uxth	r4, r4

			if( xTickCount < *pxPreviousWakeTime )
   81904:	4a16      	ldr	r2, [pc, #88]	; (81960 <vTaskDelayUntil+0x80>)
   81906:	8812      	ldrh	r2, [r2, #0]
   81908:	b292      	uxth	r2, r2
   8190a:	4293      	cmp	r3, r2
   8190c:	d908      	bls.n	81920 <vTaskDelayUntil+0x40>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xTickCount ) )
   8190e:	42a3      	cmp	r3, r4
   81910:	d91e      	bls.n	81950 <vTaskDelayUntil+0x70>
   81912:	4b13      	ldr	r3, [pc, #76]	; (81960 <vTaskDelayUntil+0x80>)
   81914:	881b      	ldrh	r3, [r3, #0]
   81916:	b29b      	uxth	r3, r3
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   81918:	802c      	strh	r4, [r5, #0]

			if( xShouldDelay != pdFALSE )
   8191a:	429c      	cmp	r4, r3
   8191c:	d910      	bls.n	81940 <vTaskDelayUntil+0x60>
   8191e:	e007      	b.n	81930 <vTaskDelayUntil+0x50>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xTickCount ) )
   81920:	42a3      	cmp	r3, r4
   81922:	d813      	bhi.n	8194c <vTaskDelayUntil+0x6c>
   81924:	4b0e      	ldr	r3, [pc, #56]	; (81960 <vTaskDelayUntil+0x80>)
   81926:	881b      	ldrh	r3, [r3, #0]
   81928:	b29b      	uxth	r3, r3
   8192a:	429c      	cmp	r4, r3
   8192c:	d80e      	bhi.n	8194c <vTaskDelayUntil+0x6c>
   8192e:	e00f      	b.n	81950 <vTaskDelayUntil+0x70>
				traceTASK_DELAY_UNTIL();

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81930:	4b0c      	ldr	r3, [pc, #48]	; (81964 <vTaskDelayUntil+0x84>)
   81932:	6818      	ldr	r0, [r3, #0]
   81934:	3004      	adds	r0, #4
   81936:	4b0c      	ldr	r3, [pc, #48]	; (81968 <vTaskDelayUntil+0x88>)
   81938:	4798      	blx	r3
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   8193a:	4620      	mov	r0, r4
   8193c:	4b0b      	ldr	r3, [pc, #44]	; (8196c <vTaskDelayUntil+0x8c>)
   8193e:	4798      	blx	r3
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   81940:	4b0b      	ldr	r3, [pc, #44]	; (81970 <vTaskDelayUntil+0x90>)
   81942:	4798      	blx	r3

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   81944:	b930      	cbnz	r0, 81954 <vTaskDelayUntil+0x74>
		{
			portYIELD_WITHIN_API();
   81946:	4b0b      	ldr	r3, [pc, #44]	; (81974 <vTaskDelayUntil+0x94>)
   81948:	4798      	blx	r3
   8194a:	bd38      	pop	{r3, r4, r5, pc}
					xShouldDelay = pdTRUE;
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   8194c:	802c      	strh	r4, [r5, #0]
   8194e:	e7ef      	b.n	81930 <vTaskDelayUntil+0x50>
   81950:	802c      	strh	r4, [r5, #0]
   81952:	e7f5      	b.n	81940 <vTaskDelayUntil+0x60>
   81954:	bd38      	pop	{r3, r4, r5, pc}
   81956:	bf00      	nop
   81958:	00080c09 	.word	0x00080c09
   8195c:	0008167d 	.word	0x0008167d
   81960:	20078b6c 	.word	0x20078b6c
   81964:	20078b50 	.word	0x20078b50
   81968:	00080b81 	.word	0x00080b81
   8196c:	000813ad 	.word	0x000813ad
   81970:	000817d9 	.word	0x000817d9
   81974:	00080bf9 	.word	0x00080bf9

00081978 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
   81978:	b510      	push	{r4, lr}
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
   8197a:	4604      	mov	r4, r0
   8197c:	b180      	cbz	r0, 819a0 <vTaskDelay+0x28>
		{
			vTaskSuspendAll();
   8197e:	4b0a      	ldr	r3, [pc, #40]	; (819a8 <vTaskDelay+0x30>)
   81980:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
   81982:	4b0a      	ldr	r3, [pc, #40]	; (819ac <vTaskDelay+0x34>)
   81984:	881b      	ldrh	r3, [r3, #0]
   81986:	441c      	add	r4, r3
   81988:	b2a4      	uxth	r4, r4

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   8198a:	4b09      	ldr	r3, [pc, #36]	; (819b0 <vTaskDelay+0x38>)
   8198c:	6818      	ldr	r0, [r3, #0]
   8198e:	3004      	adds	r0, #4
   81990:	4b08      	ldr	r3, [pc, #32]	; (819b4 <vTaskDelay+0x3c>)
   81992:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
   81994:	4620      	mov	r0, r4
   81996:	4b08      	ldr	r3, [pc, #32]	; (819b8 <vTaskDelay+0x40>)
   81998:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
   8199a:	4b08      	ldr	r3, [pc, #32]	; (819bc <vTaskDelay+0x44>)
   8199c:	4798      	blx	r3
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   8199e:	b908      	cbnz	r0, 819a4 <vTaskDelay+0x2c>
		{
			portYIELD_WITHIN_API();
   819a0:	4b07      	ldr	r3, [pc, #28]	; (819c0 <vTaskDelay+0x48>)
   819a2:	4798      	blx	r3
   819a4:	bd10      	pop	{r4, pc}
   819a6:	bf00      	nop
   819a8:	0008167d 	.word	0x0008167d
   819ac:	20078b6c 	.word	0x20078b6c
   819b0:	20078b50 	.word	0x20078b50
   819b4:	00080b81 	.word	0x00080b81
   819b8:	000813ad 	.word	0x000813ad
   819bc:	000817d9 	.word	0x000817d9
   819c0:	00080bf9 	.word	0x00080bf9

000819c4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   819c4:	b580      	push	{r7, lr}
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   819c6:	4d15      	ldr	r5, [pc, #84]	; (81a1c <prvIdleTask+0x58>)

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   819c8:	4e15      	ldr	r6, [pc, #84]	; (81a20 <prvIdleTask+0x5c>)
			{
				taskYIELD();
   819ca:	f8df 8078 	ldr.w	r8, [pc, #120]	; 81a44 <prvIdleTask+0x80>
   819ce:	e01c      	b.n	81a0a <prvIdleTask+0x46>

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
		{
			vTaskSuspendAll();
   819d0:	4b14      	ldr	r3, [pc, #80]	; (81a24 <prvIdleTask+0x60>)
   819d2:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   819d4:	4b14      	ldr	r3, [pc, #80]	; (81a28 <prvIdleTask+0x64>)
   819d6:	681c      	ldr	r4, [r3, #0]
			xTaskResumeAll();
   819d8:	4b14      	ldr	r3, [pc, #80]	; (81a2c <prvIdleTask+0x68>)
   819da:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   819dc:	b1ac      	cbz	r4, 81a0a <prvIdleTask+0x46>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
   819de:	4b14      	ldr	r3, [pc, #80]	; (81a30 <prvIdleTask+0x6c>)
   819e0:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
   819e2:	4b11      	ldr	r3, [pc, #68]	; (81a28 <prvIdleTask+0x64>)
   819e4:	68db      	ldr	r3, [r3, #12]
   819e6:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xGenericListItem ) );
   819e8:	1d20      	adds	r0, r4, #4
   819ea:	4b12      	ldr	r3, [pc, #72]	; (81a34 <prvIdleTask+0x70>)
   819ec:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   819ee:	4b12      	ldr	r3, [pc, #72]	; (81a38 <prvIdleTask+0x74>)
   819f0:	681a      	ldr	r2, [r3, #0]
   819f2:	3a01      	subs	r2, #1
   819f4:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   819f6:	682b      	ldr	r3, [r5, #0]
   819f8:	3b01      	subs	r3, #1
   819fa:	602b      	str	r3, [r5, #0]
				}
				taskEXIT_CRITICAL();
   819fc:	4b0f      	ldr	r3, [pc, #60]	; (81a3c <prvIdleTask+0x78>)
   819fe:	4798      	blx	r3
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
   81a00:	6b20      	ldr	r0, [r4, #48]	; 0x30
   81a02:	4f0f      	ldr	r7, [pc, #60]	; (81a40 <prvIdleTask+0x7c>)
   81a04:	47b8      	blx	r7
		vPortFree( pxTCB );
   81a06:	4620      	mov	r0, r4
   81a08:	47b8      	blx	r7
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
   81a0a:	682b      	ldr	r3, [r5, #0]
   81a0c:	2b00      	cmp	r3, #0
   81a0e:	d1df      	bne.n	819d0 <prvIdleTask+0xc>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
   81a10:	6833      	ldr	r3, [r6, #0]
   81a12:	2b01      	cmp	r3, #1
   81a14:	d9f9      	bls.n	81a0a <prvIdleTask+0x46>
			{
				taskYIELD();
   81a16:	47c0      	blx	r8
   81a18:	e7f7      	b.n	81a0a <prvIdleTask+0x46>
   81a1a:	bf00      	nop
   81a1c:	20078a54 	.word	0x20078a54
   81a20:	20078a84 	.word	0x20078a84
   81a24:	0008167d 	.word	0x0008167d
   81a28:	20078a58 	.word	0x20078a58
   81a2c:	000817d9 	.word	0x000817d9
   81a30:	00080c19 	.word	0x00080c19
   81a34:	00080b81 	.word	0x00080b81
   81a38:	20078b90 	.word	0x20078b90
   81a3c:	00080c39 	.word	0x00080c39
   81a40:	00080e29 	.word	0x00080e29
   81a44:	00080bf9 	.word	0x00080bf9

00081a48 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   81a48:	b508      	push	{r3, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   81a4a:	4b1d      	ldr	r3, [pc, #116]	; (81ac0 <vTaskSwitchContext+0x78>)
   81a4c:	681b      	ldr	r3, [r3, #0]
   81a4e:	b95b      	cbnz	r3, 81a68 <vTaskSwitchContext+0x20>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81a50:	4b1c      	ldr	r3, [pc, #112]	; (81ac4 <vTaskSwitchContext+0x7c>)
   81a52:	681b      	ldr	r3, [r3, #0]
   81a54:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a58:	009b      	lsls	r3, r3, #2
   81a5a:	4a1b      	ldr	r2, [pc, #108]	; (81ac8 <vTaskSwitchContext+0x80>)
   81a5c:	58d3      	ldr	r3, [r2, r3]
   81a5e:	b9cb      	cbnz	r3, 81a94 <vTaskSwitchContext+0x4c>
   81a60:	4b18      	ldr	r3, [pc, #96]	; (81ac4 <vTaskSwitchContext+0x7c>)
   81a62:	681b      	ldr	r3, [r3, #0]
   81a64:	b953      	cbnz	r3, 81a7c <vTaskSwitchContext+0x34>
   81a66:	e005      	b.n	81a74 <vTaskSwitchContext+0x2c>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   81a68:	2201      	movs	r2, #1
   81a6a:	4b18      	ldr	r3, [pc, #96]	; (81acc <vTaskSwitchContext+0x84>)
   81a6c:	601a      	str	r2, [r3, #0]
   81a6e:	bd08      	pop	{r3, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   81a70:	681a      	ldr	r2, [r3, #0]
   81a72:	b92a      	cbnz	r2, 81a80 <vTaskSwitchContext+0x38>
   81a74:	4b16      	ldr	r3, [pc, #88]	; (81ad0 <vTaskSwitchContext+0x88>)
   81a76:	4798      	blx	r3
   81a78:	bf00      	nop
   81a7a:	e7fd      	b.n	81a78 <vTaskSwitchContext+0x30>
   81a7c:	4b11      	ldr	r3, [pc, #68]	; (81ac4 <vTaskSwitchContext+0x7c>)
   81a7e:	4912      	ldr	r1, [pc, #72]	; (81ac8 <vTaskSwitchContext+0x80>)
   81a80:	681a      	ldr	r2, [r3, #0]
   81a82:	3a01      	subs	r2, #1
   81a84:	601a      	str	r2, [r3, #0]
   81a86:	681a      	ldr	r2, [r3, #0]
   81a88:	eb02 0282 	add.w	r2, r2, r2, lsl #2
   81a8c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
   81a90:	2a00      	cmp	r2, #0
   81a92:	d0ed      	beq.n	81a70 <vTaskSwitchContext+0x28>
   81a94:	4b0b      	ldr	r3, [pc, #44]	; (81ac4 <vTaskSwitchContext+0x7c>)
   81a96:	681b      	ldr	r3, [r3, #0]
   81a98:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81a9c:	4a0a      	ldr	r2, [pc, #40]	; (81ac8 <vTaskSwitchContext+0x80>)
   81a9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81aa2:	685a      	ldr	r2, [r3, #4]
   81aa4:	6852      	ldr	r2, [r2, #4]
   81aa6:	605a      	str	r2, [r3, #4]
   81aa8:	f103 0108 	add.w	r1, r3, #8
   81aac:	428a      	cmp	r2, r1
   81aae:	bf04      	itt	eq
   81ab0:	6852      	ldreq	r2, [r2, #4]
   81ab2:	605a      	streq	r2, [r3, #4]
   81ab4:	685b      	ldr	r3, [r3, #4]
   81ab6:	68da      	ldr	r2, [r3, #12]
   81ab8:	4b06      	ldr	r3, [pc, #24]	; (81ad4 <vTaskSwitchContext+0x8c>)
   81aba:	601a      	str	r2, [r3, #0]
   81abc:	bd08      	pop	{r3, pc}
   81abe:	bf00      	nop
   81ac0:	20078b4c 	.word	0x20078b4c
   81ac4:	20078a80 	.word	0x20078a80
   81ac8:	20078a84 	.word	0x20078a84
   81acc:	20078b8c 	.word	0x20078b8c
   81ad0:	00080c09 	.word	0x00080c09
   81ad4:	20078b50 	.word	0x20078b50

00081ad8 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
   81ad8:	b538      	push	{r3, r4, r5, lr}
   81ada:	460c      	mov	r4, r1
portTickType xTimeToWake;

	configASSERT( pxEventList );
   81adc:	b918      	cbnz	r0, 81ae6 <vTaskPlaceOnEventList+0xe>
   81ade:	4b0f      	ldr	r3, [pc, #60]	; (81b1c <vTaskPlaceOnEventList+0x44>)
   81ae0:	4798      	blx	r3
   81ae2:	bf00      	nop
   81ae4:	e7fd      	b.n	81ae2 <vTaskPlaceOnEventList+0xa>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81ae6:	4d0e      	ldr	r5, [pc, #56]	; (81b20 <vTaskPlaceOnEventList+0x48>)
   81ae8:	6829      	ldr	r1, [r5, #0]
   81aea:	3118      	adds	r1, #24
   81aec:	4b0d      	ldr	r3, [pc, #52]	; (81b24 <vTaskPlaceOnEventList+0x4c>)
   81aee:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81af0:	6828      	ldr	r0, [r5, #0]
   81af2:	3004      	adds	r0, #4
   81af4:	4b0c      	ldr	r3, [pc, #48]	; (81b28 <vTaskPlaceOnEventList+0x50>)
   81af6:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   81af8:	f64f 73ff 	movw	r3, #65535	; 0xffff
   81afc:	429c      	cmp	r4, r3
   81afe:	d105      	bne.n	81b0c <vTaskPlaceOnEventList+0x34>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
   81b00:	6829      	ldr	r1, [r5, #0]
   81b02:	480a      	ldr	r0, [pc, #40]	; (81b2c <vTaskPlaceOnEventList+0x54>)
   81b04:	3104      	adds	r1, #4
   81b06:	4b0a      	ldr	r3, [pc, #40]	; (81b30 <vTaskPlaceOnEventList+0x58>)
   81b08:	4798      	blx	r3
   81b0a:	bd38      	pop	{r3, r4, r5, pc}
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
   81b0c:	4b09      	ldr	r3, [pc, #36]	; (81b34 <vTaskPlaceOnEventList+0x5c>)
   81b0e:	8818      	ldrh	r0, [r3, #0]
   81b10:	4420      	add	r0, r4
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   81b12:	b280      	uxth	r0, r0
   81b14:	4b08      	ldr	r3, [pc, #32]	; (81b38 <vTaskPlaceOnEventList+0x60>)
   81b16:	4798      	blx	r3
   81b18:	bd38      	pop	{r3, r4, r5, pc}
   81b1a:	bf00      	nop
   81b1c:	00080c09 	.word	0x00080c09
   81b20:	20078b50 	.word	0x20078b50
   81b24:	00080b3d 	.word	0x00080b3d
   81b28:	00080b81 	.word	0x00080b81
   81b2c:	20078a38 	.word	0x20078a38
   81b30:	00080b21 	.word	0x00080b21
   81b34:	20078b6c 	.word	0x20078b6c
   81b38:	000813ad 	.word	0x000813ad

00081b3c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
   81b3c:	b538      	push	{r3, r4, r5, lr}
   81b3e:	460d      	mov	r5, r1
	portTickType xTimeToWake;

		configASSERT( pxEventList );
   81b40:	b918      	cbnz	r0, 81b4a <vTaskPlaceOnEventListRestricted+0xe>
   81b42:	4b0a      	ldr	r3, [pc, #40]	; (81b6c <vTaskPlaceOnEventListRestricted+0x30>)
   81b44:	4798      	blx	r3
   81b46:	bf00      	nop
   81b48:	e7fd      	b.n	81b46 <vTaskPlaceOnEventListRestricted+0xa>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
   81b4a:	4c09      	ldr	r4, [pc, #36]	; (81b70 <vTaskPlaceOnEventListRestricted+0x34>)
   81b4c:	6821      	ldr	r1, [r4, #0]
   81b4e:	3118      	adds	r1, #24
   81b50:	4b08      	ldr	r3, [pc, #32]	; (81b74 <vTaskPlaceOnEventListRestricted+0x38>)
   81b52:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
   81b54:	6820      	ldr	r0, [r4, #0]
   81b56:	3004      	adds	r0, #4
   81b58:	4b07      	ldr	r3, [pc, #28]	; (81b78 <vTaskPlaceOnEventListRestricted+0x3c>)
   81b5a:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   81b5c:	4b07      	ldr	r3, [pc, #28]	; (81b7c <vTaskPlaceOnEventListRestricted+0x40>)
   81b5e:	8818      	ldrh	r0, [r3, #0]
   81b60:	4428      	add	r0, r5
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   81b62:	b280      	uxth	r0, r0
   81b64:	4b06      	ldr	r3, [pc, #24]	; (81b80 <vTaskPlaceOnEventListRestricted+0x44>)
   81b66:	4798      	blx	r3
   81b68:	bd38      	pop	{r3, r4, r5, pc}
   81b6a:	bf00      	nop
   81b6c:	00080c09 	.word	0x00080c09
   81b70:	20078b50 	.word	0x20078b50
   81b74:	00080b21 	.word	0x00080b21
   81b78:	00080b81 	.word	0x00080b81
   81b7c:	20078b6c 	.word	0x20078b6c
   81b80:	000813ad 	.word	0x000813ad

00081b84 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
   81b84:	b538      	push	{r3, r4, r5, lr}
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   81b86:	68c3      	ldr	r3, [r0, #12]
   81b88:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
   81b8a:	b91c      	cbnz	r4, 81b94 <xTaskRemoveFromEventList+0x10>
   81b8c:	4b16      	ldr	r3, [pc, #88]	; (81be8 <xTaskRemoveFromEventList+0x64>)
   81b8e:	4798      	blx	r3
   81b90:	bf00      	nop
   81b92:	e7fd      	b.n	81b90 <xTaskRemoveFromEventList+0xc>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   81b94:	f104 0518 	add.w	r5, r4, #24
   81b98:	4628      	mov	r0, r5
   81b9a:	4b14      	ldr	r3, [pc, #80]	; (81bec <xTaskRemoveFromEventList+0x68>)
   81b9c:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81b9e:	4b14      	ldr	r3, [pc, #80]	; (81bf0 <xTaskRemoveFromEventList+0x6c>)
   81ba0:	681b      	ldr	r3, [r3, #0]
   81ba2:	b99b      	cbnz	r3, 81bcc <xTaskRemoveFromEventList+0x48>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   81ba4:	1d25      	adds	r5, r4, #4
   81ba6:	4628      	mov	r0, r5
   81ba8:	4b10      	ldr	r3, [pc, #64]	; (81bec <xTaskRemoveFromEventList+0x68>)
   81baa:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
   81bac:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   81bae:	4a11      	ldr	r2, [pc, #68]	; (81bf4 <xTaskRemoveFromEventList+0x70>)
   81bb0:	6812      	ldr	r2, [r2, #0]
   81bb2:	4293      	cmp	r3, r2
   81bb4:	bf84      	itt	hi
   81bb6:	4a0f      	ldrhi	r2, [pc, #60]	; (81bf4 <xTaskRemoveFromEventList+0x70>)
   81bb8:	6013      	strhi	r3, [r2, #0]
   81bba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81bbe:	480e      	ldr	r0, [pc, #56]	; (81bf8 <xTaskRemoveFromEventList+0x74>)
   81bc0:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81bc4:	4629      	mov	r1, r5
   81bc6:	4b0d      	ldr	r3, [pc, #52]	; (81bfc <xTaskRemoveFromEventList+0x78>)
   81bc8:	4798      	blx	r3
   81bca:	e003      	b.n	81bd4 <xTaskRemoveFromEventList+0x50>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   81bcc:	480c      	ldr	r0, [pc, #48]	; (81c00 <xTaskRemoveFromEventList+0x7c>)
   81bce:	4629      	mov	r1, r5
   81bd0:	4b0a      	ldr	r3, [pc, #40]	; (81bfc <xTaskRemoveFromEventList+0x78>)
   81bd2:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
   81bd4:	4b0b      	ldr	r3, [pc, #44]	; (81c04 <xTaskRemoveFromEventList+0x80>)
   81bd6:	681b      	ldr	r3, [r3, #0]
   81bd8:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   81bda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	{
		xReturn = pdFALSE;
	}

	return xReturn;
}
   81bdc:	4298      	cmp	r0, r3
   81bde:	bf34      	ite	cc
   81be0:	2000      	movcc	r0, #0
   81be2:	2001      	movcs	r0, #1
   81be4:	bd38      	pop	{r3, r4, r5, pc}
   81be6:	bf00      	nop
   81be8:	00080c09 	.word	0x00080c09
   81bec:	00080b81 	.word	0x00080b81
   81bf0:	20078b4c 	.word	0x20078b4c
   81bf4:	20078a80 	.word	0x20078a80
   81bf8:	20078a84 	.word	0x20078a84
   81bfc:	00080b21 	.word	0x00080b21
   81c00:	20078b54 	.word	0x20078b54
   81c04:	20078b50 	.word	0x20078b50

00081c08 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
   81c08:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
   81c0a:	b918      	cbnz	r0, 81c14 <vTaskSetTimeOutState+0xc>
   81c0c:	4b05      	ldr	r3, [pc, #20]	; (81c24 <vTaskSetTimeOutState+0x1c>)
   81c0e:	4798      	blx	r3
   81c10:	bf00      	nop
   81c12:	e7fd      	b.n	81c10 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   81c14:	4a04      	ldr	r2, [pc, #16]	; (81c28 <vTaskSetTimeOutState+0x20>)
   81c16:	6812      	ldr	r2, [r2, #0]
   81c18:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   81c1a:	4a04      	ldr	r2, [pc, #16]	; (81c2c <vTaskSetTimeOutState+0x24>)
   81c1c:	8812      	ldrh	r2, [r2, #0]
   81c1e:	8082      	strh	r2, [r0, #4]
   81c20:	bd08      	pop	{r3, pc}
   81c22:	bf00      	nop
   81c24:	00080c09 	.word	0x00080c09
   81c28:	20078b68 	.word	0x20078b68
   81c2c:	20078b6c 	.word	0x20078b6c

00081c30 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
   81c30:	b538      	push	{r3, r4, r5, lr}
   81c32:	460d      	mov	r5, r1
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
   81c34:	4604      	mov	r4, r0
   81c36:	b918      	cbnz	r0, 81c40 <xTaskCheckForTimeOut+0x10>
   81c38:	4b1a      	ldr	r3, [pc, #104]	; (81ca4 <xTaskCheckForTimeOut+0x74>)
   81c3a:	4798      	blx	r3
   81c3c:	bf00      	nop
   81c3e:	e7fd      	b.n	81c3c <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
   81c40:	b919      	cbnz	r1, 81c4a <xTaskCheckForTimeOut+0x1a>
   81c42:	4b18      	ldr	r3, [pc, #96]	; (81ca4 <xTaskCheckForTimeOut+0x74>)
   81c44:	4798      	blx	r3
   81c46:	bf00      	nop
   81c48:	e7fd      	b.n	81c46 <xTaskCheckForTimeOut+0x16>

	taskENTER_CRITICAL();
   81c4a:	4b17      	ldr	r3, [pc, #92]	; (81ca8 <xTaskCheckForTimeOut+0x78>)
   81c4c:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   81c4e:	882b      	ldrh	r3, [r5, #0]
   81c50:	f64f 72ff 	movw	r2, #65535	; 0xffff
   81c54:	4293      	cmp	r3, r2
   81c56:	d01c      	beq.n	81c92 <xTaskCheckForTimeOut+0x62>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
   81c58:	4a14      	ldr	r2, [pc, #80]	; (81cac <xTaskCheckForTimeOut+0x7c>)
   81c5a:	6811      	ldr	r1, [r2, #0]
   81c5c:	6822      	ldr	r2, [r4, #0]
   81c5e:	428a      	cmp	r2, r1
   81c60:	d005      	beq.n	81c6e <xTaskCheckForTimeOut+0x3e>
   81c62:	4a13      	ldr	r2, [pc, #76]	; (81cb0 <xTaskCheckForTimeOut+0x80>)
   81c64:	8812      	ldrh	r2, [r2, #0]
   81c66:	b292      	uxth	r2, r2
   81c68:	88a1      	ldrh	r1, [r4, #4]
   81c6a:	4291      	cmp	r1, r2
   81c6c:	d913      	bls.n	81c96 <xTaskCheckForTimeOut+0x66>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
   81c6e:	4a10      	ldr	r2, [pc, #64]	; (81cb0 <xTaskCheckForTimeOut+0x80>)
   81c70:	8811      	ldrh	r1, [r2, #0]
   81c72:	88a2      	ldrh	r2, [r4, #4]
   81c74:	1a89      	subs	r1, r1, r2
   81c76:	b289      	uxth	r1, r1
   81c78:	428b      	cmp	r3, r1
   81c7a:	d90e      	bls.n	81c9a <xTaskCheckForTimeOut+0x6a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
   81c7c:	490c      	ldr	r1, [pc, #48]	; (81cb0 <xTaskCheckForTimeOut+0x80>)
   81c7e:	8809      	ldrh	r1, [r1, #0]
   81c80:	b289      	uxth	r1, r1
   81c82:	1a52      	subs	r2, r2, r1
   81c84:	4413      	add	r3, r2
   81c86:	802b      	strh	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
   81c88:	4620      	mov	r0, r4
   81c8a:	4b0a      	ldr	r3, [pc, #40]	; (81cb4 <xTaskCheckForTimeOut+0x84>)
   81c8c:	4798      	blx	r3
			xReturn = pdFALSE;
   81c8e:	2400      	movs	r4, #0
   81c90:	e004      	b.n	81c9c <xTaskCheckForTimeOut+0x6c>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
   81c92:	2400      	movs	r4, #0
   81c94:	e002      	b.n	81c9c <xTaskCheckForTimeOut+0x6c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   81c96:	2401      	movs	r4, #1
   81c98:	e000      	b.n	81c9c <xTaskCheckForTimeOut+0x6c>
			vTaskSetTimeOutState( pxTimeOut );
			xReturn = pdFALSE;
		}
		else
		{
			xReturn = pdTRUE;
   81c9a:	2401      	movs	r4, #1
		}
	}
	taskEXIT_CRITICAL();
   81c9c:	4b06      	ldr	r3, [pc, #24]	; (81cb8 <xTaskCheckForTimeOut+0x88>)
   81c9e:	4798      	blx	r3

	return xReturn;
}
   81ca0:	4620      	mov	r0, r4
   81ca2:	bd38      	pop	{r3, r4, r5, pc}
   81ca4:	00080c09 	.word	0x00080c09
   81ca8:	00080c19 	.word	0x00080c19
   81cac:	20078b68 	.word	0x20078b68
   81cb0:	20078b6c 	.word	0x20078b6c
   81cb4:	00081c09 	.word	0x00081c09
   81cb8:	00080c39 	.word	0x00080c39

00081cbc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xMissedYield = pdTRUE;
   81cbc:	2201      	movs	r2, #1
   81cbe:	4b01      	ldr	r3, [pc, #4]	; (81cc4 <vTaskMissedYield+0x8>)
   81cc0:	601a      	str	r2, [r3, #0]
   81cc2:	4770      	bx	lr
   81cc4:	20078b8c 	.word	0x20078b8c

00081cc8 <xTaskGetCurrentTaskHandle>:
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   81cc8:	4b01      	ldr	r3, [pc, #4]	; (81cd0 <xTaskGetCurrentTaskHandle+0x8>)
   81cca:	6818      	ldr	r0, [r3, #0]

		return xReturn;
	}
   81ccc:	4770      	bx	lr
   81cce:	bf00      	nop
   81cd0:	20078b50 	.word	0x20078b50

00081cd4 <xTaskGetSchedulerState>:

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
   81cd4:	4b05      	ldr	r3, [pc, #20]	; (81cec <xTaskGetSchedulerState+0x18>)
   81cd6:	681b      	ldr	r3, [r3, #0]
   81cd8:	b133      	cbz	r3, 81ce8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   81cda:	4b05      	ldr	r3, [pc, #20]	; (81cf0 <xTaskGetSchedulerState+0x1c>)
   81cdc:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
   81cde:	2b00      	cmp	r3, #0
   81ce0:	bf14      	ite	ne
   81ce2:	2002      	movne	r0, #2
   81ce4:	2001      	moveq	r0, #1
   81ce6:	4770      	bx	lr
	{
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   81ce8:	2000      	movs	r0, #0
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
   81cea:	4770      	bx	lr
   81cec:	20078a50 	.word	0x20078a50
   81cf0:	20078b4c 	.word	0x20078b4c

00081cf4 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
   81cf4:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   81cf6:	4604      	mov	r4, r0
   81cf8:	2800      	cmp	r0, #0
   81cfa:	d02e      	beq.n	81d5a <vTaskPriorityInherit+0x66>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   81cfc:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
   81cfe:	4a17      	ldr	r2, [pc, #92]	; (81d5c <vTaskPriorityInherit+0x68>)
   81d00:	6812      	ldr	r2, [r2, #0]
   81d02:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81d04:	4293      	cmp	r3, r2
   81d06:	d228      	bcs.n	81d5a <vTaskPriorityInherit+0x66>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
   81d08:	4a14      	ldr	r2, [pc, #80]	; (81d5c <vTaskPriorityInherit+0x68>)
   81d0a:	6812      	ldr	r2, [r2, #0]
   81d0c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
   81d0e:	f1c2 020a 	rsb	r2, r2, #10
   81d12:	8302      	strh	r2, [r0, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   81d14:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d18:	4a11      	ldr	r2, [pc, #68]	; (81d60 <vTaskPriorityInherit+0x6c>)
   81d1a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   81d1e:	6942      	ldr	r2, [r0, #20]
   81d20:	429a      	cmp	r2, r3
   81d22:	d116      	bne.n	81d52 <vTaskPriorityInherit+0x5e>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81d24:	1d05      	adds	r5, r0, #4
   81d26:	4628      	mov	r0, r5
   81d28:	4b0e      	ldr	r3, [pc, #56]	; (81d64 <vTaskPriorityInherit+0x70>)
   81d2a:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81d2c:	4b0b      	ldr	r3, [pc, #44]	; (81d5c <vTaskPriorityInherit+0x68>)
   81d2e:	681b      	ldr	r3, [r3, #0]
   81d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d32:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
   81d34:	4a0c      	ldr	r2, [pc, #48]	; (81d68 <vTaskPriorityInherit+0x74>)
   81d36:	6812      	ldr	r2, [r2, #0]
   81d38:	4293      	cmp	r3, r2
   81d3a:	bf84      	itt	hi
   81d3c:	4a0a      	ldrhi	r2, [pc, #40]	; (81d68 <vTaskPriorityInherit+0x74>)
   81d3e:	6013      	strhi	r3, [r2, #0]
   81d40:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81d44:	4806      	ldr	r0, [pc, #24]	; (81d60 <vTaskPriorityInherit+0x6c>)
   81d46:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81d4a:	4629      	mov	r1, r5
   81d4c:	4b07      	ldr	r3, [pc, #28]	; (81d6c <vTaskPriorityInherit+0x78>)
   81d4e:	4798      	blx	r3
   81d50:	bd38      	pop	{r3, r4, r5, pc}
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   81d52:	4b02      	ldr	r3, [pc, #8]	; (81d5c <vTaskPriorityInherit+0x68>)
   81d54:	681b      	ldr	r3, [r3, #0]
   81d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   81d58:	62c3      	str	r3, [r0, #44]	; 0x2c
   81d5a:	bd38      	pop	{r3, r4, r5, pc}
   81d5c:	20078b50 	.word	0x20078b50
   81d60:	20078a84 	.word	0x20078a84
   81d64:	00080b81 	.word	0x00080b81
   81d68:	20078a80 	.word	0x20078a80
   81d6c:	00080b21 	.word	0x00080b21

00081d70 <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
   81d70:	b538      	push	{r3, r4, r5, lr}
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;

		if( pxMutexHolder != NULL )
   81d72:	4604      	mov	r4, r0
   81d74:	b1d0      	cbz	r0, 81dac <vTaskPriorityDisinherit+0x3c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   81d76:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
   81d78:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
   81d7a:	429a      	cmp	r2, r3
   81d7c:	d016      	beq.n	81dac <vTaskPriorityDisinherit+0x3c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
   81d7e:	1d05      	adds	r5, r0, #4
   81d80:	4628      	mov	r0, r5
   81d82:	4b0b      	ldr	r3, [pc, #44]	; (81db0 <vTaskPriorityDisinherit+0x40>)
   81d84:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
   81d86:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
   81d88:	62e3      	str	r3, [r4, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
   81d8a:	f1c3 020a 	rsb	r2, r3, #10
   81d8e:	8322      	strh	r2, [r4, #24]
				prvAddTaskToReadyQueue( pxTCB );
   81d90:	4a08      	ldr	r2, [pc, #32]	; (81db4 <vTaskPriorityDisinherit+0x44>)
   81d92:	6812      	ldr	r2, [r2, #0]
   81d94:	4293      	cmp	r3, r2
   81d96:	bf84      	itt	hi
   81d98:	4a06      	ldrhi	r2, [pc, #24]	; (81db4 <vTaskPriorityDisinherit+0x44>)
   81d9a:	6013      	strhi	r3, [r2, #0]
   81d9c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   81da0:	4805      	ldr	r0, [pc, #20]	; (81db8 <vTaskPriorityDisinherit+0x48>)
   81da2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
   81da6:	4629      	mov	r1, r5
   81da8:	4b04      	ldr	r3, [pc, #16]	; (81dbc <vTaskPriorityDisinherit+0x4c>)
   81daa:	4798      	blx	r3
   81dac:	bd38      	pop	{r3, r4, r5, pc}
   81dae:	bf00      	nop
   81db0:	00080b81 	.word	0x00080b81
   81db4:	20078a80 	.word	0x20078a80
   81db8:	20078a84 	.word	0x20078a84
   81dbc:	00080b21 	.word	0x00080b21

00081dc0 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
   81dc0:	b510      	push	{r4, lr}
   81dc2:	4604      	mov	r4, r0
portBASE_TYPE xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   81dc4:	8081      	strh	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81dc6:	6120      	str	r0, [r4, #16]

	if( xNextExpiryTime <= xTimeNow )
   81dc8:	4291      	cmp	r1, r2
   81dca:	d80b      	bhi.n	81de4 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
   81dcc:	1ad3      	subs	r3, r2, r3
   81dce:	8b01      	ldrh	r1, [r0, #24]
   81dd0:	b29b      	uxth	r3, r3
   81dd2:	4299      	cmp	r1, r3
   81dd4:	d911      	bls.n	81dfa <prvInsertTimerInActiveList+0x3a>
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   81dd6:	4b0b      	ldr	r3, [pc, #44]	; (81e04 <prvInsertTimerInActiveList+0x44>)
   81dd8:	6818      	ldr	r0, [r3, #0]
   81dda:	1d21      	adds	r1, r4, #4
   81ddc:	4b0a      	ldr	r3, [pc, #40]	; (81e08 <prvInsertTimerInActiveList+0x48>)
   81dde:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81de0:	2000      	movs	r0, #0
   81de2:	bd10      	pop	{r4, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   81de4:	429a      	cmp	r2, r3
   81de6:	d201      	bcs.n	81dec <prvInsertTimerInActiveList+0x2c>
   81de8:	4299      	cmp	r1, r3
   81dea:	d208      	bcs.n	81dfe <prvInsertTimerInActiveList+0x3e>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81dec:	4b07      	ldr	r3, [pc, #28]	; (81e0c <prvInsertTimerInActiveList+0x4c>)
   81dee:	6818      	ldr	r0, [r3, #0]
   81df0:	1d21      	adds	r1, r4, #4
   81df2:	4b05      	ldr	r3, [pc, #20]	; (81e08 <prvInsertTimerInActiveList+0x48>)
   81df4:	4798      	blx	r3
}
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
portBASE_TYPE xProcessTimerNow = pdFALSE;
   81df6:	2000      	movs	r0, #0
   81df8:	bd10      	pop	{r4, pc}
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   81dfa:	2001      	movs	r0, #1
   81dfc:	bd10      	pop	{r4, pc}
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   81dfe:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
   81e00:	bd10      	pop	{r4, pc}
   81e02:	bf00      	nop
   81e04:	20078bcc 	.word	0x20078bcc
   81e08:	00080b3d 	.word	0x00080b3d
   81e0c:	20078b98 	.word	0x20078b98

00081e10 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   81e10:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   81e12:	4b0d      	ldr	r3, [pc, #52]	; (81e48 <prvCheckForValidListAndQueue+0x38>)
   81e14:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   81e16:	4b0d      	ldr	r3, [pc, #52]	; (81e4c <prvCheckForValidListAndQueue+0x3c>)
   81e18:	681b      	ldr	r3, [r3, #0]
   81e1a:	b98b      	cbnz	r3, 81e40 <prvCheckForValidListAndQueue+0x30>
		{
			vListInitialise( &xActiveTimerList1 );
   81e1c:	4d0c      	ldr	r5, [pc, #48]	; (81e50 <prvCheckForValidListAndQueue+0x40>)
   81e1e:	4628      	mov	r0, r5
   81e20:	4e0c      	ldr	r6, [pc, #48]	; (81e54 <prvCheckForValidListAndQueue+0x44>)
   81e22:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
   81e24:	4c0c      	ldr	r4, [pc, #48]	; (81e58 <prvCheckForValidListAndQueue+0x48>)
   81e26:	4620      	mov	r0, r4
   81e28:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
   81e2a:	4b0c      	ldr	r3, [pc, #48]	; (81e5c <prvCheckForValidListAndQueue+0x4c>)
   81e2c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   81e2e:	4b0c      	ldr	r3, [pc, #48]	; (81e60 <prvCheckForValidListAndQueue+0x50>)
   81e30:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
   81e32:	2005      	movs	r0, #5
   81e34:	210c      	movs	r1, #12
   81e36:	2200      	movs	r2, #0
   81e38:	4b0a      	ldr	r3, [pc, #40]	; (81e64 <prvCheckForValidListAndQueue+0x54>)
   81e3a:	4798      	blx	r3
   81e3c:	4b03      	ldr	r3, [pc, #12]	; (81e4c <prvCheckForValidListAndQueue+0x3c>)
   81e3e:	6018      	str	r0, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
   81e40:	4b09      	ldr	r3, [pc, #36]	; (81e68 <prvCheckForValidListAndQueue+0x58>)
   81e42:	4798      	blx	r3
   81e44:	bd70      	pop	{r4, r5, r6, pc}
   81e46:	bf00      	nop
   81e48:	00080c19 	.word	0x00080c19
   81e4c:	20078bc8 	.word	0x20078bc8
   81e50:	20078b9c 	.word	0x20078b9c
   81e54:	00080b01 	.word	0x00080b01
   81e58:	20078bb0 	.word	0x20078bb0
   81e5c:	20078b98 	.word	0x20078b98
   81e60:	20078bcc 	.word	0x20078bcc
   81e64:	00080ff1 	.word	0x00080ff1
   81e68:	00080c39 	.word	0x00080c39

00081e6c <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
   81e6c:	b510      	push	{r4, lr}
   81e6e:	b084      	sub	sp, #16

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   81e70:	4b0b      	ldr	r3, [pc, #44]	; (81ea0 <xTimerCreateTimerTask+0x34>)
   81e72:	4798      	blx	r3

	if( xTimerQueue != NULL )
   81e74:	4b0b      	ldr	r3, [pc, #44]	; (81ea4 <xTimerCreateTimerTask+0x38>)
   81e76:	681b      	ldr	r3, [r3, #0]
   81e78:	b163      	cbz	r3, 81e94 <xTimerCreateTimerTask+0x28>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   81e7a:	2309      	movs	r3, #9
   81e7c:	9300      	str	r3, [sp, #0]
   81e7e:	2300      	movs	r3, #0
   81e80:	9301      	str	r3, [sp, #4]
   81e82:	9302      	str	r3, [sp, #8]
   81e84:	9303      	str	r3, [sp, #12]
   81e86:	4808      	ldr	r0, [pc, #32]	; (81ea8 <xTimerCreateTimerTask+0x3c>)
   81e88:	4908      	ldr	r1, [pc, #32]	; (81eac <xTimerCreateTimerTask+0x40>)
   81e8a:	f44f 7200 	mov.w	r2, #512	; 0x200
   81e8e:	4c08      	ldr	r4, [pc, #32]	; (81eb0 <xTimerCreateTimerTask+0x44>)
   81e90:	47a0      	blx	r4
		}
		#endif
	}

	configASSERT( xReturn );
   81e92:	b918      	cbnz	r0, 81e9c <xTimerCreateTimerTask+0x30>
   81e94:	4b07      	ldr	r3, [pc, #28]	; (81eb4 <xTimerCreateTimerTask+0x48>)
   81e96:	4798      	blx	r3
   81e98:	bf00      	nop
   81e9a:	e7fd      	b.n	81e98 <xTimerCreateTimerTask+0x2c>
	return xReturn;
}
   81e9c:	b004      	add	sp, #16
   81e9e:	bd10      	pop	{r4, pc}
   81ea0:	00081e11 	.word	0x00081e11
   81ea4:	20078bc8 	.word	0x20078bc8
   81ea8:	00081fcd 	.word	0x00081fcd
   81eac:	00085a08 	.word	0x00085a08
   81eb0:	00081409 	.word	0x00081409
   81eb4:	00080c09 	.word	0x00080c09

00081eb8 <xTimerGenericCommand>:
	return ( xTimerHandle ) pxNewTimer;
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
   81eb8:	b510      	push	{r4, lr}
   81eba:	b084      	sub	sp, #16
portBASE_TYPE xReturn = pdFAIL;
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   81ebc:	4c10      	ldr	r4, [pc, #64]	; (81f00 <xTimerGenericCommand+0x48>)
   81ebe:	6824      	ldr	r4, [r4, #0]
   81ec0:	b1d4      	cbz	r4, 81ef8 <xTimerGenericCommand+0x40>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   81ec2:	9101      	str	r1, [sp, #4]
		xMessage.xMessageValue = xOptionalValue;
   81ec4:	f8ad 2008 	strh.w	r2, [sp, #8]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
   81ec8:	9003      	str	r0, [sp, #12]

		if( pxHigherPriorityTaskWoken == NULL )
   81eca:	b973      	cbnz	r3, 81eea <xTimerGenericCommand+0x32>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   81ecc:	4b0d      	ldr	r3, [pc, #52]	; (81f04 <xTimerGenericCommand+0x4c>)
   81ece:	4798      	blx	r3
   81ed0:	2801      	cmp	r0, #1
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
   81ed2:	4b0b      	ldr	r3, [pc, #44]	; (81f00 <xTimerGenericCommand+0x48>)
   81ed4:	6818      	ldr	r0, [r3, #0]
   81ed6:	a901      	add	r1, sp, #4
   81ed8:	bf07      	ittee	eq
   81eda:	f8bd 2018 	ldrheq.w	r2, [sp, #24]
   81ede:	2300      	moveq	r3, #0
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   81ee0:	2200      	movne	r2, #0
   81ee2:	4613      	movne	r3, r2
   81ee4:	4c08      	ldr	r4, [pc, #32]	; (81f08 <xTimerGenericCommand+0x50>)
   81ee6:	47a0      	blx	r4
   81ee8:	e007      	b.n	81efa <xTimerGenericCommand+0x42>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   81eea:	4620      	mov	r0, r4
   81eec:	a901      	add	r1, sp, #4
   81eee:	461a      	mov	r2, r3
   81ef0:	2300      	movs	r3, #0
   81ef2:	4c06      	ldr	r4, [pc, #24]	; (81f0c <xTimerGenericCommand+0x54>)
   81ef4:	47a0      	blx	r4
   81ef6:	e000      	b.n	81efa <xTimerGenericCommand+0x42>
}
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
portBASE_TYPE xReturn = pdFAIL;
   81ef8:	2000      	movs	r0, #0

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
}
   81efa:	b004      	add	sp, #16
   81efc:	bd10      	pop	{r4, pc}
   81efe:	bf00      	nop
   81f00:	20078bc8 	.word	0x20078bc8
   81f04:	00081cd5 	.word	0x00081cd5
   81f08:	00081049 	.word	0x00081049
   81f0c:	0008116d 	.word	0x0008116d

00081f10 <prvSampleTimeNow>:
	return xNextExpireTime;
}
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
   81f10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81f14:	b082      	sub	sp, #8
   81f16:	4681      	mov	r9, r0
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
   81f18:	4b24      	ldr	r3, [pc, #144]	; (81fac <prvSampleTimeNow+0x9c>)
   81f1a:	4798      	blx	r3
   81f1c:	4680      	mov	r8, r0

	if( xTimeNow < xLastTime )
   81f1e:	4b24      	ldr	r3, [pc, #144]	; (81fb0 <prvSampleTimeNow+0xa0>)
   81f20:	881b      	ldrh	r3, [r3, #0]
   81f22:	4283      	cmp	r3, r0
   81f24:	d937      	bls.n	81f96 <prvSampleTimeNow+0x86>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81f26:	4e23      	ldr	r6, [pc, #140]	; (81fb4 <prvSampleTimeNow+0xa4>)
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81f28:	4f23      	ldr	r7, [pc, #140]	; (81fb8 <prvSampleTimeNow+0xa8>)
   81f2a:	e027      	b.n	81f7c <prvSampleTimeNow+0x6c>
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81f2c:	68da      	ldr	r2, [r3, #12]
   81f2e:	f8b2 a000 	ldrh.w	sl, [r2]
   81f32:	fa1f fa8a 	uxth.w	sl, sl

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   81f36:	68db      	ldr	r3, [r3, #12]
   81f38:	68dc      	ldr	r4, [r3, #12]
		uxListRemove( &( pxTimer->xTimerListItem ) );
   81f3a:	1d25      	adds	r5, r4, #4
   81f3c:	4628      	mov	r0, r5
   81f3e:	47b8      	blx	r7

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   81f40:	6a63      	ldr	r3, [r4, #36]	; 0x24
   81f42:	4620      	mov	r0, r4
   81f44:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   81f46:	69e3      	ldr	r3, [r4, #28]
   81f48:	2b01      	cmp	r3, #1
   81f4a:	d117      	bne.n	81f7c <prvSampleTimeNow+0x6c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   81f4c:	8b23      	ldrh	r3, [r4, #24]
   81f4e:	4453      	add	r3, sl
   81f50:	b29b      	uxth	r3, r3
			if( xReloadTime > xNextExpireTime )
   81f52:	4553      	cmp	r3, sl
   81f54:	d906      	bls.n	81f64 <prvSampleTimeNow+0x54>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   81f56:	80a3      	strh	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   81f58:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   81f5a:	6830      	ldr	r0, [r6, #0]
   81f5c:	4629      	mov	r1, r5
   81f5e:	4b17      	ldr	r3, [pc, #92]	; (81fbc <prvSampleTimeNow+0xac>)
   81f60:	4798      	blx	r3
   81f62:	e00b      	b.n	81f7c <prvSampleTimeNow+0x6c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   81f64:	2300      	movs	r3, #0
   81f66:	9300      	str	r3, [sp, #0]
   81f68:	4620      	mov	r0, r4
   81f6a:	4619      	mov	r1, r3
   81f6c:	4652      	mov	r2, sl
   81f6e:	4c14      	ldr	r4, [pc, #80]	; (81fc0 <prvSampleTimeNow+0xb0>)
   81f70:	47a0      	blx	r4
				configASSERT( xResult );
   81f72:	b918      	cbnz	r0, 81f7c <prvSampleTimeNow+0x6c>
   81f74:	4b13      	ldr	r3, [pc, #76]	; (81fc4 <prvSampleTimeNow+0xb4>)
   81f76:	4798      	blx	r3
   81f78:	bf00      	nop
   81f7a:	e7fd      	b.n	81f78 <prvSampleTimeNow+0x68>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   81f7c:	6833      	ldr	r3, [r6, #0]
   81f7e:	681a      	ldr	r2, [r3, #0]
   81f80:	2a00      	cmp	r2, #0
   81f82:	d1d3      	bne.n	81f2c <prvSampleTimeNow+0x1c>
			}
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
   81f84:	4a10      	ldr	r2, [pc, #64]	; (81fc8 <prvSampleTimeNow+0xb8>)
   81f86:	6811      	ldr	r1, [r2, #0]
   81f88:	480a      	ldr	r0, [pc, #40]	; (81fb4 <prvSampleTimeNow+0xa4>)
   81f8a:	6001      	str	r1, [r0, #0]
	pxOverflowTimerList = pxTemp;
   81f8c:	6013      	str	r3, [r2, #0]
	xTimeNow = xTaskGetTickCount();

	if( xTimeNow < xLastTime )
	{
		prvSwitchTimerLists( xLastTime );
		*pxTimerListsWereSwitched = pdTRUE;
   81f8e:	2301      	movs	r3, #1
   81f90:	f8c9 3000 	str.w	r3, [r9]
   81f94:	e002      	b.n	81f9c <prvSampleTimeNow+0x8c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   81f96:	2300      	movs	r3, #0
   81f98:	f8c9 3000 	str.w	r3, [r9]
	}

	xLastTime = xTimeNow;
   81f9c:	4b04      	ldr	r3, [pc, #16]	; (81fb0 <prvSampleTimeNow+0xa0>)
   81f9e:	f8a3 8000 	strh.w	r8, [r3]

	return xTimeNow;
}
   81fa2:	4640      	mov	r0, r8
   81fa4:	b002      	add	sp, #8
   81fa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81faa:	bf00      	nop
   81fac:	0008168d 	.word	0x0008168d
   81fb0:	20078bc4 	.word	0x20078bc4
   81fb4:	20078b98 	.word	0x20078b98
   81fb8:	00080b81 	.word	0x00080b81
   81fbc:	00080b3d 	.word	0x00080b3d
   81fc0:	00081eb9 	.word	0x00081eb9
   81fc4:	00080c09 	.word	0x00080c09
   81fc8:	20078bcc 	.word	0x20078bcc

00081fcc <prvTimerTask>:
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
}
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   81fcc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81fd0:	b087      	sub	sp, #28
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   81fd2:	4d51      	ldr	r5, [pc, #324]	; (82118 <prvTimerTask+0x14c>)
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
	uxListRemove( &( pxTimer->xTimerListItem ) );
   81fd4:	f8df 8170 	ldr.w	r8, [pc, #368]	; 82148 <prvTimerTask+0x17c>
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   81fd8:	4b50      	ldr	r3, [pc, #320]	; (8211c <prvTimerTask+0x150>)
   81fda:	681b      	ldr	r3, [r3, #0]
   81fdc:	681a      	ldr	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   81fde:	2a00      	cmp	r2, #0
   81fe0:	f000 8090 	beq.w	82104 <prvTimerTask+0x138>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   81fe4:	68db      	ldr	r3, [r3, #12]
   81fe6:	881e      	ldrh	r6, [r3, #0]
   81fe8:	b2b6      	uxth	r6, r6
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   81fea:	4b4d      	ldr	r3, [pc, #308]	; (82120 <prvTimerTask+0x154>)
   81fec:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   81fee:	a803      	add	r0, sp, #12
   81ff0:	4b4c      	ldr	r3, [pc, #304]	; (82124 <prvTimerTask+0x158>)
   81ff2:	4798      	blx	r3
   81ff4:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   81ff6:	9b03      	ldr	r3, [sp, #12]
   81ff8:	2b00      	cmp	r3, #0
   81ffa:	d132      	bne.n	82062 <prvTimerTask+0x96>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   81ffc:	4286      	cmp	r6, r0
   81ffe:	d825      	bhi.n	8204c <prvTimerTask+0x80>
			{
				xTaskResumeAll();
   82000:	4b49      	ldr	r3, [pc, #292]	; (82128 <prvTimerTask+0x15c>)
   82002:	4798      	blx	r3
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   82004:	4b45      	ldr	r3, [pc, #276]	; (8211c <prvTimerTask+0x150>)
   82006:	681b      	ldr	r3, [r3, #0]
   82008:	68db      	ldr	r3, [r3, #12]
   8200a:	68dc      	ldr	r4, [r3, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
   8200c:	1d20      	adds	r0, r4, #4
   8200e:	47c0      	blx	r8
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   82010:	69e3      	ldr	r3, [r4, #28]
   82012:	2b01      	cmp	r3, #1
   82014:	d115      	bne.n	82042 <prvTimerTask+0x76>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   82016:	8b21      	ldrh	r1, [r4, #24]
   82018:	4431      	add	r1, r6
   8201a:	4620      	mov	r0, r4
   8201c:	b289      	uxth	r1, r1
   8201e:	463a      	mov	r2, r7
   82020:	4633      	mov	r3, r6
   82022:	4f42      	ldr	r7, [pc, #264]	; (8212c <prvTimerTask+0x160>)
   82024:	47b8      	blx	r7
   82026:	2801      	cmp	r0, #1
   82028:	d10b      	bne.n	82042 <prvTimerTask+0x76>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
   8202a:	2300      	movs	r3, #0
   8202c:	9300      	str	r3, [sp, #0]
   8202e:	4620      	mov	r0, r4
   82030:	4619      	mov	r1, r3
   82032:	4632      	mov	r2, r6
   82034:	4e3e      	ldr	r6, [pc, #248]	; (82130 <prvTimerTask+0x164>)
   82036:	47b0      	blx	r6
			configASSERT( xResult );
   82038:	b918      	cbnz	r0, 82042 <prvTimerTask+0x76>
   8203a:	4b3e      	ldr	r3, [pc, #248]	; (82134 <prvTimerTask+0x168>)
   8203c:	4798      	blx	r3
   8203e:	bf00      	nop
   82040:	e7fd      	b.n	8203e <prvTimerTask+0x72>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   82042:	6a63      	ldr	r3, [r4, #36]	; 0x24
   82044:	4620      	mov	r0, r4
   82046:	4798      	blx	r3
   82048:	e00d      	b.n	82066 <prvTimerTask+0x9a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
   8204a:	2600      	movs	r6, #0
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   8204c:	1bf1      	subs	r1, r6, r7
   8204e:	6828      	ldr	r0, [r5, #0]
   82050:	b289      	uxth	r1, r1
   82052:	4b39      	ldr	r3, [pc, #228]	; (82138 <prvTimerTask+0x16c>)
   82054:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   82056:	4b34      	ldr	r3, [pc, #208]	; (82128 <prvTimerTask+0x15c>)
   82058:	4798      	blx	r3
   8205a:	b920      	cbnz	r0, 82066 <prvTimerTask+0x9a>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   8205c:	4b37      	ldr	r3, [pc, #220]	; (8213c <prvTimerTask+0x170>)
   8205e:	4798      	blx	r3
   82060:	e001      	b.n	82066 <prvTimerTask+0x9a>
				}
			}
		}
		else
		{
			xTaskResumeAll();
   82062:	4b31      	ldr	r3, [pc, #196]	; (82128 <prvTimerTask+0x15c>)
   82064:	4798      	blx	r3
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82066:	a802      	add	r0, sp, #8
   82068:	4b2e      	ldr	r3, [pc, #184]	; (82124 <prvTimerTask+0x158>)
   8206a:	4798      	blx	r3
   8206c:	4607      	mov	r7, r0

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   8206e:	4e34      	ldr	r6, [pc, #208]	; (82140 <prvTimerTask+0x174>)
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   82070:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 8212c <prvTimerTask+0x160>
   82074:	e03e      	b.n	820f4 <prvTimerTask+0x128>
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
	{
		pxTimer = xMessage.pxTimer;
   82076:	9c05      	ldr	r4, [sp, #20]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
   82078:	b11c      	cbz	r4, 82082 <prvTimerTask+0xb6>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   8207a:	6961      	ldr	r1, [r4, #20]
   8207c:	b109      	cbz	r1, 82082 <prvTimerTask+0xb6>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
   8207e:	1d20      	adds	r0, r4, #4
   82080:	47c0      	blx	r8
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
   82082:	9903      	ldr	r1, [sp, #12]
   82084:	2902      	cmp	r1, #2
   82086:	d023      	beq.n	820d0 <prvTimerTask+0x104>
   82088:	2903      	cmp	r1, #3
   8208a:	d030      	beq.n	820ee <prvTimerTask+0x122>
   8208c:	2900      	cmp	r1, #0
   8208e:	d131      	bne.n	820f4 <prvTimerTask+0x128>
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
   82090:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   82094:	8b21      	ldrh	r1, [r4, #24]
   82096:	4419      	add	r1, r3
   82098:	4620      	mov	r0, r4
   8209a:	b289      	uxth	r1, r1
   8209c:	463a      	mov	r2, r7
   8209e:	47c8      	blx	r9
   820a0:	2801      	cmp	r0, #1
   820a2:	d127      	bne.n	820f4 <prvTimerTask+0x128>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
   820a4:	6a63      	ldr	r3, [r4, #36]	; 0x24
   820a6:	4620      	mov	r0, r4
   820a8:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
   820aa:	69e3      	ldr	r3, [r4, #28]
   820ac:	2b01      	cmp	r3, #1
   820ae:	d121      	bne.n	820f4 <prvTimerTask+0x128>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   820b0:	8b22      	ldrh	r2, [r4, #24]
   820b2:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   820b6:	441a      	add	r2, r3
   820b8:	2300      	movs	r3, #0
   820ba:	9300      	str	r3, [sp, #0]
   820bc:	4620      	mov	r0, r4
   820be:	4619      	mov	r1, r3
   820c0:	b292      	uxth	r2, r2
   820c2:	4c1b      	ldr	r4, [pc, #108]	; (82130 <prvTimerTask+0x164>)
   820c4:	47a0      	blx	r4
						configASSERT( xResult );
   820c6:	b9a8      	cbnz	r0, 820f4 <prvTimerTask+0x128>
   820c8:	4b1a      	ldr	r3, [pc, #104]	; (82134 <prvTimerTask+0x168>)
   820ca:	4798      	blx	r3
   820cc:	bf00      	nop
   820ce:	e7fd      	b.n	820cc <prvTimerTask+0x100>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
   820d0:	f8bd 3010 	ldrh.w	r3, [sp, #16]
   820d4:	8323      	strh	r3, [r4, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   820d6:	b91b      	cbnz	r3, 820e0 <prvTimerTask+0x114>
   820d8:	4b16      	ldr	r3, [pc, #88]	; (82134 <prvTimerTask+0x168>)
   820da:	4798      	blx	r3
   820dc:	bf00      	nop
   820de:	e7fd      	b.n	820dc <prvTimerTask+0x110>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   820e0:	18f9      	adds	r1, r7, r3
   820e2:	4620      	mov	r0, r4
   820e4:	b289      	uxth	r1, r1
   820e6:	463a      	mov	r2, r7
   820e8:	463b      	mov	r3, r7
   820ea:	47c8      	blx	r9
   820ec:	e002      	b.n	820f4 <prvTimerTask+0x128>
				break;

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
   820ee:	4620      	mov	r0, r4
   820f0:	4b14      	ldr	r3, [pc, #80]	; (82144 <prvTimerTask+0x178>)
   820f2:	4798      	blx	r3

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
   820f4:	6828      	ldr	r0, [r5, #0]
   820f6:	a903      	add	r1, sp, #12
   820f8:	2200      	movs	r2, #0
   820fa:	4613      	mov	r3, r2
   820fc:	47b0      	blx	r6
   820fe:	2800      	cmp	r0, #0
   82100:	d1b9      	bne.n	82076 <prvTimerTask+0xaa>
   82102:	e769      	b.n	81fd8 <prvTimerTask+0xc>
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
   82104:	4b06      	ldr	r3, [pc, #24]	; (82120 <prvTimerTask+0x154>)
   82106:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   82108:	a803      	add	r0, sp, #12
   8210a:	4b06      	ldr	r3, [pc, #24]	; (82124 <prvTimerTask+0x158>)
   8210c:	4798      	blx	r3
   8210e:	4607      	mov	r7, r0
		if( xTimerListsWereSwitched == pdFALSE )
   82110:	9b03      	ldr	r3, [sp, #12]
   82112:	2b00      	cmp	r3, #0
   82114:	d099      	beq.n	8204a <prvTimerTask+0x7e>
   82116:	e7a4      	b.n	82062 <prvTimerTask+0x96>
   82118:	20078bc8 	.word	0x20078bc8
   8211c:	20078b98 	.word	0x20078b98
   82120:	0008167d 	.word	0x0008167d
   82124:	00081f11 	.word	0x00081f11
   82128:	000817d9 	.word	0x000817d9
   8212c:	00081dc1 	.word	0x00081dc1
   82130:	00081eb9 	.word	0x00081eb9
   82134:	00080c09 	.word	0x00080c09
   82138:	00081361 	.word	0x00081361
   8213c:	00080bf9 	.word	0x00080bf9
   82140:	000811fd 	.word	0x000811fd
   82144:	00080e29 	.word	0x00080e29
   82148:	00080b81 	.word	0x00080b81

0008214c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   8214c:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   8214e:	480e      	ldr	r0, [pc, #56]	; (82188 <sysclk_init+0x3c>)
   82150:	4b0e      	ldr	r3, [pc, #56]	; (8218c <sysclk_init+0x40>)
   82152:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   82154:	2000      	movs	r0, #0
   82156:	213e      	movs	r1, #62	; 0x3e
   82158:	4b0d      	ldr	r3, [pc, #52]	; (82190 <sysclk_init+0x44>)
   8215a:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8215c:	4c0d      	ldr	r4, [pc, #52]	; (82194 <sysclk_init+0x48>)
   8215e:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   82160:	2800      	cmp	r0, #0
   82162:	d0fc      	beq.n	8215e <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   82164:	4b0c      	ldr	r3, [pc, #48]	; (82198 <sysclk_init+0x4c>)
   82166:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   82168:	4a0c      	ldr	r2, [pc, #48]	; (8219c <sysclk_init+0x50>)
   8216a:	4b0d      	ldr	r3, [pc, #52]	; (821a0 <sysclk_init+0x54>)
   8216c:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   8216e:	4c0d      	ldr	r4, [pc, #52]	; (821a4 <sysclk_init+0x58>)
   82170:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   82172:	2800      	cmp	r0, #0
   82174:	d0fc      	beq.n	82170 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   82176:	2010      	movs	r0, #16
   82178:	4b0b      	ldr	r3, [pc, #44]	; (821a8 <sysclk_init+0x5c>)
   8217a:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   8217c:	4b0b      	ldr	r3, [pc, #44]	; (821ac <sysclk_init+0x60>)
   8217e:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   82180:	4801      	ldr	r0, [pc, #4]	; (82188 <sysclk_init+0x3c>)
   82182:	4b02      	ldr	r3, [pc, #8]	; (8218c <sysclk_init+0x40>)
   82184:	4798      	blx	r3
   82186:	bd10      	pop	{r4, pc}
   82188:	0501bd00 	.word	0x0501bd00
   8218c:	200700a5 	.word	0x200700a5
   82190:	000825b9 	.word	0x000825b9
   82194:	0008260d 	.word	0x0008260d
   82198:	0008261d 	.word	0x0008261d
   8219c:	200d3f01 	.word	0x200d3f01
   821a0:	400e0600 	.word	0x400e0600
   821a4:	0008262d 	.word	0x0008262d
   821a8:	00082555 	.word	0x00082555
   821ac:	00082749 	.word	0x00082749

000821b0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   821b0:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   821b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   821b6:	4b13      	ldr	r3, [pc, #76]	; (82204 <board_init+0x54>)
   821b8:	605a      	str	r2, [r3, #4]
   821ba:	200b      	movs	r0, #11
   821bc:	4c12      	ldr	r4, [pc, #72]	; (82208 <board_init+0x58>)
   821be:	47a0      	blx	r4
   821c0:	200c      	movs	r0, #12
   821c2:	47a0      	blx	r4
   821c4:	200d      	movs	r0, #13
   821c6:	47a0      	blx	r4
   821c8:	200e      	movs	r0, #14
   821ca:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   821cc:	203b      	movs	r0, #59	; 0x3b
   821ce:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   821d2:	4c0e      	ldr	r4, [pc, #56]	; (8220c <board_init+0x5c>)
   821d4:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   821d6:	2055      	movs	r0, #85	; 0x55
   821d8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   821dc:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   821de:	2056      	movs	r0, #86	; 0x56
   821e0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   821e4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   821e6:	2068      	movs	r0, #104	; 0x68
   821e8:	4909      	ldr	r1, [pc, #36]	; (82210 <board_init+0x60>)
   821ea:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   821ec:	205c      	movs	r0, #92	; 0x5c
   821ee:	4909      	ldr	r1, [pc, #36]	; (82214 <board_init+0x64>)
   821f0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   821f2:	4809      	ldr	r0, [pc, #36]	; (82218 <board_init+0x68>)
   821f4:	f44f 7140 	mov.w	r1, #768	; 0x300
   821f8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   821fc:	4b07      	ldr	r3, [pc, #28]	; (8221c <board_init+0x6c>)
   821fe:	4798      	blx	r3
   82200:	bd10      	pop	{r4, pc}
   82202:	bf00      	nop
   82204:	400e1a50 	.word	0x400e1a50
   82208:	0008263d 	.word	0x0008263d
   8220c:	000822fd 	.word	0x000822fd
   82210:	28000079 	.word	0x28000079
   82214:	28000001 	.word	0x28000001
   82218:	400e0e00 	.word	0x400e0e00
   8221c:	000823d1 	.word	0x000823d1

00082220 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   82220:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   82222:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   82226:	d016      	beq.n	82256 <pio_set_peripheral+0x36>
   82228:	d804      	bhi.n	82234 <pio_set_peripheral+0x14>
   8222a:	b1c1      	cbz	r1, 8225e <pio_set_peripheral+0x3e>
   8222c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   82230:	d00a      	beq.n	82248 <pio_set_peripheral+0x28>
   82232:	e013      	b.n	8225c <pio_set_peripheral+0x3c>
   82234:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   82238:	d011      	beq.n	8225e <pio_set_peripheral+0x3e>
   8223a:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   8223e:	d00e      	beq.n	8225e <pio_set_peripheral+0x3e>
   82240:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   82244:	d10a      	bne.n	8225c <pio_set_peripheral+0x3c>
   82246:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   82248:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8224a:	6f01      	ldr	r1, [r0, #112]	; 0x70
   8224c:	400b      	ands	r3, r1
   8224e:	ea23 0302 	bic.w	r3, r3, r2
   82252:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   82254:	e002      	b.n	8225c <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   82256:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   82258:	4313      	orrs	r3, r2
   8225a:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   8225c:	6042      	str	r2, [r0, #4]
   8225e:	4770      	bx	lr

00082260 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82260:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82262:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   82266:	bf14      	ite	ne
   82268:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8226a:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   8226c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   82270:	bf14      	ite	ne
   82272:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   82274:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   82276:	f012 0f02 	tst.w	r2, #2
   8227a:	d002      	beq.n	82282 <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   8227c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   82280:	e004      	b.n	8228c <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   82282:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   82286:	bf18      	it	ne
   82288:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   8228c:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   8228e:	6001      	str	r1, [r0, #0]
   82290:	4770      	bx	lr
   82292:	bf00      	nop

00082294 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   82294:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   82296:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82298:	9c01      	ldr	r4, [sp, #4]
   8229a:	b10c      	cbz	r4, 822a0 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   8229c:	6641      	str	r1, [r0, #100]	; 0x64
   8229e:	e000      	b.n	822a2 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   822a0:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   822a2:	b10b      	cbz	r3, 822a8 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   822a4:	6501      	str	r1, [r0, #80]	; 0x50
   822a6:	e000      	b.n	822aa <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   822a8:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   822aa:	b10a      	cbz	r2, 822b0 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   822ac:	6301      	str	r1, [r0, #48]	; 0x30
   822ae:	e000      	b.n	822b2 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   822b0:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   822b2:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   822b4:	6001      	str	r1, [r0, #0]
}
   822b6:	f85d 4b04 	ldr.w	r4, [sp], #4
   822ba:	4770      	bx	lr

000822bc <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   822bc:	f012 0f10 	tst.w	r2, #16
   822c0:	d010      	beq.n	822e4 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   822c2:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   822c6:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   822ca:	bf14      	ite	ne
   822cc:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   822d0:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   822d4:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   822d8:	bf14      	ite	ne
   822da:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   822de:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   822e2:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   822e4:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   822e8:	4770      	bx	lr
   822ea:	bf00      	nop

000822ec <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
   822ec:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
   822ee:	6401      	str	r1, [r0, #64]	; 0x40
   822f0:	4770      	bx	lr
   822f2:	bf00      	nop

000822f4 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   822f4:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   822f6:	4770      	bx	lr

000822f8 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   822f8:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   822fa:	4770      	bx	lr

000822fc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   822fc:	b570      	push	{r4, r5, r6, lr}
   822fe:	b082      	sub	sp, #8
   82300:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   82302:	0944      	lsrs	r4, r0, #5
   82304:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
   82308:	f204 7407 	addw	r4, r4, #1799	; 0x707
   8230c:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8230e:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
   82312:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   82316:	d030      	beq.n	8237a <pio_configure_pin+0x7e>
   82318:	d806      	bhi.n	82328 <pio_configure_pin+0x2c>
   8231a:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   8231e:	d00a      	beq.n	82336 <pio_configure_pin+0x3a>
   82320:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   82324:	d018      	beq.n	82358 <pio_configure_pin+0x5c>
   82326:	e049      	b.n	823bc <pio_configure_pin+0xc0>
   82328:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   8232c:	d030      	beq.n	82390 <pio_configure_pin+0x94>
   8232e:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   82332:	d02d      	beq.n	82390 <pio_configure_pin+0x94>
   82334:	e042      	b.n	823bc <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   82336:	f000 001f 	and.w	r0, r0, #31
   8233a:	2401      	movs	r4, #1
   8233c:	4084      	lsls	r4, r0
   8233e:	4630      	mov	r0, r6
   82340:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82344:	4622      	mov	r2, r4
   82346:	4b1f      	ldr	r3, [pc, #124]	; (823c4 <pio_configure_pin+0xc8>)
   82348:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8234a:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   8234e:	bf14      	ite	ne
   82350:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82352:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82354:	2001      	movs	r0, #1
   82356:	e032      	b.n	823be <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   82358:	f000 001f 	and.w	r0, r0, #31
   8235c:	2401      	movs	r4, #1
   8235e:	4084      	lsls	r4, r0
   82360:	4630      	mov	r0, r6
   82362:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   82366:	4622      	mov	r2, r4
   82368:	4b16      	ldr	r3, [pc, #88]	; (823c4 <pio_configure_pin+0xc8>)
   8236a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8236c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82370:	bf14      	ite	ne
   82372:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82374:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82376:	2001      	movs	r0, #1
   82378:	e021      	b.n	823be <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8237a:	f000 011f 	and.w	r1, r0, #31
   8237e:	2401      	movs	r4, #1
   82380:	4630      	mov	r0, r6
   82382:	fa04 f101 	lsl.w	r1, r4, r1
   82386:	462a      	mov	r2, r5
   82388:	4b0f      	ldr	r3, [pc, #60]	; (823c8 <pio_configure_pin+0xcc>)
   8238a:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8238c:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   8238e:	e016      	b.n	823be <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   82390:	f000 011f 	and.w	r1, r0, #31
   82394:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   82396:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   8239a:	ea05 0304 	and.w	r3, r5, r4
   8239e:	9300      	str	r3, [sp, #0]
   823a0:	4630      	mov	r0, r6
   823a2:	fa04 f101 	lsl.w	r1, r4, r1
   823a6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   823aa:	bf14      	ite	ne
   823ac:	2200      	movne	r2, #0
   823ae:	2201      	moveq	r2, #1
   823b0:	f3c5 0380 	ubfx	r3, r5, #2, #1
   823b4:	4d05      	ldr	r5, [pc, #20]	; (823cc <pio_configure_pin+0xd0>)
   823b6:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
   823b8:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   823ba:	e000      	b.n	823be <pio_configure_pin+0xc2>

	default:
		return 0;
   823bc:	2000      	movs	r0, #0
	}

	return 1;
}
   823be:	b002      	add	sp, #8
   823c0:	bd70      	pop	{r4, r5, r6, pc}
   823c2:	bf00      	nop
   823c4:	00082221 	.word	0x00082221
   823c8:	00082261 	.word	0x00082261
   823cc:	00082295 	.word	0x00082295

000823d0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   823d0:	b5f0      	push	{r4, r5, r6, r7, lr}
   823d2:	b083      	sub	sp, #12
   823d4:	4607      	mov	r7, r0
   823d6:	460e      	mov	r6, r1
   823d8:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   823da:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
   823de:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
   823e2:	d026      	beq.n	82432 <pio_configure_pin_group+0x62>
   823e4:	d806      	bhi.n	823f4 <pio_configure_pin_group+0x24>
   823e6:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
   823ea:	d00a      	beq.n	82402 <pio_configure_pin_group+0x32>
   823ec:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
   823f0:	d013      	beq.n	8241a <pio_configure_pin_group+0x4a>
   823f2:	e034      	b.n	8245e <pio_configure_pin_group+0x8e>
   823f4:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
   823f8:	d01f      	beq.n	8243a <pio_configure_pin_group+0x6a>
   823fa:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
   823fe:	d01c      	beq.n	8243a <pio_configure_pin_group+0x6a>
   82400:	e02d      	b.n	8245e <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   82402:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   82406:	4632      	mov	r2, r6
   82408:	4b16      	ldr	r3, [pc, #88]	; (82464 <pio_configure_pin_group+0x94>)
   8240a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8240c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82410:	bf14      	ite	ne
   82412:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   82414:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   82416:	2001      	movs	r0, #1
   82418:	e022      	b.n	82460 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8241a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8241e:	4632      	mov	r2, r6
   82420:	4b10      	ldr	r3, [pc, #64]	; (82464 <pio_configure_pin_group+0x94>)
   82422:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   82424:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   82428:	bf14      	ite	ne
   8242a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   8242c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8242e:	2001      	movs	r0, #1
   82430:	e016      	b.n	82460 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   82432:	4b0d      	ldr	r3, [pc, #52]	; (82468 <pio_configure_pin_group+0x98>)
   82434:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   82436:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   82438:	e012      	b.n	82460 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   8243a:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8243e:	f005 0301 	and.w	r3, r5, #1
   82442:	9300      	str	r3, [sp, #0]
   82444:	4638      	mov	r0, r7
   82446:	4631      	mov	r1, r6
   82448:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   8244c:	bf14      	ite	ne
   8244e:	2200      	movne	r2, #0
   82450:	2201      	moveq	r2, #1
   82452:	f3c5 0380 	ubfx	r3, r5, #2, #1
   82456:	4c05      	ldr	r4, [pc, #20]	; (8246c <pio_configure_pin_group+0x9c>)
   82458:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8245a:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   8245c:	e000      	b.n	82460 <pio_configure_pin_group+0x90>

	default:
		return 0;
   8245e:	2000      	movs	r0, #0
	}

	return 1;
}
   82460:	b003      	add	sp, #12
   82462:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82464:	00082221 	.word	0x00082221
   82468:	00082261 	.word	0x00082261
   8246c:	00082295 	.word	0x00082295

00082470 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   82470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82474:	4604      	mov	r4, r0
   82476:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   82478:	4b10      	ldr	r3, [pc, #64]	; (824bc <pio_handler_process+0x4c>)
   8247a:	4798      	blx	r3
   8247c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   8247e:	4620      	mov	r0, r4
   82480:	4b0f      	ldr	r3, [pc, #60]	; (824c0 <pio_handler_process+0x50>)
   82482:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   82484:	4005      	ands	r5, r0
   82486:	d017      	beq.n	824b8 <pio_handler_process+0x48>
   82488:	4f0e      	ldr	r7, [pc, #56]	; (824c4 <pio_handler_process+0x54>)
   8248a:	f107 040c 	add.w	r4, r7, #12
   8248e:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   82490:	f854 3c0c 	ldr.w	r3, [r4, #-12]
   82494:	42b3      	cmp	r3, r6
   82496:	d10a      	bne.n	824ae <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   82498:	f854 1c08 	ldr.w	r1, [r4, #-8]
   8249c:	4229      	tst	r1, r5
   8249e:	d006      	beq.n	824ae <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   824a0:	6823      	ldr	r3, [r4, #0]
   824a2:	4630      	mov	r0, r6
   824a4:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   824a6:	f854 3c08 	ldr.w	r3, [r4, #-8]
   824aa:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   824ae:	42bc      	cmp	r4, r7
   824b0:	d002      	beq.n	824b8 <pio_handler_process+0x48>
   824b2:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   824b4:	2d00      	cmp	r5, #0
   824b6:	d1eb      	bne.n	82490 <pio_handler_process+0x20>
   824b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   824bc:	000822f5 	.word	0x000822f5
   824c0:	000822f9 	.word	0x000822f9
   824c4:	20078bd4 	.word	0x20078bd4

000824c8 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   824c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   824ca:	4c0b      	ldr	r4, [pc, #44]	; (824f8 <pio_handler_set+0x30>)
   824cc:	6824      	ldr	r4, [r4, #0]
   824ce:	2c06      	cmp	r4, #6
   824d0:	d810      	bhi.n	824f4 <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
   824d2:	4f0a      	ldr	r7, [pc, #40]	; (824fc <pio_handler_set+0x34>)
   824d4:	0126      	lsls	r6, r4, #4
   824d6:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
   824d8:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
   824da:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
   824dc:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
   824de:	9906      	ldr	r1, [sp, #24]
   824e0:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
   824e2:	3401      	adds	r4, #1
   824e4:	4904      	ldr	r1, [pc, #16]	; (824f8 <pio_handler_set+0x30>)
   824e6:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   824e8:	4611      	mov	r1, r2
   824ea:	461a      	mov	r2, r3
   824ec:	4b04      	ldr	r3, [pc, #16]	; (82500 <pio_handler_set+0x38>)
   824ee:	4798      	blx	r3

	return 0;
   824f0:	2000      	movs	r0, #0
   824f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   824f4:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   824f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   824f8:	20078bd0 	.word	0x20078bd0
   824fc:	20078bd4 	.word	0x20078bd4
   82500:	000822bd 	.word	0x000822bd

00082504 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   82504:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   82506:	4802      	ldr	r0, [pc, #8]	; (82510 <PIOA_Handler+0xc>)
   82508:	210b      	movs	r1, #11
   8250a:	4b02      	ldr	r3, [pc, #8]	; (82514 <PIOA_Handler+0x10>)
   8250c:	4798      	blx	r3
   8250e:	bd08      	pop	{r3, pc}
   82510:	400e0e00 	.word	0x400e0e00
   82514:	00082471 	.word	0x00082471

00082518 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   82518:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   8251a:	4802      	ldr	r0, [pc, #8]	; (82524 <PIOB_Handler+0xc>)
   8251c:	210c      	movs	r1, #12
   8251e:	4b02      	ldr	r3, [pc, #8]	; (82528 <PIOB_Handler+0x10>)
   82520:	4798      	blx	r3
   82522:	bd08      	pop	{r3, pc}
   82524:	400e1000 	.word	0x400e1000
   82528:	00082471 	.word	0x00082471

0008252c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8252c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8252e:	4802      	ldr	r0, [pc, #8]	; (82538 <PIOC_Handler+0xc>)
   82530:	210d      	movs	r1, #13
   82532:	4b02      	ldr	r3, [pc, #8]	; (8253c <PIOC_Handler+0x10>)
   82534:	4798      	blx	r3
   82536:	bd08      	pop	{r3, pc}
   82538:	400e1200 	.word	0x400e1200
   8253c:	00082471 	.word	0x00082471

00082540 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   82540:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   82542:	4802      	ldr	r0, [pc, #8]	; (8254c <PIOD_Handler+0xc>)
   82544:	210e      	movs	r1, #14
   82546:	4b02      	ldr	r3, [pc, #8]	; (82550 <PIOD_Handler+0x10>)
   82548:	4798      	blx	r3
   8254a:	bd08      	pop	{r3, pc}
   8254c:	400e1400 	.word	0x400e1400
   82550:	00082471 	.word	0x00082471

00082554 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   82554:	4b17      	ldr	r3, [pc, #92]	; (825b4 <pmc_switch_mck_to_pllack+0x60>)
   82556:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82558:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   8255c:	4310      	orrs	r0, r2
   8255e:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82560:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   82562:	f013 0f08 	tst.w	r3, #8
   82566:	d109      	bne.n	8257c <pmc_switch_mck_to_pllack+0x28>
   82568:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8256c:	4911      	ldr	r1, [pc, #68]	; (825b4 <pmc_switch_mck_to_pllack+0x60>)
   8256e:	e001      	b.n	82574 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
   82570:	3b01      	subs	r3, #1
   82572:	d019      	beq.n	825a8 <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   82574:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   82576:	f012 0f08 	tst.w	r2, #8
   8257a:	d0f9      	beq.n	82570 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   8257c:	4b0d      	ldr	r3, [pc, #52]	; (825b4 <pmc_switch_mck_to_pllack+0x60>)
   8257e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82580:	f022 0203 	bic.w	r2, r2, #3
   82584:	f042 0202 	orr.w	r2, r2, #2
   82588:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8258a:	6e98      	ldr	r0, [r3, #104]	; 0x68
   8258c:	f010 0008 	ands.w	r0, r0, #8
   82590:	d10c      	bne.n	825ac <pmc_switch_mck_to_pllack+0x58>
   82592:	f44f 6300 	mov.w	r3, #2048	; 0x800
   82596:	4907      	ldr	r1, [pc, #28]	; (825b4 <pmc_switch_mck_to_pllack+0x60>)
   82598:	e001      	b.n	8259e <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8259a:	3b01      	subs	r3, #1
   8259c:	d008      	beq.n	825b0 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8259e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   825a0:	f012 0f08 	tst.w	r2, #8
   825a4:	d0f9      	beq.n	8259a <pmc_switch_mck_to_pllack+0x46>
   825a6:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   825a8:	2001      	movs	r0, #1
   825aa:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   825ac:	2000      	movs	r0, #0
   825ae:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   825b0:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   825b2:	4770      	bx	lr
   825b4:	400e0600 	.word	0x400e0600

000825b8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   825b8:	b138      	cbz	r0, 825ca <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   825ba:	4911      	ldr	r1, [pc, #68]	; (82600 <pmc_switch_mainck_to_xtal+0x48>)
   825bc:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   825be:	4a11      	ldr	r2, [pc, #68]	; (82604 <pmc_switch_mainck_to_xtal+0x4c>)
   825c0:	401a      	ands	r2, r3
   825c2:	4b11      	ldr	r3, [pc, #68]	; (82608 <pmc_switch_mainck_to_xtal+0x50>)
   825c4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   825c6:	620b      	str	r3, [r1, #32]
   825c8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   825ca:	4a0d      	ldr	r2, [pc, #52]	; (82600 <pmc_switch_mainck_to_xtal+0x48>)
   825cc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   825ce:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   825d2:	f023 0303 	bic.w	r3, r3, #3
   825d6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   825da:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   825de:	0209      	lsls	r1, r1, #8
   825e0:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   825e2:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   825e4:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   825e6:	6e93      	ldr	r3, [r2, #104]	; 0x68
   825e8:	f013 0f01 	tst.w	r3, #1
   825ec:	d0fb      	beq.n	825e6 <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   825ee:	4a04      	ldr	r2, [pc, #16]	; (82600 <pmc_switch_mainck_to_xtal+0x48>)
   825f0:	6a13      	ldr	r3, [r2, #32]
   825f2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   825f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   825fa:	6213      	str	r3, [r2, #32]
   825fc:	4770      	bx	lr
   825fe:	bf00      	nop
   82600:	400e0600 	.word	0x400e0600
   82604:	fec8fffc 	.word	0xfec8fffc
   82608:	01370002 	.word	0x01370002

0008260c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8260c:	4b02      	ldr	r3, [pc, #8]	; (82618 <pmc_osc_is_ready_mainck+0xc>)
   8260e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82610:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   82614:	4770      	bx	lr
   82616:	bf00      	nop
   82618:	400e0600 	.word	0x400e0600

0008261c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8261c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   82620:	4b01      	ldr	r3, [pc, #4]	; (82628 <pmc_disable_pllack+0xc>)
   82622:	629a      	str	r2, [r3, #40]	; 0x28
   82624:	4770      	bx	lr
   82626:	bf00      	nop
   82628:	400e0600 	.word	0x400e0600

0008262c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8262c:	4b02      	ldr	r3, [pc, #8]	; (82638 <pmc_is_locked_pllack+0xc>)
   8262e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   82630:	f000 0002 	and.w	r0, r0, #2
   82634:	4770      	bx	lr
   82636:	bf00      	nop
   82638:	400e0600 	.word	0x400e0600

0008263c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8263c:	282c      	cmp	r0, #44	; 0x2c
   8263e:	d820      	bhi.n	82682 <pmc_enable_periph_clk+0x46>
		return 1;
	}

	if (ul_id < 32) {
   82640:	281f      	cmp	r0, #31
   82642:	d80d      	bhi.n	82660 <pmc_enable_periph_clk+0x24>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   82644:	4b12      	ldr	r3, [pc, #72]	; (82690 <pmc_enable_periph_clk+0x54>)
   82646:	699a      	ldr	r2, [r3, #24]
   82648:	2301      	movs	r3, #1
   8264a:	4083      	lsls	r3, r0
   8264c:	401a      	ands	r2, r3
   8264e:	4293      	cmp	r3, r2
   82650:	d019      	beq.n	82686 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER0 = 1 << ul_id;
   82652:	2301      	movs	r3, #1
   82654:	fa03 f000 	lsl.w	r0, r3, r0
   82658:	4b0d      	ldr	r3, [pc, #52]	; (82690 <pmc_enable_periph_clk+0x54>)
   8265a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8265c:	2000      	movs	r0, #0
   8265e:	4770      	bx	lr
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82660:	4b0b      	ldr	r3, [pc, #44]	; (82690 <pmc_enable_periph_clk+0x54>)
   82662:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55)
	} else {
		ul_id -= 32;
   82666:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   82668:	2301      	movs	r3, #1
   8266a:	4083      	lsls	r3, r0
   8266c:	401a      	ands	r2, r3
   8266e:	4293      	cmp	r3, r2
   82670:	d00b      	beq.n	8268a <pmc_enable_periph_clk+0x4e>
			PMC->PMC_PCER1 = 1 << ul_id;
   82672:	2301      	movs	r3, #1
   82674:	fa03 f000 	lsl.w	r0, r3, r0
   82678:	4b05      	ldr	r3, [pc, #20]	; (82690 <pmc_enable_periph_clk+0x54>)
   8267a:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   8267e:	2000      	movs	r0, #0
   82680:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   82682:	2001      	movs	r0, #1
   82684:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   82686:	2000      	movs	r0, #0
   82688:	4770      	bx	lr
   8268a:	2000      	movs	r0, #0
}
   8268c:	4770      	bx	lr
   8268e:	bf00      	nop
   82690:	400e0600 	.word	0x400e0600

00082694 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   82694:	e7fe      	b.n	82694 <Dummy_Handler>
   82696:	bf00      	nop

00082698 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   82698:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   8269a:	4b1e      	ldr	r3, [pc, #120]	; (82714 <Reset_Handler+0x7c>)
   8269c:	4a1e      	ldr	r2, [pc, #120]	; (82718 <Reset_Handler+0x80>)
   8269e:	429a      	cmp	r2, r3
   826a0:	d003      	beq.n	826aa <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   826a2:	4b1e      	ldr	r3, [pc, #120]	; (8271c <Reset_Handler+0x84>)
   826a4:	4a1b      	ldr	r2, [pc, #108]	; (82714 <Reset_Handler+0x7c>)
   826a6:	429a      	cmp	r2, r3
   826a8:	d304      	bcc.n	826b4 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   826aa:	4b1d      	ldr	r3, [pc, #116]	; (82720 <Reset_Handler+0x88>)
   826ac:	4a1d      	ldr	r2, [pc, #116]	; (82724 <Reset_Handler+0x8c>)
   826ae:	429a      	cmp	r2, r3
   826b0:	d30f      	bcc.n	826d2 <Reset_Handler+0x3a>
   826b2:	e01a      	b.n	826ea <Reset_Handler+0x52>
   826b4:	4b1c      	ldr	r3, [pc, #112]	; (82728 <Reset_Handler+0x90>)
   826b6:	4c1d      	ldr	r4, [pc, #116]	; (8272c <Reset_Handler+0x94>)
   826b8:	1ae4      	subs	r4, r4, r3
   826ba:	f024 0403 	bic.w	r4, r4, #3
   826be:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   826c0:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
   826c2:	4814      	ldr	r0, [pc, #80]	; (82714 <Reset_Handler+0x7c>)
   826c4:	4914      	ldr	r1, [pc, #80]	; (82718 <Reset_Handler+0x80>)
   826c6:	585a      	ldr	r2, [r3, r1]
   826c8:	501a      	str	r2, [r3, r0]
   826ca:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   826cc:	42a3      	cmp	r3, r4
   826ce:	d1fa      	bne.n	826c6 <Reset_Handler+0x2e>
   826d0:	e7eb      	b.n	826aa <Reset_Handler+0x12>
   826d2:	4b17      	ldr	r3, [pc, #92]	; (82730 <Reset_Handler+0x98>)
   826d4:	4917      	ldr	r1, [pc, #92]	; (82734 <Reset_Handler+0x9c>)
   826d6:	1ac9      	subs	r1, r1, r3
   826d8:	f021 0103 	bic.w	r1, r1, #3
   826dc:	1d1a      	adds	r2, r3, #4
   826de:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
   826e0:	2200      	movs	r2, #0
   826e2:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   826e6:	428b      	cmp	r3, r1
   826e8:	d1fb      	bne.n	826e2 <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   826ea:	4a13      	ldr	r2, [pc, #76]	; (82738 <Reset_Handler+0xa0>)
   826ec:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
   826f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   826f4:	4911      	ldr	r1, [pc, #68]	; (8273c <Reset_Handler+0xa4>)
   826f6:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   826f8:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
   826fc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
   82700:	d203      	bcs.n	8270a <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   82702:	688a      	ldr	r2, [r1, #8]
   82704:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   82708:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8270a:	4b0d      	ldr	r3, [pc, #52]	; (82740 <Reset_Handler+0xa8>)
   8270c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8270e:	4b0d      	ldr	r3, [pc, #52]	; (82744 <Reset_Handler+0xac>)
   82710:	4798      	blx	r3
   82712:	e7fe      	b.n	82712 <Reset_Handler+0x7a>
   82714:	20070000 	.word	0x20070000
   82718:	00085b80 	.word	0x00085b80
   8271c:	200709a4 	.word	0x200709a4
   82720:	20078c8c 	.word	0x20078c8c
   82724:	200709a8 	.word	0x200709a8
   82728:	20070004 	.word	0x20070004
   8272c:	200709a7 	.word	0x200709a7
   82730:	200709a4 	.word	0x200709a4
   82734:	20078c87 	.word	0x20078c87
   82738:	00080000 	.word	0x00080000
   8273c:	e000ed00 	.word	0xe000ed00
   82740:	000829d5 	.word	0x000829d5
   82744:	000828b5 	.word	0x000828b5

00082748 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   82748:	4b3e      	ldr	r3, [pc, #248]	; (82844 <SystemCoreClockUpdate+0xfc>)
   8274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8274c:	f003 0303 	and.w	r3, r3, #3
   82750:	2b03      	cmp	r3, #3
   82752:	d85f      	bhi.n	82814 <SystemCoreClockUpdate+0xcc>
   82754:	e8df f003 	tbb	[pc, r3]
   82758:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   8275c:	4b3a      	ldr	r3, [pc, #232]	; (82848 <SystemCoreClockUpdate+0x100>)
   8275e:	695b      	ldr	r3, [r3, #20]
   82760:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   82764:	bf14      	ite	ne
   82766:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8276a:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   8276e:	4b37      	ldr	r3, [pc, #220]	; (8284c <SystemCoreClockUpdate+0x104>)
   82770:	601a      	str	r2, [r3, #0]
   82772:	e04f      	b.n	82814 <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   82774:	4b33      	ldr	r3, [pc, #204]	; (82844 <SystemCoreClockUpdate+0xfc>)
   82776:	6a1b      	ldr	r3, [r3, #32]
   82778:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   8277c:	d003      	beq.n	82786 <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   8277e:	4a34      	ldr	r2, [pc, #208]	; (82850 <SystemCoreClockUpdate+0x108>)
   82780:	4b32      	ldr	r3, [pc, #200]	; (8284c <SystemCoreClockUpdate+0x104>)
   82782:	601a      	str	r2, [r3, #0]
   82784:	e046      	b.n	82814 <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   82786:	4a33      	ldr	r2, [pc, #204]	; (82854 <SystemCoreClockUpdate+0x10c>)
   82788:	4b30      	ldr	r3, [pc, #192]	; (8284c <SystemCoreClockUpdate+0x104>)
   8278a:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8278c:	4b2d      	ldr	r3, [pc, #180]	; (82844 <SystemCoreClockUpdate+0xfc>)
   8278e:	6a1b      	ldr	r3, [r3, #32]
   82790:	f003 0370 	and.w	r3, r3, #112	; 0x70
   82794:	2b10      	cmp	r3, #16
   82796:	d002      	beq.n	8279e <SystemCoreClockUpdate+0x56>
   82798:	2b20      	cmp	r3, #32
   8279a:	d004      	beq.n	827a6 <SystemCoreClockUpdate+0x5e>
   8279c:	e03a      	b.n	82814 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   8279e:	4a2e      	ldr	r2, [pc, #184]	; (82858 <SystemCoreClockUpdate+0x110>)
   827a0:	4b2a      	ldr	r3, [pc, #168]	; (8284c <SystemCoreClockUpdate+0x104>)
   827a2:	601a      	str	r2, [r3, #0]
				break;
   827a4:	e036      	b.n	82814 <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   827a6:	4a2a      	ldr	r2, [pc, #168]	; (82850 <SystemCoreClockUpdate+0x108>)
   827a8:	4b28      	ldr	r3, [pc, #160]	; (8284c <SystemCoreClockUpdate+0x104>)
   827aa:	601a      	str	r2, [r3, #0]
				break;
   827ac:	e032      	b.n	82814 <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   827ae:	4b25      	ldr	r3, [pc, #148]	; (82844 <SystemCoreClockUpdate+0xfc>)
   827b0:	6a1b      	ldr	r3, [r3, #32]
   827b2:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   827b6:	d003      	beq.n	827c0 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   827b8:	4a25      	ldr	r2, [pc, #148]	; (82850 <SystemCoreClockUpdate+0x108>)
   827ba:	4b24      	ldr	r3, [pc, #144]	; (8284c <SystemCoreClockUpdate+0x104>)
   827bc:	601a      	str	r2, [r3, #0]
   827be:	e012      	b.n	827e6 <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   827c0:	4a24      	ldr	r2, [pc, #144]	; (82854 <SystemCoreClockUpdate+0x10c>)
   827c2:	4b22      	ldr	r3, [pc, #136]	; (8284c <SystemCoreClockUpdate+0x104>)
   827c4:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   827c6:	4b1f      	ldr	r3, [pc, #124]	; (82844 <SystemCoreClockUpdate+0xfc>)
   827c8:	6a1b      	ldr	r3, [r3, #32]
   827ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
   827ce:	2b10      	cmp	r3, #16
   827d0:	d002      	beq.n	827d8 <SystemCoreClockUpdate+0x90>
   827d2:	2b20      	cmp	r3, #32
   827d4:	d004      	beq.n	827e0 <SystemCoreClockUpdate+0x98>
   827d6:	e006      	b.n	827e6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   827d8:	4a1f      	ldr	r2, [pc, #124]	; (82858 <SystemCoreClockUpdate+0x110>)
   827da:	4b1c      	ldr	r3, [pc, #112]	; (8284c <SystemCoreClockUpdate+0x104>)
   827dc:	601a      	str	r2, [r3, #0]
				break;
   827de:	e002      	b.n	827e6 <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   827e0:	4a1b      	ldr	r2, [pc, #108]	; (82850 <SystemCoreClockUpdate+0x108>)
   827e2:	4b1a      	ldr	r3, [pc, #104]	; (8284c <SystemCoreClockUpdate+0x104>)
   827e4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   827e6:	4b17      	ldr	r3, [pc, #92]	; (82844 <SystemCoreClockUpdate+0xfc>)
   827e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   827ea:	f003 0303 	and.w	r3, r3, #3
   827ee:	2b02      	cmp	r3, #2
   827f0:	d10d      	bne.n	8280e <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   827f2:	4b14      	ldr	r3, [pc, #80]	; (82844 <SystemCoreClockUpdate+0xfc>)
   827f4:	6a98      	ldr	r0, [r3, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   827f6:	6a99      	ldr	r1, [r3, #40]	; 0x28
   827f8:	4b14      	ldr	r3, [pc, #80]	; (8284c <SystemCoreClockUpdate+0x104>)
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   827fa:	f3c0 400a 	ubfx	r0, r0, #16, #11
   827fe:	681a      	ldr	r2, [r3, #0]
   82800:	fb00 2202 	mla	r2, r0, r2, r2
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   82804:	b2c9      	uxtb	r1, r1
   82806:	fbb2 f2f1 	udiv	r2, r2, r1
   8280a:	601a      	str	r2, [r3, #0]
   8280c:	e002      	b.n	82814 <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8280e:	4a13      	ldr	r2, [pc, #76]	; (8285c <SystemCoreClockUpdate+0x114>)
   82810:	4b0e      	ldr	r3, [pc, #56]	; (8284c <SystemCoreClockUpdate+0x104>)
   82812:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   82814:	4b0b      	ldr	r3, [pc, #44]	; (82844 <SystemCoreClockUpdate+0xfc>)
   82816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   82818:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8281c:	2b70      	cmp	r3, #112	; 0x70
   8281e:	d107      	bne.n	82830 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   82820:	4b0a      	ldr	r3, [pc, #40]	; (8284c <SystemCoreClockUpdate+0x104>)
   82822:	681a      	ldr	r2, [r3, #0]
   82824:	490e      	ldr	r1, [pc, #56]	; (82860 <SystemCoreClockUpdate+0x118>)
   82826:	fba1 0202 	umull	r0, r2, r1, r2
   8282a:	0852      	lsrs	r2, r2, #1
   8282c:	601a      	str	r2, [r3, #0]
   8282e:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   82830:	4b04      	ldr	r3, [pc, #16]	; (82844 <SystemCoreClockUpdate+0xfc>)
   82832:	6b19      	ldr	r1, [r3, #48]	; 0x30
   82834:	4b05      	ldr	r3, [pc, #20]	; (8284c <SystemCoreClockUpdate+0x104>)
   82836:	f3c1 1102 	ubfx	r1, r1, #4, #3
   8283a:	681a      	ldr	r2, [r3, #0]
   8283c:	40ca      	lsrs	r2, r1
   8283e:	601a      	str	r2, [r3, #0]
   82840:	4770      	bx	lr
   82842:	bf00      	nop
   82844:	400e0600 	.word	0x400e0600
   82848:	400e1a10 	.word	0x400e1a10
   8284c:	2007013c 	.word	0x2007013c
   82850:	00b71b00 	.word	0x00b71b00
   82854:	003d0900 	.word	0x003d0900
   82858:	007a1200 	.word	0x007a1200
   8285c:	0e4e1c00 	.word	0x0e4e1c00
   82860:	aaaaaaab 	.word	0xaaaaaaab

00082864 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   82864:	4b09      	ldr	r3, [pc, #36]	; (8288c <_sbrk+0x28>)
   82866:	681b      	ldr	r3, [r3, #0]
   82868:	b913      	cbnz	r3, 82870 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   8286a:	4a09      	ldr	r2, [pc, #36]	; (82890 <_sbrk+0x2c>)
   8286c:	4b07      	ldr	r3, [pc, #28]	; (8288c <_sbrk+0x28>)
   8286e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   82870:	4b06      	ldr	r3, [pc, #24]	; (8288c <_sbrk+0x28>)
   82872:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   82874:	181a      	adds	r2, r3, r0
   82876:	4907      	ldr	r1, [pc, #28]	; (82894 <_sbrk+0x30>)
   82878:	4291      	cmp	r1, r2
   8287a:	db04      	blt.n	82886 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   8287c:	4610      	mov	r0, r2
   8287e:	4a03      	ldr	r2, [pc, #12]	; (8288c <_sbrk+0x28>)
   82880:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   82882:	4618      	mov	r0, r3
   82884:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   82886:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   8288a:	4770      	bx	lr
   8288c:	20078c44 	.word	0x20078c44
   82890:	2007ac90 	.word	0x2007ac90
   82894:	20087ffc 	.word	0x20087ffc

00082898 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   82898:	f04f 30ff 	mov.w	r0, #4294967295
   8289c:	4770      	bx	lr
   8289e:	bf00      	nop

000828a0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   828a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   828a4:	604b      	str	r3, [r1, #4]

	return 0;
}
   828a6:	2000      	movs	r0, #0
   828a8:	4770      	bx	lr
   828aa:	bf00      	nop

000828ac <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   828ac:	2001      	movs	r0, #1
   828ae:	4770      	bx	lr

000828b0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   828b0:	2000      	movs	r0, #0
   828b2:	4770      	bx	lr

000828b4 <main>:
#include "consoleFunctions.h"
#include "StepCounter_ISR.h"
#include "twi.h"

int main (void)
{
   828b4:	b510      	push	{r4, lr}
   828b6:	b084      	sub	sp, #16
	sysclk_init();
   828b8:	4b2d      	ldr	r3, [pc, #180]	; (82970 <main+0xbc>)
   828ba:	4798      	blx	r3
	board_init();
   828bc:	4b2d      	ldr	r3, [pc, #180]	; (82974 <main+0xc0>)
   828be:	4798      	blx	r3
	configureConsole();
   828c0:	4b2d      	ldr	r3, [pc, #180]	; (82978 <main+0xc4>)
   828c2:	4798      	blx	r3
	attach_interupt();
   828c4:	4b2d      	ldr	r3, [pc, #180]	; (8297c <main+0xc8>)
   828c6:	4798      	blx	r3
	configure_twi();
   828c8:	4b2d      	ldr	r3, [pc, #180]	; (82980 <main+0xcc>)
   828ca:	4798      	blx	r3
		
	/* Print info in terminal Window*/
	printf("-- %s\n\r", BOARD_NAME);
   828cc:	482d      	ldr	r0, [pc, #180]	; (82984 <main+0xd0>)
   828ce:	492e      	ldr	r1, [pc, #184]	; (82988 <main+0xd4>)
   828d0:	4c2e      	ldr	r4, [pc, #184]	; (8298c <main+0xd8>)
   828d2:	47a0      	blx	r4
	printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
   828d4:	482e      	ldr	r0, [pc, #184]	; (82990 <main+0xdc>)
   828d6:	492f      	ldr	r1, [pc, #188]	; (82994 <main+0xe0>)
   828d8:	4a2f      	ldr	r2, [pc, #188]	; (82998 <main+0xe4>)
   828da:	47a0      	blx	r4
	
	
	/* Create the task with the highest priority the task task_StepCounter */
	if (xTaskCreate(task_StepCounter, (const signed char * const) "Step", TASK_STEP_STACK_SIZE, NULL, TASK_STEP_STACK_PRIORITY, NULL) != pdPASS) {
   828dc:	2304      	movs	r3, #4
   828de:	9300      	str	r3, [sp, #0]
   828e0:	2300      	movs	r3, #0
   828e2:	9301      	str	r3, [sp, #4]
   828e4:	9302      	str	r3, [sp, #8]
   828e6:	9303      	str	r3, [sp, #12]
   828e8:	482c      	ldr	r0, [pc, #176]	; (8299c <main+0xe8>)
   828ea:	492d      	ldr	r1, [pc, #180]	; (829a0 <main+0xec>)
   828ec:	f44f 7280 	mov.w	r2, #256	; 0x100
   828f0:	4c2c      	ldr	r4, [pc, #176]	; (829a4 <main+0xf0>)
   828f2:	47a0      	blx	r4
   828f4:	2801      	cmp	r0, #1
   828f6:	d002      	beq.n	828fe <main+0x4a>
		printf("Failed to test _StepCounter task\r\n");
   828f8:	482b      	ldr	r0, [pc, #172]	; (829a8 <main+0xf4>)
   828fa:	4b24      	ldr	r3, [pc, #144]	; (8298c <main+0xd8>)
   828fc:	4798      	blx	r3
	}
		
	/* Create the task with the second priority the task_GetCordinates*/
	if (xTaskCreate(task_getCordinates, (const signed char * const) "Get", TASK_GET_STACK_SIZE, NULL, TASK_GET_STACK_PRIORITY, NULL) != pdPASS) {
   828fe:	2303      	movs	r3, #3
   82900:	9300      	str	r3, [sp, #0]
   82902:	2300      	movs	r3, #0
   82904:	9301      	str	r3, [sp, #4]
   82906:	9302      	str	r3, [sp, #8]
   82908:	9303      	str	r3, [sp, #12]
   8290a:	4828      	ldr	r0, [pc, #160]	; (829ac <main+0xf8>)
   8290c:	4928      	ldr	r1, [pc, #160]	; (829b0 <main+0xfc>)
   8290e:	f44f 7280 	mov.w	r2, #256	; 0x100
   82912:	4c24      	ldr	r4, [pc, #144]	; (829a4 <main+0xf0>)
   82914:	47a0      	blx	r4
   82916:	2801      	cmp	r0, #1
   82918:	d002      	beq.n	82920 <main+0x6c>
		printf("Failed to test GetCordinates task\r\n");
   8291a:	4826      	ldr	r0, [pc, #152]	; (829b4 <main+0x100>)
   8291c:	4b1b      	ldr	r3, [pc, #108]	; (8298c <main+0xd8>)
   8291e:	4798      	blx	r3
	}
	
	/* Create the task with the third priority the task_Move*/
	if (xTaskCreate(task_move, (const signed char * const) "Move", TASK_MOVE_STACK_SIZE, NULL, TASK_MOVE_STACK_PRIORITY, NULL) != pdPASS) {
   82920:	2302      	movs	r3, #2
   82922:	9300      	str	r3, [sp, #0]
   82924:	2300      	movs	r3, #0
   82926:	9301      	str	r3, [sp, #4]
   82928:	9302      	str	r3, [sp, #8]
   8292a:	9303      	str	r3, [sp, #12]
   8292c:	4822      	ldr	r0, [pc, #136]	; (829b8 <main+0x104>)
   8292e:	4923      	ldr	r1, [pc, #140]	; (829bc <main+0x108>)
   82930:	f44f 7280 	mov.w	r2, #256	; 0x100
   82934:	4c1b      	ldr	r4, [pc, #108]	; (829a4 <main+0xf0>)
   82936:	47a0      	blx	r4
   82938:	2801      	cmp	r0, #1
   8293a:	d002      	beq.n	82942 <main+0x8e>
		printf("Failed to test task_Move task\r\n");
   8293c:	4820      	ldr	r0, [pc, #128]	; (829c0 <main+0x10c>)
   8293e:	4b13      	ldr	r3, [pc, #76]	; (8298c <main+0xd8>)
   82940:	4798      	blx	r3
		
	}
		/* Create the task with the least priority the task task_UnoComm */
	if (xTaskCreate(task_unoComm, (const signed char * const) "UNO", TASK_UNO_STACK_SIZE, NULL, TASK_UNO_STACK_PRIORITY, NULL) != pdPASS) {
   82942:	2301      	movs	r3, #1
   82944:	9300      	str	r3, [sp, #0]
   82946:	2300      	movs	r3, #0
   82948:	9301      	str	r3, [sp, #4]
   8294a:	9302      	str	r3, [sp, #8]
   8294c:	9303      	str	r3, [sp, #12]
   8294e:	481d      	ldr	r0, [pc, #116]	; (829c4 <main+0x110>)
   82950:	491d      	ldr	r1, [pc, #116]	; (829c8 <main+0x114>)
   82952:	f44f 7280 	mov.w	r2, #256	; 0x100
   82956:	4c13      	ldr	r4, [pc, #76]	; (829a4 <main+0xf0>)
   82958:	47a0      	blx	r4
   8295a:	2801      	cmp	r0, #1
   8295c:	d002      	beq.n	82964 <main+0xb0>
		printf("Failed to test UnoComm task\r\n");
   8295e:	481b      	ldr	r0, [pc, #108]	; (829cc <main+0x118>)
   82960:	4b0a      	ldr	r3, [pc, #40]	; (8298c <main+0xd8>)
   82962:	4798      	blx	r3
	}
	
	/* Start the FreeRTOS scheduler running all tasks indefinitely*/
	vTaskStartScheduler();
   82964:	4b1a      	ldr	r3, [pc, #104]	; (829d0 <main+0x11c>)
   82966:	4798      	blx	r3
}
   82968:	2000      	movs	r0, #0
   8296a:	b004      	add	sp, #16
   8296c:	bd10      	pop	{r4, pc}
   8296e:	bf00      	nop
   82970:	0008214d 	.word	0x0008214d
   82974:	000821b1 	.word	0x000821b1
   82978:	00080701 	.word	0x00080701
   8297c:	00080801 	.word	0x00080801
   82980:	0008084d 	.word	0x0008084d
   82984:	00085a10 	.word	0x00085a10
   82988:	00085a18 	.word	0x00085a18
   8298c:	00082a25 	.word	0x00082a25
   82990:	00085a28 	.word	0x00085a28
   82994:	00085a40 	.word	0x00085a40
   82998:	00085a4c 	.word	0x00085a4c
   8299c:	000807ad 	.word	0x000807ad
   829a0:	00085a58 	.word	0x00085a58
   829a4:	00081409 	.word	0x00081409
   829a8:	00085a60 	.word	0x00085a60
   829ac:	00080ab9 	.word	0x00080ab9
   829b0:	00085a84 	.word	0x00085a84
   829b4:	00085a8c 	.word	0x00085a8c
   829b8:	00080add 	.word	0x00080add
   829bc:	00085ab0 	.word	0x00085ab0
   829c0:	00085ab8 	.word	0x00085ab8
   829c4:	0008099d 	.word	0x0008099d
   829c8:	00085ad8 	.word	0x00085ad8
   829cc:	00085adc 	.word	0x00085adc
   829d0:	00081611 	.word	0x00081611

000829d4 <__libc_init_array>:
   829d4:	b570      	push	{r4, r5, r6, lr}
   829d6:	4e0f      	ldr	r6, [pc, #60]	; (82a14 <__libc_init_array+0x40>)
   829d8:	4d0f      	ldr	r5, [pc, #60]	; (82a18 <__libc_init_array+0x44>)
   829da:	1b76      	subs	r6, r6, r5
   829dc:	10b6      	asrs	r6, r6, #2
   829de:	d007      	beq.n	829f0 <__libc_init_array+0x1c>
   829e0:	3d04      	subs	r5, #4
   829e2:	2400      	movs	r4, #0
   829e4:	3401      	adds	r4, #1
   829e6:	f855 3f04 	ldr.w	r3, [r5, #4]!
   829ea:	4798      	blx	r3
   829ec:	42a6      	cmp	r6, r4
   829ee:	d1f9      	bne.n	829e4 <__libc_init_array+0x10>
   829f0:	4e0a      	ldr	r6, [pc, #40]	; (82a1c <__libc_init_array+0x48>)
   829f2:	4d0b      	ldr	r5, [pc, #44]	; (82a20 <__libc_init_array+0x4c>)
   829f4:	f003 f8ae 	bl	85b54 <_init>
   829f8:	1b76      	subs	r6, r6, r5
   829fa:	10b6      	asrs	r6, r6, #2
   829fc:	d008      	beq.n	82a10 <__libc_init_array+0x3c>
   829fe:	3d04      	subs	r5, #4
   82a00:	2400      	movs	r4, #0
   82a02:	3401      	adds	r4, #1
   82a04:	f855 3f04 	ldr.w	r3, [r5, #4]!
   82a08:	4798      	blx	r3
   82a0a:	42a6      	cmp	r6, r4
   82a0c:	d1f9      	bne.n	82a02 <__libc_init_array+0x2e>
   82a0e:	bd70      	pop	{r4, r5, r6, pc}
   82a10:	bd70      	pop	{r4, r5, r6, pc}
   82a12:	bf00      	nop
   82a14:	00085b60 	.word	0x00085b60
   82a18:	00085b60 	.word	0x00085b60
   82a1c:	00085b68 	.word	0x00085b68
   82a20:	00085b60 	.word	0x00085b60

00082a24 <iprintf>:
   82a24:	b40f      	push	{r0, r1, r2, r3}
   82a26:	b510      	push	{r4, lr}
   82a28:	4b07      	ldr	r3, [pc, #28]	; (82a48 <iprintf+0x24>)
   82a2a:	b082      	sub	sp, #8
   82a2c:	ac04      	add	r4, sp, #16
   82a2e:	f854 2b04 	ldr.w	r2, [r4], #4
   82a32:	6818      	ldr	r0, [r3, #0]
   82a34:	4623      	mov	r3, r4
   82a36:	6881      	ldr	r1, [r0, #8]
   82a38:	9401      	str	r4, [sp, #4]
   82a3a:	f000 f9ed 	bl	82e18 <_vfiprintf_r>
   82a3e:	b002      	add	sp, #8
   82a40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82a44:	b004      	add	sp, #16
   82a46:	4770      	bx	lr
   82a48:	20070568 	.word	0x20070568

00082a4c <memcpy>:
   82a4c:	4684      	mov	ip, r0
   82a4e:	ea41 0300 	orr.w	r3, r1, r0
   82a52:	f013 0303 	ands.w	r3, r3, #3
   82a56:	d149      	bne.n	82aec <memcpy+0xa0>
   82a58:	3a40      	subs	r2, #64	; 0x40
   82a5a:	d323      	bcc.n	82aa4 <memcpy+0x58>
   82a5c:	680b      	ldr	r3, [r1, #0]
   82a5e:	6003      	str	r3, [r0, #0]
   82a60:	684b      	ldr	r3, [r1, #4]
   82a62:	6043      	str	r3, [r0, #4]
   82a64:	688b      	ldr	r3, [r1, #8]
   82a66:	6083      	str	r3, [r0, #8]
   82a68:	68cb      	ldr	r3, [r1, #12]
   82a6a:	60c3      	str	r3, [r0, #12]
   82a6c:	690b      	ldr	r3, [r1, #16]
   82a6e:	6103      	str	r3, [r0, #16]
   82a70:	694b      	ldr	r3, [r1, #20]
   82a72:	6143      	str	r3, [r0, #20]
   82a74:	698b      	ldr	r3, [r1, #24]
   82a76:	6183      	str	r3, [r0, #24]
   82a78:	69cb      	ldr	r3, [r1, #28]
   82a7a:	61c3      	str	r3, [r0, #28]
   82a7c:	6a0b      	ldr	r3, [r1, #32]
   82a7e:	6203      	str	r3, [r0, #32]
   82a80:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   82a82:	6243      	str	r3, [r0, #36]	; 0x24
   82a84:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   82a86:	6283      	str	r3, [r0, #40]	; 0x28
   82a88:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   82a8a:	62c3      	str	r3, [r0, #44]	; 0x2c
   82a8c:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   82a8e:	6303      	str	r3, [r0, #48]	; 0x30
   82a90:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   82a92:	6343      	str	r3, [r0, #52]	; 0x34
   82a94:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   82a96:	6383      	str	r3, [r0, #56]	; 0x38
   82a98:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   82a9a:	63c3      	str	r3, [r0, #60]	; 0x3c
   82a9c:	3040      	adds	r0, #64	; 0x40
   82a9e:	3140      	adds	r1, #64	; 0x40
   82aa0:	3a40      	subs	r2, #64	; 0x40
   82aa2:	d2db      	bcs.n	82a5c <memcpy+0x10>
   82aa4:	3230      	adds	r2, #48	; 0x30
   82aa6:	d30b      	bcc.n	82ac0 <memcpy+0x74>
   82aa8:	680b      	ldr	r3, [r1, #0]
   82aaa:	6003      	str	r3, [r0, #0]
   82aac:	684b      	ldr	r3, [r1, #4]
   82aae:	6043      	str	r3, [r0, #4]
   82ab0:	688b      	ldr	r3, [r1, #8]
   82ab2:	6083      	str	r3, [r0, #8]
   82ab4:	68cb      	ldr	r3, [r1, #12]
   82ab6:	60c3      	str	r3, [r0, #12]
   82ab8:	3010      	adds	r0, #16
   82aba:	3110      	adds	r1, #16
   82abc:	3a10      	subs	r2, #16
   82abe:	d2f3      	bcs.n	82aa8 <memcpy+0x5c>
   82ac0:	320c      	adds	r2, #12
   82ac2:	d305      	bcc.n	82ad0 <memcpy+0x84>
   82ac4:	f851 3b04 	ldr.w	r3, [r1], #4
   82ac8:	f840 3b04 	str.w	r3, [r0], #4
   82acc:	3a04      	subs	r2, #4
   82ace:	d2f9      	bcs.n	82ac4 <memcpy+0x78>
   82ad0:	3204      	adds	r2, #4
   82ad2:	d008      	beq.n	82ae6 <memcpy+0x9a>
   82ad4:	07d2      	lsls	r2, r2, #31
   82ad6:	bf1c      	itt	ne
   82ad8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82adc:	f800 3b01 	strbne.w	r3, [r0], #1
   82ae0:	d301      	bcc.n	82ae6 <memcpy+0x9a>
   82ae2:	880b      	ldrh	r3, [r1, #0]
   82ae4:	8003      	strh	r3, [r0, #0]
   82ae6:	4660      	mov	r0, ip
   82ae8:	4770      	bx	lr
   82aea:	bf00      	nop
   82aec:	2a08      	cmp	r2, #8
   82aee:	d313      	bcc.n	82b18 <memcpy+0xcc>
   82af0:	078b      	lsls	r3, r1, #30
   82af2:	d0b1      	beq.n	82a58 <memcpy+0xc>
   82af4:	f010 0303 	ands.w	r3, r0, #3
   82af8:	d0ae      	beq.n	82a58 <memcpy+0xc>
   82afa:	f1c3 0304 	rsb	r3, r3, #4
   82afe:	1ad2      	subs	r2, r2, r3
   82b00:	07db      	lsls	r3, r3, #31
   82b02:	bf1c      	itt	ne
   82b04:	f811 3b01 	ldrbne.w	r3, [r1], #1
   82b08:	f800 3b01 	strbne.w	r3, [r0], #1
   82b0c:	d3a4      	bcc.n	82a58 <memcpy+0xc>
   82b0e:	f831 3b02 	ldrh.w	r3, [r1], #2
   82b12:	f820 3b02 	strh.w	r3, [r0], #2
   82b16:	e79f      	b.n	82a58 <memcpy+0xc>
   82b18:	3a04      	subs	r2, #4
   82b1a:	d3d9      	bcc.n	82ad0 <memcpy+0x84>
   82b1c:	3a01      	subs	r2, #1
   82b1e:	f811 3b01 	ldrb.w	r3, [r1], #1
   82b22:	f800 3b01 	strb.w	r3, [r0], #1
   82b26:	d2f9      	bcs.n	82b1c <memcpy+0xd0>
   82b28:	780b      	ldrb	r3, [r1, #0]
   82b2a:	7003      	strb	r3, [r0, #0]
   82b2c:	784b      	ldrb	r3, [r1, #1]
   82b2e:	7043      	strb	r3, [r0, #1]
   82b30:	788b      	ldrb	r3, [r1, #2]
   82b32:	7083      	strb	r3, [r0, #2]
   82b34:	4660      	mov	r0, ip
   82b36:	4770      	bx	lr

00082b38 <memset>:
   82b38:	b4f0      	push	{r4, r5, r6, r7}
   82b3a:	0784      	lsls	r4, r0, #30
   82b3c:	d043      	beq.n	82bc6 <memset+0x8e>
   82b3e:	1e54      	subs	r4, r2, #1
   82b40:	2a00      	cmp	r2, #0
   82b42:	d03e      	beq.n	82bc2 <memset+0x8a>
   82b44:	b2cd      	uxtb	r5, r1
   82b46:	4603      	mov	r3, r0
   82b48:	e003      	b.n	82b52 <memset+0x1a>
   82b4a:	1e62      	subs	r2, r4, #1
   82b4c:	2c00      	cmp	r4, #0
   82b4e:	d038      	beq.n	82bc2 <memset+0x8a>
   82b50:	4614      	mov	r4, r2
   82b52:	f803 5b01 	strb.w	r5, [r3], #1
   82b56:	079a      	lsls	r2, r3, #30
   82b58:	d1f7      	bne.n	82b4a <memset+0x12>
   82b5a:	2c03      	cmp	r4, #3
   82b5c:	d92a      	bls.n	82bb4 <memset+0x7c>
   82b5e:	b2cd      	uxtb	r5, r1
   82b60:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   82b64:	2c0f      	cmp	r4, #15
   82b66:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   82b6a:	d915      	bls.n	82b98 <memset+0x60>
   82b6c:	f1a4 0710 	sub.w	r7, r4, #16
   82b70:	093f      	lsrs	r7, r7, #4
   82b72:	f103 0610 	add.w	r6, r3, #16
   82b76:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   82b7a:	461a      	mov	r2, r3
   82b7c:	6015      	str	r5, [r2, #0]
   82b7e:	6055      	str	r5, [r2, #4]
   82b80:	6095      	str	r5, [r2, #8]
   82b82:	60d5      	str	r5, [r2, #12]
   82b84:	3210      	adds	r2, #16
   82b86:	42b2      	cmp	r2, r6
   82b88:	d1f8      	bne.n	82b7c <memset+0x44>
   82b8a:	f004 040f 	and.w	r4, r4, #15
   82b8e:	3701      	adds	r7, #1
   82b90:	2c03      	cmp	r4, #3
   82b92:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   82b96:	d90d      	bls.n	82bb4 <memset+0x7c>
   82b98:	461e      	mov	r6, r3
   82b9a:	4622      	mov	r2, r4
   82b9c:	3a04      	subs	r2, #4
   82b9e:	2a03      	cmp	r2, #3
   82ba0:	f846 5b04 	str.w	r5, [r6], #4
   82ba4:	d8fa      	bhi.n	82b9c <memset+0x64>
   82ba6:	1f22      	subs	r2, r4, #4
   82ba8:	f022 0203 	bic.w	r2, r2, #3
   82bac:	3204      	adds	r2, #4
   82bae:	4413      	add	r3, r2
   82bb0:	f004 0403 	and.w	r4, r4, #3
   82bb4:	b12c      	cbz	r4, 82bc2 <memset+0x8a>
   82bb6:	b2c9      	uxtb	r1, r1
   82bb8:	441c      	add	r4, r3
   82bba:	f803 1b01 	strb.w	r1, [r3], #1
   82bbe:	42a3      	cmp	r3, r4
   82bc0:	d1fb      	bne.n	82bba <memset+0x82>
   82bc2:	bcf0      	pop	{r4, r5, r6, r7}
   82bc4:	4770      	bx	lr
   82bc6:	4614      	mov	r4, r2
   82bc8:	4603      	mov	r3, r0
   82bca:	e7c6      	b.n	82b5a <memset+0x22>

00082bcc <setbuf>:
   82bcc:	2900      	cmp	r1, #0
   82bce:	bf0c      	ite	eq
   82bd0:	2202      	moveq	r2, #2
   82bd2:	2200      	movne	r2, #0
   82bd4:	f44f 6380 	mov.w	r3, #1024	; 0x400
   82bd8:	f000 b800 	b.w	82bdc <setvbuf>

00082bdc <setvbuf>:
   82bdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82be0:	4d3c      	ldr	r5, [pc, #240]	; (82cd4 <setvbuf+0xf8>)
   82be2:	4604      	mov	r4, r0
   82be4:	682d      	ldr	r5, [r5, #0]
   82be6:	4688      	mov	r8, r1
   82be8:	4616      	mov	r6, r2
   82bea:	461f      	mov	r7, r3
   82bec:	b115      	cbz	r5, 82bf4 <setvbuf+0x18>
   82bee:	6bab      	ldr	r3, [r5, #56]	; 0x38
   82bf0:	2b00      	cmp	r3, #0
   82bf2:	d04f      	beq.n	82c94 <setvbuf+0xb8>
   82bf4:	2e02      	cmp	r6, #2
   82bf6:	d830      	bhi.n	82c5a <setvbuf+0x7e>
   82bf8:	2f00      	cmp	r7, #0
   82bfa:	db2e      	blt.n	82c5a <setvbuf+0x7e>
   82bfc:	4628      	mov	r0, r5
   82bfe:	4621      	mov	r1, r4
   82c00:	f001 f888 	bl	83d14 <_fflush_r>
   82c04:	89a3      	ldrh	r3, [r4, #12]
   82c06:	2200      	movs	r2, #0
   82c08:	6062      	str	r2, [r4, #4]
   82c0a:	61a2      	str	r2, [r4, #24]
   82c0c:	061a      	lsls	r2, r3, #24
   82c0e:	d428      	bmi.n	82c62 <setvbuf+0x86>
   82c10:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82c14:	b29b      	uxth	r3, r3
   82c16:	2e02      	cmp	r6, #2
   82c18:	81a3      	strh	r3, [r4, #12]
   82c1a:	d02d      	beq.n	82c78 <setvbuf+0x9c>
   82c1c:	f1b8 0f00 	cmp.w	r8, #0
   82c20:	d03c      	beq.n	82c9c <setvbuf+0xc0>
   82c22:	2e01      	cmp	r6, #1
   82c24:	d013      	beq.n	82c4e <setvbuf+0x72>
   82c26:	b29b      	uxth	r3, r3
   82c28:	f003 0008 	and.w	r0, r3, #8
   82c2c:	4a2a      	ldr	r2, [pc, #168]	; (82cd8 <setvbuf+0xfc>)
   82c2e:	b280      	uxth	r0, r0
   82c30:	63ea      	str	r2, [r5, #60]	; 0x3c
   82c32:	f8c4 8000 	str.w	r8, [r4]
   82c36:	f8c4 8010 	str.w	r8, [r4, #16]
   82c3a:	6167      	str	r7, [r4, #20]
   82c3c:	b178      	cbz	r0, 82c5e <setvbuf+0x82>
   82c3e:	f013 0f03 	tst.w	r3, #3
   82c42:	bf18      	it	ne
   82c44:	2700      	movne	r7, #0
   82c46:	60a7      	str	r7, [r4, #8]
   82c48:	2000      	movs	r0, #0
   82c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c4e:	f043 0301 	orr.w	r3, r3, #1
   82c52:	427a      	negs	r2, r7
   82c54:	81a3      	strh	r3, [r4, #12]
   82c56:	61a2      	str	r2, [r4, #24]
   82c58:	e7e5      	b.n	82c26 <setvbuf+0x4a>
   82c5a:	f04f 30ff 	mov.w	r0, #4294967295
   82c5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c62:	4628      	mov	r0, r5
   82c64:	6921      	ldr	r1, [r4, #16]
   82c66:	f001 f9b5 	bl	83fd4 <_free_r>
   82c6a:	89a3      	ldrh	r3, [r4, #12]
   82c6c:	2e02      	cmp	r6, #2
   82c6e:	f023 0383 	bic.w	r3, r3, #131	; 0x83
   82c72:	b29b      	uxth	r3, r3
   82c74:	81a3      	strh	r3, [r4, #12]
   82c76:	d1d1      	bne.n	82c1c <setvbuf+0x40>
   82c78:	2000      	movs	r0, #0
   82c7a:	f104 0243 	add.w	r2, r4, #67	; 0x43
   82c7e:	f043 0302 	orr.w	r3, r3, #2
   82c82:	2500      	movs	r5, #0
   82c84:	2101      	movs	r1, #1
   82c86:	81a3      	strh	r3, [r4, #12]
   82c88:	60a5      	str	r5, [r4, #8]
   82c8a:	6022      	str	r2, [r4, #0]
   82c8c:	6122      	str	r2, [r4, #16]
   82c8e:	6161      	str	r1, [r4, #20]
   82c90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c94:	4628      	mov	r0, r5
   82c96:	f001 f859 	bl	83d4c <__sinit>
   82c9a:	e7ab      	b.n	82bf4 <setvbuf+0x18>
   82c9c:	2f00      	cmp	r7, #0
   82c9e:	bf08      	it	eq
   82ca0:	f44f 6780 	moveq.w	r7, #1024	; 0x400
   82ca4:	4638      	mov	r0, r7
   82ca6:	f001 fc8b 	bl	845c0 <malloc>
   82caa:	4680      	mov	r8, r0
   82cac:	b128      	cbz	r0, 82cba <setvbuf+0xde>
   82cae:	89a3      	ldrh	r3, [r4, #12]
   82cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   82cb4:	b29b      	uxth	r3, r3
   82cb6:	81a3      	strh	r3, [r4, #12]
   82cb8:	e7b3      	b.n	82c22 <setvbuf+0x46>
   82cba:	f44f 6080 	mov.w	r0, #1024	; 0x400
   82cbe:	f001 fc7f 	bl	845c0 <malloc>
   82cc2:	4680      	mov	r8, r0
   82cc4:	b918      	cbnz	r0, 82cce <setvbuf+0xf2>
   82cc6:	89a3      	ldrh	r3, [r4, #12]
   82cc8:	f04f 30ff 	mov.w	r0, #4294967295
   82ccc:	e7d5      	b.n	82c7a <setvbuf+0x9e>
   82cce:	f44f 6780 	mov.w	r7, #1024	; 0x400
   82cd2:	e7ec      	b.n	82cae <setvbuf+0xd2>
   82cd4:	20070568 	.word	0x20070568
   82cd8:	00083d41 	.word	0x00083d41

00082cdc <strlen>:
   82cdc:	f020 0103 	bic.w	r1, r0, #3
   82ce0:	f010 0003 	ands.w	r0, r0, #3
   82ce4:	f1c0 0000 	rsb	r0, r0, #0
   82ce8:	f851 3b04 	ldr.w	r3, [r1], #4
   82cec:	f100 0c04 	add.w	ip, r0, #4
   82cf0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   82cf4:	f06f 0200 	mvn.w	r2, #0
   82cf8:	bf1c      	itt	ne
   82cfa:	fa22 f20c 	lsrne.w	r2, r2, ip
   82cfe:	4313      	orrne	r3, r2
   82d00:	f04f 0c01 	mov.w	ip, #1
   82d04:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   82d08:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   82d0c:	eba3 020c 	sub.w	r2, r3, ip
   82d10:	ea22 0203 	bic.w	r2, r2, r3
   82d14:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   82d18:	bf04      	itt	eq
   82d1a:	f851 3b04 	ldreq.w	r3, [r1], #4
   82d1e:	3004      	addeq	r0, #4
   82d20:	d0f4      	beq.n	82d0c <strlen+0x30>
   82d22:	f013 0fff 	tst.w	r3, #255	; 0xff
   82d26:	bf1f      	itttt	ne
   82d28:	3001      	addne	r0, #1
   82d2a:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   82d2e:	3001      	addne	r0, #1
   82d30:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   82d34:	bf18      	it	ne
   82d36:	3001      	addne	r0, #1
   82d38:	4770      	bx	lr
   82d3a:	bf00      	nop

00082d3c <strncpy>:
   82d3c:	ea40 0301 	orr.w	r3, r0, r1
   82d40:	079b      	lsls	r3, r3, #30
   82d42:	b470      	push	{r4, r5, r6}
   82d44:	d12a      	bne.n	82d9c <strncpy+0x60>
   82d46:	2a03      	cmp	r2, #3
   82d48:	d928      	bls.n	82d9c <strncpy+0x60>
   82d4a:	460c      	mov	r4, r1
   82d4c:	4603      	mov	r3, r0
   82d4e:	4621      	mov	r1, r4
   82d50:	f854 5b04 	ldr.w	r5, [r4], #4
   82d54:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
   82d58:	ea26 0605 	bic.w	r6, r6, r5
   82d5c:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
   82d60:	d105      	bne.n	82d6e <strncpy+0x32>
   82d62:	3a04      	subs	r2, #4
   82d64:	2a03      	cmp	r2, #3
   82d66:	f843 5b04 	str.w	r5, [r3], #4
   82d6a:	4621      	mov	r1, r4
   82d6c:	d8ef      	bhi.n	82d4e <strncpy+0x12>
   82d6e:	b19a      	cbz	r2, 82d98 <strncpy+0x5c>
   82d70:	780c      	ldrb	r4, [r1, #0]
   82d72:	3a01      	subs	r2, #1
   82d74:	701c      	strb	r4, [r3, #0]
   82d76:	3301      	adds	r3, #1
   82d78:	b13c      	cbz	r4, 82d8a <strncpy+0x4e>
   82d7a:	b16a      	cbz	r2, 82d98 <strncpy+0x5c>
   82d7c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   82d80:	3a01      	subs	r2, #1
   82d82:	f803 4b01 	strb.w	r4, [r3], #1
   82d86:	2c00      	cmp	r4, #0
   82d88:	d1f7      	bne.n	82d7a <strncpy+0x3e>
   82d8a:	b12a      	cbz	r2, 82d98 <strncpy+0x5c>
   82d8c:	441a      	add	r2, r3
   82d8e:	2100      	movs	r1, #0
   82d90:	f803 1b01 	strb.w	r1, [r3], #1
   82d94:	4293      	cmp	r3, r2
   82d96:	d1fb      	bne.n	82d90 <strncpy+0x54>
   82d98:	bc70      	pop	{r4, r5, r6}
   82d9a:	4770      	bx	lr
   82d9c:	4603      	mov	r3, r0
   82d9e:	e7e6      	b.n	82d6e <strncpy+0x32>

00082da0 <__sprint_r.part.0>:
   82da0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   82da2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   82da6:	049c      	lsls	r4, r3, #18
   82da8:	460e      	mov	r6, r1
   82daa:	4680      	mov	r8, r0
   82dac:	4691      	mov	r9, r2
   82dae:	d52a      	bpl.n	82e06 <__sprint_r.part.0+0x66>
   82db0:	6893      	ldr	r3, [r2, #8]
   82db2:	6812      	ldr	r2, [r2, #0]
   82db4:	f102 0a08 	add.w	sl, r2, #8
   82db8:	b31b      	cbz	r3, 82e02 <__sprint_r.part.0+0x62>
   82dba:	e91a 00a0 	ldmdb	sl, {r5, r7}
   82dbe:	08bf      	lsrs	r7, r7, #2
   82dc0:	d017      	beq.n	82df2 <__sprint_r.part.0+0x52>
   82dc2:	3d04      	subs	r5, #4
   82dc4:	2400      	movs	r4, #0
   82dc6:	e001      	b.n	82dcc <__sprint_r.part.0+0x2c>
   82dc8:	42a7      	cmp	r7, r4
   82dca:	d010      	beq.n	82dee <__sprint_r.part.0+0x4e>
   82dcc:	4640      	mov	r0, r8
   82dce:	f855 1f04 	ldr.w	r1, [r5, #4]!
   82dd2:	4632      	mov	r2, r6
   82dd4:	f001 f850 	bl	83e78 <_fputwc_r>
   82dd8:	1c43      	adds	r3, r0, #1
   82dda:	f104 0401 	add.w	r4, r4, #1
   82dde:	d1f3      	bne.n	82dc8 <__sprint_r.part.0+0x28>
   82de0:	2300      	movs	r3, #0
   82de2:	f8c9 3008 	str.w	r3, [r9, #8]
   82de6:	f8c9 3004 	str.w	r3, [r9, #4]
   82dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   82dee:	f8d9 3008 	ldr.w	r3, [r9, #8]
   82df2:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
   82df6:	f8c9 3008 	str.w	r3, [r9, #8]
   82dfa:	f10a 0a08 	add.w	sl, sl, #8
   82dfe:	2b00      	cmp	r3, #0
   82e00:	d1db      	bne.n	82dba <__sprint_r.part.0+0x1a>
   82e02:	2000      	movs	r0, #0
   82e04:	e7ec      	b.n	82de0 <__sprint_r.part.0+0x40>
   82e06:	f001 f9b1 	bl	8416c <__sfvwrite_r>
   82e0a:	2300      	movs	r3, #0
   82e0c:	f8c9 3008 	str.w	r3, [r9, #8]
   82e10:	f8c9 3004 	str.w	r3, [r9, #4]
   82e14:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00082e18 <_vfiprintf_r>:
   82e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82e1c:	b0b1      	sub	sp, #196	; 0xc4
   82e1e:	461c      	mov	r4, r3
   82e20:	9102      	str	r1, [sp, #8]
   82e22:	4690      	mov	r8, r2
   82e24:	9308      	str	r3, [sp, #32]
   82e26:	9006      	str	r0, [sp, #24]
   82e28:	b118      	cbz	r0, 82e32 <_vfiprintf_r+0x1a>
   82e2a:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82e2c:	2b00      	cmp	r3, #0
   82e2e:	f000 80e8 	beq.w	83002 <_vfiprintf_r+0x1ea>
   82e32:	9d02      	ldr	r5, [sp, #8]
   82e34:	89ab      	ldrh	r3, [r5, #12]
   82e36:	b29a      	uxth	r2, r3
   82e38:	0490      	lsls	r0, r2, #18
   82e3a:	d407      	bmi.n	82e4c <_vfiprintf_r+0x34>
   82e3c:	6e6a      	ldr	r2, [r5, #100]	; 0x64
   82e3e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82e42:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
   82e46:	81ab      	strh	r3, [r5, #12]
   82e48:	b29a      	uxth	r2, r3
   82e4a:	6669      	str	r1, [r5, #100]	; 0x64
   82e4c:	0711      	lsls	r1, r2, #28
   82e4e:	f140 80b7 	bpl.w	82fc0 <_vfiprintf_r+0x1a8>
   82e52:	f8dd b008 	ldr.w	fp, [sp, #8]
   82e56:	f8db 3010 	ldr.w	r3, [fp, #16]
   82e5a:	2b00      	cmp	r3, #0
   82e5c:	f000 80b0 	beq.w	82fc0 <_vfiprintf_r+0x1a8>
   82e60:	f002 021a 	and.w	r2, r2, #26
   82e64:	2a0a      	cmp	r2, #10
   82e66:	f000 80b7 	beq.w	82fd8 <_vfiprintf_r+0x1c0>
   82e6a:	2300      	movs	r3, #0
   82e6c:	f10d 0980 	add.w	r9, sp, #128	; 0x80
   82e70:	930a      	str	r3, [sp, #40]	; 0x28
   82e72:	9315      	str	r3, [sp, #84]	; 0x54
   82e74:	9314      	str	r3, [sp, #80]	; 0x50
   82e76:	9309      	str	r3, [sp, #36]	; 0x24
   82e78:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
   82e7c:	464e      	mov	r6, r9
   82e7e:	f898 3000 	ldrb.w	r3, [r8]
   82e82:	2b00      	cmp	r3, #0
   82e84:	f000 84c8 	beq.w	83818 <_vfiprintf_r+0xa00>
   82e88:	2b25      	cmp	r3, #37	; 0x25
   82e8a:	f000 84c5 	beq.w	83818 <_vfiprintf_r+0xa00>
   82e8e:	f108 0201 	add.w	r2, r8, #1
   82e92:	e001      	b.n	82e98 <_vfiprintf_r+0x80>
   82e94:	2b25      	cmp	r3, #37	; 0x25
   82e96:	d004      	beq.n	82ea2 <_vfiprintf_r+0x8a>
   82e98:	7813      	ldrb	r3, [r2, #0]
   82e9a:	4614      	mov	r4, r2
   82e9c:	3201      	adds	r2, #1
   82e9e:	2b00      	cmp	r3, #0
   82ea0:	d1f8      	bne.n	82e94 <_vfiprintf_r+0x7c>
   82ea2:	ebc8 0504 	rsb	r5, r8, r4
   82ea6:	b195      	cbz	r5, 82ece <_vfiprintf_r+0xb6>
   82ea8:	9b14      	ldr	r3, [sp, #80]	; 0x50
   82eaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
   82eac:	3301      	adds	r3, #1
   82eae:	442a      	add	r2, r5
   82eb0:	2b07      	cmp	r3, #7
   82eb2:	f8c6 8000 	str.w	r8, [r6]
   82eb6:	6075      	str	r5, [r6, #4]
   82eb8:	9215      	str	r2, [sp, #84]	; 0x54
   82eba:	9314      	str	r3, [sp, #80]	; 0x50
   82ebc:	dd7b      	ble.n	82fb6 <_vfiprintf_r+0x19e>
   82ebe:	2a00      	cmp	r2, #0
   82ec0:	f040 84d5 	bne.w	8386e <_vfiprintf_r+0xa56>
   82ec4:	9809      	ldr	r0, [sp, #36]	; 0x24
   82ec6:	9214      	str	r2, [sp, #80]	; 0x50
   82ec8:	4428      	add	r0, r5
   82eca:	464e      	mov	r6, r9
   82ecc:	9009      	str	r0, [sp, #36]	; 0x24
   82ece:	7823      	ldrb	r3, [r4, #0]
   82ed0:	2b00      	cmp	r3, #0
   82ed2:	f000 83ed 	beq.w	836b0 <_vfiprintf_r+0x898>
   82ed6:	2100      	movs	r1, #0
   82ed8:	f04f 0200 	mov.w	r2, #0
   82edc:	f04f 3cff 	mov.w	ip, #4294967295
   82ee0:	7863      	ldrb	r3, [r4, #1]
   82ee2:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
   82ee6:	9104      	str	r1, [sp, #16]
   82ee8:	468a      	mov	sl, r1
   82eea:	f104 0801 	add.w	r8, r4, #1
   82eee:	4608      	mov	r0, r1
   82ef0:	4665      	mov	r5, ip
   82ef2:	f108 0801 	add.w	r8, r8, #1
   82ef6:	f1a3 0220 	sub.w	r2, r3, #32
   82efa:	2a58      	cmp	r2, #88	; 0x58
   82efc:	f200 82d9 	bhi.w	834b2 <_vfiprintf_r+0x69a>
   82f00:	e8df f012 	tbh	[pc, r2, lsl #1]
   82f04:	02d702cb 	.word	0x02d702cb
   82f08:	02d202d7 	.word	0x02d202d7
   82f0c:	02d702d7 	.word	0x02d702d7
   82f10:	02d702d7 	.word	0x02d702d7
   82f14:	02d702d7 	.word	0x02d702d7
   82f18:	028f0282 	.word	0x028f0282
   82f1c:	008402d7 	.word	0x008402d7
   82f20:	02d70293 	.word	0x02d70293
   82f24:	0196012b 	.word	0x0196012b
   82f28:	01960196 	.word	0x01960196
   82f2c:	01960196 	.word	0x01960196
   82f30:	01960196 	.word	0x01960196
   82f34:	01960196 	.word	0x01960196
   82f38:	02d702d7 	.word	0x02d702d7
   82f3c:	02d702d7 	.word	0x02d702d7
   82f40:	02d702d7 	.word	0x02d702d7
   82f44:	02d702d7 	.word	0x02d702d7
   82f48:	02d702d7 	.word	0x02d702d7
   82f4c:	02d70130 	.word	0x02d70130
   82f50:	02d702d7 	.word	0x02d702d7
   82f54:	02d702d7 	.word	0x02d702d7
   82f58:	02d702d7 	.word	0x02d702d7
   82f5c:	02d702d7 	.word	0x02d702d7
   82f60:	017b02d7 	.word	0x017b02d7
   82f64:	02d702d7 	.word	0x02d702d7
   82f68:	02d702d7 	.word	0x02d702d7
   82f6c:	01a402d7 	.word	0x01a402d7
   82f70:	02d702d7 	.word	0x02d702d7
   82f74:	02d701bf 	.word	0x02d701bf
   82f78:	02d702d7 	.word	0x02d702d7
   82f7c:	02d702d7 	.word	0x02d702d7
   82f80:	02d702d7 	.word	0x02d702d7
   82f84:	02d702d7 	.word	0x02d702d7
   82f88:	01e402d7 	.word	0x01e402d7
   82f8c:	02d701fa 	.word	0x02d701fa
   82f90:	02d702d7 	.word	0x02d702d7
   82f94:	01fa0216 	.word	0x01fa0216
   82f98:	02d702d7 	.word	0x02d702d7
   82f9c:	02d7021b 	.word	0x02d7021b
   82fa0:	00890228 	.word	0x00890228
   82fa4:	027d0266 	.word	0x027d0266
   82fa8:	023a02d7 	.word	0x023a02d7
   82fac:	011902d7 	.word	0x011902d7
   82fb0:	02d702d7 	.word	0x02d702d7
   82fb4:	02af      	.short	0x02af
   82fb6:	3608      	adds	r6, #8
   82fb8:	9809      	ldr	r0, [sp, #36]	; 0x24
   82fba:	4428      	add	r0, r5
   82fbc:	9009      	str	r0, [sp, #36]	; 0x24
   82fbe:	e786      	b.n	82ece <_vfiprintf_r+0xb6>
   82fc0:	9806      	ldr	r0, [sp, #24]
   82fc2:	9902      	ldr	r1, [sp, #8]
   82fc4:	f000 fd90 	bl	83ae8 <__swsetup_r>
   82fc8:	b9b0      	cbnz	r0, 82ff8 <_vfiprintf_r+0x1e0>
   82fca:	9d02      	ldr	r5, [sp, #8]
   82fcc:	89aa      	ldrh	r2, [r5, #12]
   82fce:	f002 021a 	and.w	r2, r2, #26
   82fd2:	2a0a      	cmp	r2, #10
   82fd4:	f47f af49 	bne.w	82e6a <_vfiprintf_r+0x52>
   82fd8:	f8dd b008 	ldr.w	fp, [sp, #8]
   82fdc:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
   82fe0:	2b00      	cmp	r3, #0
   82fe2:	f6ff af42 	blt.w	82e6a <_vfiprintf_r+0x52>
   82fe6:	9806      	ldr	r0, [sp, #24]
   82fe8:	4659      	mov	r1, fp
   82fea:	4642      	mov	r2, r8
   82fec:	4623      	mov	r3, r4
   82fee:	f000 fd3d 	bl	83a6c <__sbprintf>
   82ff2:	b031      	add	sp, #196	; 0xc4
   82ff4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82ff8:	f04f 30ff 	mov.w	r0, #4294967295
   82ffc:	b031      	add	sp, #196	; 0xc4
   82ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83002:	f000 fea3 	bl	83d4c <__sinit>
   83006:	e714      	b.n	82e32 <_vfiprintf_r+0x1a>
   83008:	4240      	negs	r0, r0
   8300a:	9308      	str	r3, [sp, #32]
   8300c:	f04a 0a04 	orr.w	sl, sl, #4
   83010:	f898 3000 	ldrb.w	r3, [r8]
   83014:	e76d      	b.n	82ef2 <_vfiprintf_r+0xda>
   83016:	f01a 0320 	ands.w	r3, sl, #32
   8301a:	9004      	str	r0, [sp, #16]
   8301c:	46ac      	mov	ip, r5
   8301e:	f000 80f4 	beq.w	8320a <_vfiprintf_r+0x3f2>
   83022:	f8dd b020 	ldr.w	fp, [sp, #32]
   83026:	f10b 0307 	add.w	r3, fp, #7
   8302a:	f023 0307 	bic.w	r3, r3, #7
   8302e:	f103 0408 	add.w	r4, r3, #8
   83032:	9408      	str	r4, [sp, #32]
   83034:	e9d3 4500 	ldrd	r4, r5, [r3]
   83038:	2300      	movs	r3, #0
   8303a:	f04f 0000 	mov.w	r0, #0
   8303e:	2100      	movs	r1, #0
   83040:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
   83044:	f8cd c014 	str.w	ip, [sp, #20]
   83048:	9107      	str	r1, [sp, #28]
   8304a:	f1bc 0f00 	cmp.w	ip, #0
   8304e:	bfa8      	it	ge
   83050:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   83054:	ea54 0205 	orrs.w	r2, r4, r5
   83058:	f040 80ad 	bne.w	831b6 <_vfiprintf_r+0x39e>
   8305c:	f1bc 0f00 	cmp.w	ip, #0
   83060:	f040 80a9 	bne.w	831b6 <_vfiprintf_r+0x39e>
   83064:	2b00      	cmp	r3, #0
   83066:	f040 83c0 	bne.w	837ea <_vfiprintf_r+0x9d2>
   8306a:	f01a 0f01 	tst.w	sl, #1
   8306e:	f000 83bc 	beq.w	837ea <_vfiprintf_r+0x9d2>
   83072:	2330      	movs	r3, #48	; 0x30
   83074:	af30      	add	r7, sp, #192	; 0xc0
   83076:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8307a:	ebc7 0409 	rsb	r4, r7, r9
   8307e:	9405      	str	r4, [sp, #20]
   83080:	f8dd b014 	ldr.w	fp, [sp, #20]
   83084:	9c07      	ldr	r4, [sp, #28]
   83086:	45e3      	cmp	fp, ip
   83088:	bfb8      	it	lt
   8308a:	46e3      	movlt	fp, ip
   8308c:	f8cd b00c 	str.w	fp, [sp, #12]
   83090:	b11c      	cbz	r4, 8309a <_vfiprintf_r+0x282>
   83092:	f10b 0b01 	add.w	fp, fp, #1
   83096:	f8cd b00c 	str.w	fp, [sp, #12]
   8309a:	f01a 0502 	ands.w	r5, sl, #2
   8309e:	9507      	str	r5, [sp, #28]
   830a0:	d005      	beq.n	830ae <_vfiprintf_r+0x296>
   830a2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   830a6:	f10b 0b02 	add.w	fp, fp, #2
   830aa:	f8cd b00c 	str.w	fp, [sp, #12]
   830ae:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
   830b2:	930b      	str	r3, [sp, #44]	; 0x2c
   830b4:	f040 821b 	bne.w	834ee <_vfiprintf_r+0x6d6>
   830b8:	9d04      	ldr	r5, [sp, #16]
   830ba:	f8dd b00c 	ldr.w	fp, [sp, #12]
   830be:	ebcb 0405 	rsb	r4, fp, r5
   830c2:	2c00      	cmp	r4, #0
   830c4:	f340 8213 	ble.w	834ee <_vfiprintf_r+0x6d6>
   830c8:	2c10      	cmp	r4, #16
   830ca:	f340 8489 	ble.w	839e0 <_vfiprintf_r+0xbc8>
   830ce:	4dbe      	ldr	r5, [pc, #760]	; (833c8 <_vfiprintf_r+0x5b0>)
   830d0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   830d2:	462b      	mov	r3, r5
   830d4:	9814      	ldr	r0, [sp, #80]	; 0x50
   830d6:	4625      	mov	r5, r4
   830d8:	f04f 0b10 	mov.w	fp, #16
   830dc:	4664      	mov	r4, ip
   830de:	46b4      	mov	ip, r6
   830e0:	461e      	mov	r6, r3
   830e2:	e006      	b.n	830f2 <_vfiprintf_r+0x2da>
   830e4:	1c83      	adds	r3, r0, #2
   830e6:	f10c 0c08 	add.w	ip, ip, #8
   830ea:	4608      	mov	r0, r1
   830ec:	3d10      	subs	r5, #16
   830ee:	2d10      	cmp	r5, #16
   830f0:	dd11      	ble.n	83116 <_vfiprintf_r+0x2fe>
   830f2:	1c41      	adds	r1, r0, #1
   830f4:	3210      	adds	r2, #16
   830f6:	2907      	cmp	r1, #7
   830f8:	9215      	str	r2, [sp, #84]	; 0x54
   830fa:	e88c 0840 	stmia.w	ip, {r6, fp}
   830fe:	9114      	str	r1, [sp, #80]	; 0x50
   83100:	ddf0      	ble.n	830e4 <_vfiprintf_r+0x2cc>
   83102:	2a00      	cmp	r2, #0
   83104:	f040 81e6 	bne.w	834d4 <_vfiprintf_r+0x6bc>
   83108:	3d10      	subs	r5, #16
   8310a:	2d10      	cmp	r5, #16
   8310c:	f04f 0301 	mov.w	r3, #1
   83110:	4610      	mov	r0, r2
   83112:	46cc      	mov	ip, r9
   83114:	dced      	bgt.n	830f2 <_vfiprintf_r+0x2da>
   83116:	4631      	mov	r1, r6
   83118:	4666      	mov	r6, ip
   8311a:	46a4      	mov	ip, r4
   8311c:	462c      	mov	r4, r5
   8311e:	460d      	mov	r5, r1
   83120:	4422      	add	r2, r4
   83122:	2b07      	cmp	r3, #7
   83124:	9215      	str	r2, [sp, #84]	; 0x54
   83126:	6035      	str	r5, [r6, #0]
   83128:	6074      	str	r4, [r6, #4]
   8312a:	9314      	str	r3, [sp, #80]	; 0x50
   8312c:	f300 836d 	bgt.w	8380a <_vfiprintf_r+0x9f2>
   83130:	3608      	adds	r6, #8
   83132:	1c59      	adds	r1, r3, #1
   83134:	e1de      	b.n	834f4 <_vfiprintf_r+0x6dc>
   83136:	f01a 0f20 	tst.w	sl, #32
   8313a:	9004      	str	r0, [sp, #16]
   8313c:	46ac      	mov	ip, r5
   8313e:	f000 808d 	beq.w	8325c <_vfiprintf_r+0x444>
   83142:	9d08      	ldr	r5, [sp, #32]
   83144:	1deb      	adds	r3, r5, #7
   83146:	f023 0307 	bic.w	r3, r3, #7
   8314a:	f103 0b08 	add.w	fp, r3, #8
   8314e:	e9d3 4500 	ldrd	r4, r5, [r3]
   83152:	f8cd b020 	str.w	fp, [sp, #32]
   83156:	2301      	movs	r3, #1
   83158:	e76f      	b.n	8303a <_vfiprintf_r+0x222>
   8315a:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   8315e:	f898 3000 	ldrb.w	r3, [r8]
   83162:	e6c6      	b.n	82ef2 <_vfiprintf_r+0xda>
   83164:	f04a 0a10 	orr.w	sl, sl, #16
   83168:	f01a 0f20 	tst.w	sl, #32
   8316c:	9004      	str	r0, [sp, #16]
   8316e:	46ac      	mov	ip, r5
   83170:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83174:	f000 80c8 	beq.w	83308 <_vfiprintf_r+0x4f0>
   83178:	9c08      	ldr	r4, [sp, #32]
   8317a:	1de1      	adds	r1, r4, #7
   8317c:	f021 0107 	bic.w	r1, r1, #7
   83180:	e9d1 2300 	ldrd	r2, r3, [r1]
   83184:	3108      	adds	r1, #8
   83186:	9108      	str	r1, [sp, #32]
   83188:	4614      	mov	r4, r2
   8318a:	461d      	mov	r5, r3
   8318c:	2a00      	cmp	r2, #0
   8318e:	f173 0b00 	sbcs.w	fp, r3, #0
   83192:	f2c0 83ce 	blt.w	83932 <_vfiprintf_r+0xb1a>
   83196:	f1bc 0f00 	cmp.w	ip, #0
   8319a:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   8319e:	bfa8      	it	ge
   831a0:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   831a4:	ea54 0205 	orrs.w	r2, r4, r5
   831a8:	9007      	str	r0, [sp, #28]
   831aa:	f8cd c014 	str.w	ip, [sp, #20]
   831ae:	f04f 0301 	mov.w	r3, #1
   831b2:	f43f af53 	beq.w	8305c <_vfiprintf_r+0x244>
   831b6:	2b01      	cmp	r3, #1
   831b8:	f000 8319 	beq.w	837ee <_vfiprintf_r+0x9d6>
   831bc:	2b02      	cmp	r3, #2
   831be:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
   831c2:	f040 824c 	bne.w	8365e <_vfiprintf_r+0x846>
   831c6:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
   831ca:	4619      	mov	r1, r3
   831cc:	f004 000f 	and.w	r0, r4, #15
   831d0:	0922      	lsrs	r2, r4, #4
   831d2:	f81b 0000 	ldrb.w	r0, [fp, r0]
   831d6:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
   831da:	092b      	lsrs	r3, r5, #4
   831dc:	7008      	strb	r0, [r1, #0]
   831de:	ea52 0003 	orrs.w	r0, r2, r3
   831e2:	460f      	mov	r7, r1
   831e4:	4614      	mov	r4, r2
   831e6:	461d      	mov	r5, r3
   831e8:	f101 31ff 	add.w	r1, r1, #4294967295
   831ec:	d1ee      	bne.n	831cc <_vfiprintf_r+0x3b4>
   831ee:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
   831f2:	ebc7 0309 	rsb	r3, r7, r9
   831f6:	9305      	str	r3, [sp, #20]
   831f8:	e742      	b.n	83080 <_vfiprintf_r+0x268>
   831fa:	f04a 0a10 	orr.w	sl, sl, #16
   831fe:	f01a 0320 	ands.w	r3, sl, #32
   83202:	9004      	str	r0, [sp, #16]
   83204:	46ac      	mov	ip, r5
   83206:	f47f af0c 	bne.w	83022 <_vfiprintf_r+0x20a>
   8320a:	f01a 0210 	ands.w	r2, sl, #16
   8320e:	f040 8311 	bne.w	83834 <_vfiprintf_r+0xa1c>
   83212:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   83216:	f000 830d 	beq.w	83834 <_vfiprintf_r+0xa1c>
   8321a:	f8dd b020 	ldr.w	fp, [sp, #32]
   8321e:	4613      	mov	r3, r2
   83220:	f8bb 4000 	ldrh.w	r4, [fp]
   83224:	f10b 0b04 	add.w	fp, fp, #4
   83228:	2500      	movs	r5, #0
   8322a:	f8cd b020 	str.w	fp, [sp, #32]
   8322e:	e704      	b.n	8303a <_vfiprintf_r+0x222>
   83230:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83234:	2000      	movs	r0, #0
   83236:	f818 3b01 	ldrb.w	r3, [r8], #1
   8323a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   8323e:	eb02 0040 	add.w	r0, r2, r0, lsl #1
   83242:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83246:	2a09      	cmp	r2, #9
   83248:	d9f5      	bls.n	83236 <_vfiprintf_r+0x41e>
   8324a:	e654      	b.n	82ef6 <_vfiprintf_r+0xde>
   8324c:	f04a 0a10 	orr.w	sl, sl, #16
   83250:	f01a 0f20 	tst.w	sl, #32
   83254:	9004      	str	r0, [sp, #16]
   83256:	46ac      	mov	ip, r5
   83258:	f47f af73 	bne.w	83142 <_vfiprintf_r+0x32a>
   8325c:	f01a 0f10 	tst.w	sl, #16
   83260:	f040 82ef 	bne.w	83842 <_vfiprintf_r+0xa2a>
   83264:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83268:	f000 82eb 	beq.w	83842 <_vfiprintf_r+0xa2a>
   8326c:	f8dd b020 	ldr.w	fp, [sp, #32]
   83270:	2500      	movs	r5, #0
   83272:	f8bb 4000 	ldrh.w	r4, [fp]
   83276:	f10b 0b04 	add.w	fp, fp, #4
   8327a:	2301      	movs	r3, #1
   8327c:	f8cd b020 	str.w	fp, [sp, #32]
   83280:	e6db      	b.n	8303a <_vfiprintf_r+0x222>
   83282:	46ac      	mov	ip, r5
   83284:	4d51      	ldr	r5, [pc, #324]	; (833cc <_vfiprintf_r+0x5b4>)
   83286:	f01a 0f20 	tst.w	sl, #32
   8328a:	9004      	str	r0, [sp, #16]
   8328c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83290:	950a      	str	r5, [sp, #40]	; 0x28
   83292:	f000 80f0 	beq.w	83476 <_vfiprintf_r+0x65e>
   83296:	9d08      	ldr	r5, [sp, #32]
   83298:	1dea      	adds	r2, r5, #7
   8329a:	f022 0207 	bic.w	r2, r2, #7
   8329e:	f102 0b08 	add.w	fp, r2, #8
   832a2:	f8cd b020 	str.w	fp, [sp, #32]
   832a6:	e9d2 4500 	ldrd	r4, r5, [r2]
   832aa:	f01a 0f01 	tst.w	sl, #1
   832ae:	f000 82aa 	beq.w	83806 <_vfiprintf_r+0x9ee>
   832b2:	ea54 0b05 	orrs.w	fp, r4, r5
   832b6:	f000 82a6 	beq.w	83806 <_vfiprintf_r+0x9ee>
   832ba:	2230      	movs	r2, #48	; 0x30
   832bc:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   832c0:	f04a 0a02 	orr.w	sl, sl, #2
   832c4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   832c8:	2302      	movs	r3, #2
   832ca:	e6b6      	b.n	8303a <_vfiprintf_r+0x222>
   832cc:	9b08      	ldr	r3, [sp, #32]
   832ce:	f8dd b020 	ldr.w	fp, [sp, #32]
   832d2:	681b      	ldr	r3, [r3, #0]
   832d4:	2401      	movs	r4, #1
   832d6:	f04f 0500 	mov.w	r5, #0
   832da:	f10b 0b04 	add.w	fp, fp, #4
   832de:	9004      	str	r0, [sp, #16]
   832e0:	9403      	str	r4, [sp, #12]
   832e2:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   832e6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   832ea:	f8cd b020 	str.w	fp, [sp, #32]
   832ee:	9405      	str	r4, [sp, #20]
   832f0:	af16      	add	r7, sp, #88	; 0x58
   832f2:	f04f 0c00 	mov.w	ip, #0
   832f6:	e6d0      	b.n	8309a <_vfiprintf_r+0x282>
   832f8:	f01a 0f20 	tst.w	sl, #32
   832fc:	9004      	str	r0, [sp, #16]
   832fe:	46ac      	mov	ip, r5
   83300:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83304:	f47f af38 	bne.w	83178 <_vfiprintf_r+0x360>
   83308:	f01a 0f10 	tst.w	sl, #16
   8330c:	f040 82a7 	bne.w	8385e <_vfiprintf_r+0xa46>
   83310:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83314:	f000 82a3 	beq.w	8385e <_vfiprintf_r+0xa46>
   83318:	f8dd b020 	ldr.w	fp, [sp, #32]
   8331c:	f9bb 4000 	ldrsh.w	r4, [fp]
   83320:	f10b 0b04 	add.w	fp, fp, #4
   83324:	17e5      	asrs	r5, r4, #31
   83326:	4622      	mov	r2, r4
   83328:	462b      	mov	r3, r5
   8332a:	f8cd b020 	str.w	fp, [sp, #32]
   8332e:	e72d      	b.n	8318c <_vfiprintf_r+0x374>
   83330:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   83334:	f898 3000 	ldrb.w	r3, [r8]
   83338:	e5db      	b.n	82ef2 <_vfiprintf_r+0xda>
   8333a:	f898 3000 	ldrb.w	r3, [r8]
   8333e:	4642      	mov	r2, r8
   83340:	2b6c      	cmp	r3, #108	; 0x6c
   83342:	bf03      	ittte	eq
   83344:	f108 0801 	addeq.w	r8, r8, #1
   83348:	f04a 0a20 	orreq.w	sl, sl, #32
   8334c:	7853      	ldrbeq	r3, [r2, #1]
   8334e:	f04a 0a10 	orrne.w	sl, sl, #16
   83352:	e5ce      	b.n	82ef2 <_vfiprintf_r+0xda>
   83354:	f01a 0f20 	tst.w	sl, #32
   83358:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   8335c:	f000 82f7 	beq.w	8394e <_vfiprintf_r+0xb36>
   83360:	9c08      	ldr	r4, [sp, #32]
   83362:	6821      	ldr	r1, [r4, #0]
   83364:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83366:	17e5      	asrs	r5, r4, #31
   83368:	462b      	mov	r3, r5
   8336a:	9d08      	ldr	r5, [sp, #32]
   8336c:	4622      	mov	r2, r4
   8336e:	3504      	adds	r5, #4
   83370:	9508      	str	r5, [sp, #32]
   83372:	e9c1 2300 	strd	r2, r3, [r1]
   83376:	e582      	b.n	82e7e <_vfiprintf_r+0x66>
   83378:	9c08      	ldr	r4, [sp, #32]
   8337a:	46ac      	mov	ip, r5
   8337c:	6827      	ldr	r7, [r4, #0]
   8337e:	f04f 0500 	mov.w	r5, #0
   83382:	9004      	str	r0, [sp, #16]
   83384:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
   83388:	3404      	adds	r4, #4
   8338a:	2f00      	cmp	r7, #0
   8338c:	f000 8332 	beq.w	839f4 <_vfiprintf_r+0xbdc>
   83390:	f1bc 0f00 	cmp.w	ip, #0
   83394:	4638      	mov	r0, r7
   83396:	f2c0 8307 	blt.w	839a8 <_vfiprintf_r+0xb90>
   8339a:	4662      	mov	r2, ip
   8339c:	2100      	movs	r1, #0
   8339e:	f8cd c004 	str.w	ip, [sp, #4]
   833a2:	f001 fbb1 	bl	84b08 <memchr>
   833a6:	f8dd c004 	ldr.w	ip, [sp, #4]
   833aa:	2800      	cmp	r0, #0
   833ac:	f000 833a 	beq.w	83a24 <_vfiprintf_r+0xc0c>
   833b0:	1bc0      	subs	r0, r0, r7
   833b2:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   833b6:	4560      	cmp	r0, ip
   833b8:	bfa8      	it	ge
   833ba:	4660      	movge	r0, ip
   833bc:	9005      	str	r0, [sp, #20]
   833be:	9408      	str	r4, [sp, #32]
   833c0:	9507      	str	r5, [sp, #28]
   833c2:	f04f 0c00 	mov.w	ip, #0
   833c6:	e65b      	b.n	83080 <_vfiprintf_r+0x268>
   833c8:	00085b44 	.word	0x00085b44
   833cc:	00085b04 	.word	0x00085b04
   833d0:	9b08      	ldr	r3, [sp, #32]
   833d2:	f8dd b020 	ldr.w	fp, [sp, #32]
   833d6:	9004      	str	r0, [sp, #16]
   833d8:	48b2      	ldr	r0, [pc, #712]	; (836a4 <_vfiprintf_r+0x88c>)
   833da:	681c      	ldr	r4, [r3, #0]
   833dc:	2230      	movs	r2, #48	; 0x30
   833de:	2378      	movs	r3, #120	; 0x78
   833e0:	f10b 0b04 	add.w	fp, fp, #4
   833e4:	46ac      	mov	ip, r5
   833e6:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
   833ea:	f04a 0a02 	orr.w	sl, sl, #2
   833ee:	f8cd b020 	str.w	fp, [sp, #32]
   833f2:	2500      	movs	r5, #0
   833f4:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
   833f8:	900a      	str	r0, [sp, #40]	; 0x28
   833fa:	2302      	movs	r3, #2
   833fc:	e61d      	b.n	8303a <_vfiprintf_r+0x222>
   833fe:	f04a 0a20 	orr.w	sl, sl, #32
   83402:	f898 3000 	ldrb.w	r3, [r8]
   83406:	e574      	b.n	82ef2 <_vfiprintf_r+0xda>
   83408:	f8dd b020 	ldr.w	fp, [sp, #32]
   8340c:	f8db 0000 	ldr.w	r0, [fp]
   83410:	f10b 0304 	add.w	r3, fp, #4
   83414:	2800      	cmp	r0, #0
   83416:	f6ff adf7 	blt.w	83008 <_vfiprintf_r+0x1f0>
   8341a:	9308      	str	r3, [sp, #32]
   8341c:	f898 3000 	ldrb.w	r3, [r8]
   83420:	e567      	b.n	82ef2 <_vfiprintf_r+0xda>
   83422:	f898 3000 	ldrb.w	r3, [r8]
   83426:	212b      	movs	r1, #43	; 0x2b
   83428:	e563      	b.n	82ef2 <_vfiprintf_r+0xda>
   8342a:	f898 3000 	ldrb.w	r3, [r8]
   8342e:	f108 0401 	add.w	r4, r8, #1
   83432:	2b2a      	cmp	r3, #42	; 0x2a
   83434:	f000 8305 	beq.w	83a42 <_vfiprintf_r+0xc2a>
   83438:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   8343c:	2a09      	cmp	r2, #9
   8343e:	bf98      	it	ls
   83440:	2500      	movls	r5, #0
   83442:	f200 82fa 	bhi.w	83a3a <_vfiprintf_r+0xc22>
   83446:	f814 3b01 	ldrb.w	r3, [r4], #1
   8344a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8344e:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   83452:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   83456:	2a09      	cmp	r2, #9
   83458:	d9f5      	bls.n	83446 <_vfiprintf_r+0x62e>
   8345a:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
   8345e:	46a0      	mov	r8, r4
   83460:	e549      	b.n	82ef6 <_vfiprintf_r+0xde>
   83462:	4c90      	ldr	r4, [pc, #576]	; (836a4 <_vfiprintf_r+0x88c>)
   83464:	f01a 0f20 	tst.w	sl, #32
   83468:	9004      	str	r0, [sp, #16]
   8346a:	46ac      	mov	ip, r5
   8346c:	940a      	str	r4, [sp, #40]	; 0x28
   8346e:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   83472:	f47f af10 	bne.w	83296 <_vfiprintf_r+0x47e>
   83476:	f01a 0f10 	tst.w	sl, #16
   8347a:	f040 81ea 	bne.w	83852 <_vfiprintf_r+0xa3a>
   8347e:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83482:	f000 81e6 	beq.w	83852 <_vfiprintf_r+0xa3a>
   83486:	f8dd b020 	ldr.w	fp, [sp, #32]
   8348a:	2500      	movs	r5, #0
   8348c:	f8bb 4000 	ldrh.w	r4, [fp]
   83490:	f10b 0b04 	add.w	fp, fp, #4
   83494:	f8cd b020 	str.w	fp, [sp, #32]
   83498:	e707      	b.n	832aa <_vfiprintf_r+0x492>
   8349a:	f898 3000 	ldrb.w	r3, [r8]
   8349e:	2900      	cmp	r1, #0
   834a0:	f47f ad27 	bne.w	82ef2 <_vfiprintf_r+0xda>
   834a4:	2120      	movs	r1, #32
   834a6:	e524      	b.n	82ef2 <_vfiprintf_r+0xda>
   834a8:	f04a 0a01 	orr.w	sl, sl, #1
   834ac:	f898 3000 	ldrb.w	r3, [r8]
   834b0:	e51f      	b.n	82ef2 <_vfiprintf_r+0xda>
   834b2:	9004      	str	r0, [sp, #16]
   834b4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
   834b8:	2b00      	cmp	r3, #0
   834ba:	f000 80f9 	beq.w	836b0 <_vfiprintf_r+0x898>
   834be:	2501      	movs	r5, #1
   834c0:	f04f 0b00 	mov.w	fp, #0
   834c4:	9503      	str	r5, [sp, #12]
   834c6:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
   834ca:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   834ce:	9505      	str	r5, [sp, #20]
   834d0:	af16      	add	r7, sp, #88	; 0x58
   834d2:	e70e      	b.n	832f2 <_vfiprintf_r+0x4da>
   834d4:	9806      	ldr	r0, [sp, #24]
   834d6:	9902      	ldr	r1, [sp, #8]
   834d8:	aa13      	add	r2, sp, #76	; 0x4c
   834da:	f7ff fc61 	bl	82da0 <__sprint_r.part.0>
   834de:	2800      	cmp	r0, #0
   834e0:	f040 80ed 	bne.w	836be <_vfiprintf_r+0x8a6>
   834e4:	9814      	ldr	r0, [sp, #80]	; 0x50
   834e6:	9a15      	ldr	r2, [sp, #84]	; 0x54
   834e8:	1c43      	adds	r3, r0, #1
   834ea:	46cc      	mov	ip, r9
   834ec:	e5fe      	b.n	830ec <_vfiprintf_r+0x2d4>
   834ee:	9b14      	ldr	r3, [sp, #80]	; 0x50
   834f0:	9a15      	ldr	r2, [sp, #84]	; 0x54
   834f2:	1c59      	adds	r1, r3, #1
   834f4:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
   834f8:	b168      	cbz	r0, 83516 <_vfiprintf_r+0x6fe>
   834fa:	3201      	adds	r2, #1
   834fc:	f10d 0047 	add.w	r0, sp, #71	; 0x47
   83500:	2301      	movs	r3, #1
   83502:	2907      	cmp	r1, #7
   83504:	9215      	str	r2, [sp, #84]	; 0x54
   83506:	9114      	str	r1, [sp, #80]	; 0x50
   83508:	e886 0009 	stmia.w	r6, {r0, r3}
   8350c:	f300 8160 	bgt.w	837d0 <_vfiprintf_r+0x9b8>
   83510:	460b      	mov	r3, r1
   83512:	3608      	adds	r6, #8
   83514:	3101      	adds	r1, #1
   83516:	9c07      	ldr	r4, [sp, #28]
   83518:	b164      	cbz	r4, 83534 <_vfiprintf_r+0x71c>
   8351a:	3202      	adds	r2, #2
   8351c:	a812      	add	r0, sp, #72	; 0x48
   8351e:	2302      	movs	r3, #2
   83520:	2907      	cmp	r1, #7
   83522:	9215      	str	r2, [sp, #84]	; 0x54
   83524:	9114      	str	r1, [sp, #80]	; 0x50
   83526:	e886 0009 	stmia.w	r6, {r0, r3}
   8352a:	f300 8157 	bgt.w	837dc <_vfiprintf_r+0x9c4>
   8352e:	460b      	mov	r3, r1
   83530:	3608      	adds	r6, #8
   83532:	3101      	adds	r1, #1
   83534:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
   83536:	2d80      	cmp	r5, #128	; 0x80
   83538:	f000 8101 	beq.w	8373e <_vfiprintf_r+0x926>
   8353c:	9d05      	ldr	r5, [sp, #20]
   8353e:	ebc5 040c 	rsb	r4, r5, ip
   83542:	2c00      	cmp	r4, #0
   83544:	dd2f      	ble.n	835a6 <_vfiprintf_r+0x78e>
   83546:	2c10      	cmp	r4, #16
   83548:	4d57      	ldr	r5, [pc, #348]	; (836a8 <_vfiprintf_r+0x890>)
   8354a:	dd22      	ble.n	83592 <_vfiprintf_r+0x77a>
   8354c:	4630      	mov	r0, r6
   8354e:	f04f 0b10 	mov.w	fp, #16
   83552:	462e      	mov	r6, r5
   83554:	4625      	mov	r5, r4
   83556:	9c06      	ldr	r4, [sp, #24]
   83558:	e006      	b.n	83568 <_vfiprintf_r+0x750>
   8355a:	f103 0c02 	add.w	ip, r3, #2
   8355e:	3008      	adds	r0, #8
   83560:	460b      	mov	r3, r1
   83562:	3d10      	subs	r5, #16
   83564:	2d10      	cmp	r5, #16
   83566:	dd10      	ble.n	8358a <_vfiprintf_r+0x772>
   83568:	1c59      	adds	r1, r3, #1
   8356a:	3210      	adds	r2, #16
   8356c:	2907      	cmp	r1, #7
   8356e:	9215      	str	r2, [sp, #84]	; 0x54
   83570:	e880 0840 	stmia.w	r0, {r6, fp}
   83574:	9114      	str	r1, [sp, #80]	; 0x50
   83576:	ddf0      	ble.n	8355a <_vfiprintf_r+0x742>
   83578:	2a00      	cmp	r2, #0
   8357a:	d163      	bne.n	83644 <_vfiprintf_r+0x82c>
   8357c:	3d10      	subs	r5, #16
   8357e:	2d10      	cmp	r5, #16
   83580:	f04f 0c01 	mov.w	ip, #1
   83584:	4613      	mov	r3, r2
   83586:	4648      	mov	r0, r9
   83588:	dcee      	bgt.n	83568 <_vfiprintf_r+0x750>
   8358a:	462c      	mov	r4, r5
   8358c:	4661      	mov	r1, ip
   8358e:	4635      	mov	r5, r6
   83590:	4606      	mov	r6, r0
   83592:	4422      	add	r2, r4
   83594:	2907      	cmp	r1, #7
   83596:	9215      	str	r2, [sp, #84]	; 0x54
   83598:	6035      	str	r5, [r6, #0]
   8359a:	6074      	str	r4, [r6, #4]
   8359c:	9114      	str	r1, [sp, #80]	; 0x50
   8359e:	f300 80c1 	bgt.w	83724 <_vfiprintf_r+0x90c>
   835a2:	3608      	adds	r6, #8
   835a4:	3101      	adds	r1, #1
   835a6:	9d05      	ldr	r5, [sp, #20]
   835a8:	2907      	cmp	r1, #7
   835aa:	442a      	add	r2, r5
   835ac:	9215      	str	r2, [sp, #84]	; 0x54
   835ae:	6037      	str	r7, [r6, #0]
   835b0:	6075      	str	r5, [r6, #4]
   835b2:	9114      	str	r1, [sp, #80]	; 0x50
   835b4:	f340 80c1 	ble.w	8373a <_vfiprintf_r+0x922>
   835b8:	2a00      	cmp	r2, #0
   835ba:	f040 8130 	bne.w	8381e <_vfiprintf_r+0xa06>
   835be:	9214      	str	r2, [sp, #80]	; 0x50
   835c0:	464e      	mov	r6, r9
   835c2:	f01a 0f04 	tst.w	sl, #4
   835c6:	f000 808b 	beq.w	836e0 <_vfiprintf_r+0x8c8>
   835ca:	9d04      	ldr	r5, [sp, #16]
   835cc:	f8dd b00c 	ldr.w	fp, [sp, #12]
   835d0:	ebcb 0405 	rsb	r4, fp, r5
   835d4:	2c00      	cmp	r4, #0
   835d6:	f340 8083 	ble.w	836e0 <_vfiprintf_r+0x8c8>
   835da:	2c10      	cmp	r4, #16
   835dc:	f340 821e 	ble.w	83a1c <_vfiprintf_r+0xc04>
   835e0:	9914      	ldr	r1, [sp, #80]	; 0x50
   835e2:	4d32      	ldr	r5, [pc, #200]	; (836ac <_vfiprintf_r+0x894>)
   835e4:	2710      	movs	r7, #16
   835e6:	f8dd a018 	ldr.w	sl, [sp, #24]
   835ea:	f8dd b008 	ldr.w	fp, [sp, #8]
   835ee:	e005      	b.n	835fc <_vfiprintf_r+0x7e4>
   835f0:	1c88      	adds	r0, r1, #2
   835f2:	3608      	adds	r6, #8
   835f4:	4619      	mov	r1, r3
   835f6:	3c10      	subs	r4, #16
   835f8:	2c10      	cmp	r4, #16
   835fa:	dd10      	ble.n	8361e <_vfiprintf_r+0x806>
   835fc:	1c4b      	adds	r3, r1, #1
   835fe:	3210      	adds	r2, #16
   83600:	2b07      	cmp	r3, #7
   83602:	9215      	str	r2, [sp, #84]	; 0x54
   83604:	e886 00a0 	stmia.w	r6, {r5, r7}
   83608:	9314      	str	r3, [sp, #80]	; 0x50
   8360a:	ddf1      	ble.n	835f0 <_vfiprintf_r+0x7d8>
   8360c:	2a00      	cmp	r2, #0
   8360e:	d17d      	bne.n	8370c <_vfiprintf_r+0x8f4>
   83610:	3c10      	subs	r4, #16
   83612:	2c10      	cmp	r4, #16
   83614:	f04f 0001 	mov.w	r0, #1
   83618:	4611      	mov	r1, r2
   8361a:	464e      	mov	r6, r9
   8361c:	dcee      	bgt.n	835fc <_vfiprintf_r+0x7e4>
   8361e:	4422      	add	r2, r4
   83620:	2807      	cmp	r0, #7
   83622:	9215      	str	r2, [sp, #84]	; 0x54
   83624:	6035      	str	r5, [r6, #0]
   83626:	6074      	str	r4, [r6, #4]
   83628:	9014      	str	r0, [sp, #80]	; 0x50
   8362a:	dd59      	ble.n	836e0 <_vfiprintf_r+0x8c8>
   8362c:	2a00      	cmp	r2, #0
   8362e:	d14f      	bne.n	836d0 <_vfiprintf_r+0x8b8>
   83630:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83632:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83636:	9d04      	ldr	r5, [sp, #16]
   83638:	45ab      	cmp	fp, r5
   8363a:	bfac      	ite	ge
   8363c:	445c      	addge	r4, fp
   8363e:	1964      	addlt	r4, r4, r5
   83640:	9409      	str	r4, [sp, #36]	; 0x24
   83642:	e05e      	b.n	83702 <_vfiprintf_r+0x8ea>
   83644:	4620      	mov	r0, r4
   83646:	9902      	ldr	r1, [sp, #8]
   83648:	aa13      	add	r2, sp, #76	; 0x4c
   8364a:	f7ff fba9 	bl	82da0 <__sprint_r.part.0>
   8364e:	2800      	cmp	r0, #0
   83650:	d135      	bne.n	836be <_vfiprintf_r+0x8a6>
   83652:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83654:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83656:	f103 0c01 	add.w	ip, r3, #1
   8365a:	4648      	mov	r0, r9
   8365c:	e781      	b.n	83562 <_vfiprintf_r+0x74a>
   8365e:	08e0      	lsrs	r0, r4, #3
   83660:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
   83664:	f004 0207 	and.w	r2, r4, #7
   83668:	08e9      	lsrs	r1, r5, #3
   8366a:	3230      	adds	r2, #48	; 0x30
   8366c:	ea50 0b01 	orrs.w	fp, r0, r1
   83670:	461f      	mov	r7, r3
   83672:	701a      	strb	r2, [r3, #0]
   83674:	4604      	mov	r4, r0
   83676:	460d      	mov	r5, r1
   83678:	f103 33ff 	add.w	r3, r3, #4294967295
   8367c:	d1ef      	bne.n	8365e <_vfiprintf_r+0x846>
   8367e:	f01a 0f01 	tst.w	sl, #1
   83682:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   83686:	4639      	mov	r1, r7
   83688:	f000 80b9 	beq.w	837fe <_vfiprintf_r+0x9e6>
   8368c:	2a30      	cmp	r2, #48	; 0x30
   8368e:	f43f acf4 	beq.w	8307a <_vfiprintf_r+0x262>
   83692:	461f      	mov	r7, r3
   83694:	ebc7 0509 	rsb	r5, r7, r9
   83698:	2330      	movs	r3, #48	; 0x30
   8369a:	9505      	str	r5, [sp, #20]
   8369c:	f801 3c01 	strb.w	r3, [r1, #-1]
   836a0:	e4ee      	b.n	83080 <_vfiprintf_r+0x268>
   836a2:	bf00      	nop
   836a4:	00085b18 	.word	0x00085b18
   836a8:	00085b34 	.word	0x00085b34
   836ac:	00085b44 	.word	0x00085b44
   836b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
   836b2:	b123      	cbz	r3, 836be <_vfiprintf_r+0x8a6>
   836b4:	9806      	ldr	r0, [sp, #24]
   836b6:	9902      	ldr	r1, [sp, #8]
   836b8:	aa13      	add	r2, sp, #76	; 0x4c
   836ba:	f7ff fb71 	bl	82da0 <__sprint_r.part.0>
   836be:	9c02      	ldr	r4, [sp, #8]
   836c0:	89a3      	ldrh	r3, [r4, #12]
   836c2:	065b      	lsls	r3, r3, #25
   836c4:	f53f ac98 	bmi.w	82ff8 <_vfiprintf_r+0x1e0>
   836c8:	9809      	ldr	r0, [sp, #36]	; 0x24
   836ca:	b031      	add	sp, #196	; 0xc4
   836cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836d0:	9806      	ldr	r0, [sp, #24]
   836d2:	9902      	ldr	r1, [sp, #8]
   836d4:	aa13      	add	r2, sp, #76	; 0x4c
   836d6:	f7ff fb63 	bl	82da0 <__sprint_r.part.0>
   836da:	2800      	cmp	r0, #0
   836dc:	d1ef      	bne.n	836be <_vfiprintf_r+0x8a6>
   836de:	9a15      	ldr	r2, [sp, #84]	; 0x54
   836e0:	9c09      	ldr	r4, [sp, #36]	; 0x24
   836e2:	f8dd b00c 	ldr.w	fp, [sp, #12]
   836e6:	9d04      	ldr	r5, [sp, #16]
   836e8:	45ab      	cmp	fp, r5
   836ea:	bfac      	ite	ge
   836ec:	445c      	addge	r4, fp
   836ee:	1964      	addlt	r4, r4, r5
   836f0:	9409      	str	r4, [sp, #36]	; 0x24
   836f2:	b132      	cbz	r2, 83702 <_vfiprintf_r+0x8ea>
   836f4:	9806      	ldr	r0, [sp, #24]
   836f6:	9902      	ldr	r1, [sp, #8]
   836f8:	aa13      	add	r2, sp, #76	; 0x4c
   836fa:	f7ff fb51 	bl	82da0 <__sprint_r.part.0>
   836fe:	2800      	cmp	r0, #0
   83700:	d1dd      	bne.n	836be <_vfiprintf_r+0x8a6>
   83702:	2000      	movs	r0, #0
   83704:	9014      	str	r0, [sp, #80]	; 0x50
   83706:	464e      	mov	r6, r9
   83708:	f7ff bbb9 	b.w	82e7e <_vfiprintf_r+0x66>
   8370c:	4650      	mov	r0, sl
   8370e:	4659      	mov	r1, fp
   83710:	aa13      	add	r2, sp, #76	; 0x4c
   83712:	f7ff fb45 	bl	82da0 <__sprint_r.part.0>
   83716:	2800      	cmp	r0, #0
   83718:	d1d1      	bne.n	836be <_vfiprintf_r+0x8a6>
   8371a:	9914      	ldr	r1, [sp, #80]	; 0x50
   8371c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8371e:	1c48      	adds	r0, r1, #1
   83720:	464e      	mov	r6, r9
   83722:	e768      	b.n	835f6 <_vfiprintf_r+0x7de>
   83724:	2a00      	cmp	r2, #0
   83726:	f040 80f7 	bne.w	83918 <_vfiprintf_r+0xb00>
   8372a:	9c05      	ldr	r4, [sp, #20]
   8372c:	2301      	movs	r3, #1
   8372e:	9720      	str	r7, [sp, #128]	; 0x80
   83730:	9421      	str	r4, [sp, #132]	; 0x84
   83732:	9415      	str	r4, [sp, #84]	; 0x54
   83734:	4622      	mov	r2, r4
   83736:	9314      	str	r3, [sp, #80]	; 0x50
   83738:	464e      	mov	r6, r9
   8373a:	3608      	adds	r6, #8
   8373c:	e741      	b.n	835c2 <_vfiprintf_r+0x7aa>
   8373e:	9d04      	ldr	r5, [sp, #16]
   83740:	f8dd b00c 	ldr.w	fp, [sp, #12]
   83744:	ebcb 0405 	rsb	r4, fp, r5
   83748:	2c00      	cmp	r4, #0
   8374a:	f77f aef7 	ble.w	8353c <_vfiprintf_r+0x724>
   8374e:	2c10      	cmp	r4, #16
   83750:	4da6      	ldr	r5, [pc, #664]	; (839ec <_vfiprintf_r+0xbd4>)
   83752:	f340 8170 	ble.w	83a36 <_vfiprintf_r+0xc1e>
   83756:	4629      	mov	r1, r5
   83758:	f04f 0b10 	mov.w	fp, #16
   8375c:	4625      	mov	r5, r4
   8375e:	4664      	mov	r4, ip
   83760:	46b4      	mov	ip, r6
   83762:	460e      	mov	r6, r1
   83764:	e006      	b.n	83774 <_vfiprintf_r+0x95c>
   83766:	1c98      	adds	r0, r3, #2
   83768:	f10c 0c08 	add.w	ip, ip, #8
   8376c:	460b      	mov	r3, r1
   8376e:	3d10      	subs	r5, #16
   83770:	2d10      	cmp	r5, #16
   83772:	dd0f      	ble.n	83794 <_vfiprintf_r+0x97c>
   83774:	1c59      	adds	r1, r3, #1
   83776:	3210      	adds	r2, #16
   83778:	2907      	cmp	r1, #7
   8377a:	9215      	str	r2, [sp, #84]	; 0x54
   8377c:	e88c 0840 	stmia.w	ip, {r6, fp}
   83780:	9114      	str	r1, [sp, #80]	; 0x50
   83782:	ddf0      	ble.n	83766 <_vfiprintf_r+0x94e>
   83784:	b9ba      	cbnz	r2, 837b6 <_vfiprintf_r+0x99e>
   83786:	3d10      	subs	r5, #16
   83788:	2d10      	cmp	r5, #16
   8378a:	f04f 0001 	mov.w	r0, #1
   8378e:	4613      	mov	r3, r2
   83790:	46cc      	mov	ip, r9
   83792:	dcef      	bgt.n	83774 <_vfiprintf_r+0x95c>
   83794:	4633      	mov	r3, r6
   83796:	4666      	mov	r6, ip
   83798:	46a4      	mov	ip, r4
   8379a:	462c      	mov	r4, r5
   8379c:	461d      	mov	r5, r3
   8379e:	4422      	add	r2, r4
   837a0:	2807      	cmp	r0, #7
   837a2:	9215      	str	r2, [sp, #84]	; 0x54
   837a4:	6035      	str	r5, [r6, #0]
   837a6:	6074      	str	r4, [r6, #4]
   837a8:	9014      	str	r0, [sp, #80]	; 0x50
   837aa:	f300 80af 	bgt.w	8390c <_vfiprintf_r+0xaf4>
   837ae:	3608      	adds	r6, #8
   837b0:	1c41      	adds	r1, r0, #1
   837b2:	4603      	mov	r3, r0
   837b4:	e6c2      	b.n	8353c <_vfiprintf_r+0x724>
   837b6:	9806      	ldr	r0, [sp, #24]
   837b8:	9902      	ldr	r1, [sp, #8]
   837ba:	aa13      	add	r2, sp, #76	; 0x4c
   837bc:	f7ff faf0 	bl	82da0 <__sprint_r.part.0>
   837c0:	2800      	cmp	r0, #0
   837c2:	f47f af7c 	bne.w	836be <_vfiprintf_r+0x8a6>
   837c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   837c8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   837ca:	1c58      	adds	r0, r3, #1
   837cc:	46cc      	mov	ip, r9
   837ce:	e7ce      	b.n	8376e <_vfiprintf_r+0x956>
   837d0:	2a00      	cmp	r2, #0
   837d2:	d179      	bne.n	838c8 <_vfiprintf_r+0xab0>
   837d4:	4619      	mov	r1, r3
   837d6:	464e      	mov	r6, r9
   837d8:	4613      	mov	r3, r2
   837da:	e69c      	b.n	83516 <_vfiprintf_r+0x6fe>
   837dc:	2a00      	cmp	r2, #0
   837de:	f040 8084 	bne.w	838ea <_vfiprintf_r+0xad2>
   837e2:	2101      	movs	r1, #1
   837e4:	4613      	mov	r3, r2
   837e6:	464e      	mov	r6, r9
   837e8:	e6a4      	b.n	83534 <_vfiprintf_r+0x71c>
   837ea:	464f      	mov	r7, r9
   837ec:	e448      	b.n	83080 <_vfiprintf_r+0x268>
   837ee:	2d00      	cmp	r5, #0
   837f0:	bf08      	it	eq
   837f2:	2c0a      	cmpeq	r4, #10
   837f4:	d246      	bcs.n	83884 <_vfiprintf_r+0xa6c>
   837f6:	3430      	adds	r4, #48	; 0x30
   837f8:	af30      	add	r7, sp, #192	; 0xc0
   837fa:	f807 4d41 	strb.w	r4, [r7, #-65]!
   837fe:	ebc7 0309 	rsb	r3, r7, r9
   83802:	9305      	str	r3, [sp, #20]
   83804:	e43c      	b.n	83080 <_vfiprintf_r+0x268>
   83806:	2302      	movs	r3, #2
   83808:	e417      	b.n	8303a <_vfiprintf_r+0x222>
   8380a:	2a00      	cmp	r2, #0
   8380c:	f040 80af 	bne.w	8396e <_vfiprintf_r+0xb56>
   83810:	4613      	mov	r3, r2
   83812:	2101      	movs	r1, #1
   83814:	464e      	mov	r6, r9
   83816:	e66d      	b.n	834f4 <_vfiprintf_r+0x6dc>
   83818:	4644      	mov	r4, r8
   8381a:	f7ff bb58 	b.w	82ece <_vfiprintf_r+0xb6>
   8381e:	9806      	ldr	r0, [sp, #24]
   83820:	9902      	ldr	r1, [sp, #8]
   83822:	aa13      	add	r2, sp, #76	; 0x4c
   83824:	f7ff fabc 	bl	82da0 <__sprint_r.part.0>
   83828:	2800      	cmp	r0, #0
   8382a:	f47f af48 	bne.w	836be <_vfiprintf_r+0x8a6>
   8382e:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83830:	464e      	mov	r6, r9
   83832:	e6c6      	b.n	835c2 <_vfiprintf_r+0x7aa>
   83834:	9d08      	ldr	r5, [sp, #32]
   83836:	682c      	ldr	r4, [r5, #0]
   83838:	3504      	adds	r5, #4
   8383a:	9508      	str	r5, [sp, #32]
   8383c:	2500      	movs	r5, #0
   8383e:	f7ff bbfc 	b.w	8303a <_vfiprintf_r+0x222>
   83842:	9d08      	ldr	r5, [sp, #32]
   83844:	2301      	movs	r3, #1
   83846:	682c      	ldr	r4, [r5, #0]
   83848:	3504      	adds	r5, #4
   8384a:	9508      	str	r5, [sp, #32]
   8384c:	2500      	movs	r5, #0
   8384e:	f7ff bbf4 	b.w	8303a <_vfiprintf_r+0x222>
   83852:	9d08      	ldr	r5, [sp, #32]
   83854:	682c      	ldr	r4, [r5, #0]
   83856:	3504      	adds	r5, #4
   83858:	9508      	str	r5, [sp, #32]
   8385a:	2500      	movs	r5, #0
   8385c:	e525      	b.n	832aa <_vfiprintf_r+0x492>
   8385e:	9d08      	ldr	r5, [sp, #32]
   83860:	682c      	ldr	r4, [r5, #0]
   83862:	3504      	adds	r5, #4
   83864:	9508      	str	r5, [sp, #32]
   83866:	17e5      	asrs	r5, r4, #31
   83868:	4622      	mov	r2, r4
   8386a:	462b      	mov	r3, r5
   8386c:	e48e      	b.n	8318c <_vfiprintf_r+0x374>
   8386e:	9806      	ldr	r0, [sp, #24]
   83870:	9902      	ldr	r1, [sp, #8]
   83872:	aa13      	add	r2, sp, #76	; 0x4c
   83874:	f7ff fa94 	bl	82da0 <__sprint_r.part.0>
   83878:	2800      	cmp	r0, #0
   8387a:	f47f af20 	bne.w	836be <_vfiprintf_r+0x8a6>
   8387e:	464e      	mov	r6, r9
   83880:	f7ff bb9a 	b.w	82fb8 <_vfiprintf_r+0x1a0>
   83884:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
   83888:	9603      	str	r6, [sp, #12]
   8388a:	465e      	mov	r6, fp
   8388c:	46e3      	mov	fp, ip
   8388e:	4620      	mov	r0, r4
   83890:	4629      	mov	r1, r5
   83892:	220a      	movs	r2, #10
   83894:	2300      	movs	r3, #0
   83896:	f001 fdb9 	bl	8540c <__aeabi_uldivmod>
   8389a:	3230      	adds	r2, #48	; 0x30
   8389c:	7032      	strb	r2, [r6, #0]
   8389e:	4620      	mov	r0, r4
   838a0:	4629      	mov	r1, r5
   838a2:	220a      	movs	r2, #10
   838a4:	2300      	movs	r3, #0
   838a6:	f001 fdb1 	bl	8540c <__aeabi_uldivmod>
   838aa:	4604      	mov	r4, r0
   838ac:	460d      	mov	r5, r1
   838ae:	ea54 0005 	orrs.w	r0, r4, r5
   838b2:	4637      	mov	r7, r6
   838b4:	f106 36ff 	add.w	r6, r6, #4294967295
   838b8:	d1e9      	bne.n	8388e <_vfiprintf_r+0xa76>
   838ba:	ebc7 0309 	rsb	r3, r7, r9
   838be:	46dc      	mov	ip, fp
   838c0:	9e03      	ldr	r6, [sp, #12]
   838c2:	9305      	str	r3, [sp, #20]
   838c4:	f7ff bbdc 	b.w	83080 <_vfiprintf_r+0x268>
   838c8:	9806      	ldr	r0, [sp, #24]
   838ca:	9902      	ldr	r1, [sp, #8]
   838cc:	aa13      	add	r2, sp, #76	; 0x4c
   838ce:	f8cd c004 	str.w	ip, [sp, #4]
   838d2:	f7ff fa65 	bl	82da0 <__sprint_r.part.0>
   838d6:	f8dd c004 	ldr.w	ip, [sp, #4]
   838da:	2800      	cmp	r0, #0
   838dc:	f47f aeef 	bne.w	836be <_vfiprintf_r+0x8a6>
   838e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   838e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   838e4:	1c59      	adds	r1, r3, #1
   838e6:	464e      	mov	r6, r9
   838e8:	e615      	b.n	83516 <_vfiprintf_r+0x6fe>
   838ea:	9806      	ldr	r0, [sp, #24]
   838ec:	9902      	ldr	r1, [sp, #8]
   838ee:	aa13      	add	r2, sp, #76	; 0x4c
   838f0:	f8cd c004 	str.w	ip, [sp, #4]
   838f4:	f7ff fa54 	bl	82da0 <__sprint_r.part.0>
   838f8:	f8dd c004 	ldr.w	ip, [sp, #4]
   838fc:	2800      	cmp	r0, #0
   838fe:	f47f aede 	bne.w	836be <_vfiprintf_r+0x8a6>
   83902:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83904:	9a15      	ldr	r2, [sp, #84]	; 0x54
   83906:	1c59      	adds	r1, r3, #1
   83908:	464e      	mov	r6, r9
   8390a:	e613      	b.n	83534 <_vfiprintf_r+0x71c>
   8390c:	2a00      	cmp	r2, #0
   8390e:	d156      	bne.n	839be <_vfiprintf_r+0xba6>
   83910:	2101      	movs	r1, #1
   83912:	4613      	mov	r3, r2
   83914:	464e      	mov	r6, r9
   83916:	e611      	b.n	8353c <_vfiprintf_r+0x724>
   83918:	9806      	ldr	r0, [sp, #24]
   8391a:	9902      	ldr	r1, [sp, #8]
   8391c:	aa13      	add	r2, sp, #76	; 0x4c
   8391e:	f7ff fa3f 	bl	82da0 <__sprint_r.part.0>
   83922:	2800      	cmp	r0, #0
   83924:	f47f aecb 	bne.w	836be <_vfiprintf_r+0x8a6>
   83928:	9914      	ldr	r1, [sp, #80]	; 0x50
   8392a:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8392c:	3101      	adds	r1, #1
   8392e:	464e      	mov	r6, r9
   83930:	e639      	b.n	835a6 <_vfiprintf_r+0x78e>
   83932:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
   83936:	4264      	negs	r4, r4
   83938:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8393c:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
   83940:	f8cd b01c 	str.w	fp, [sp, #28]
   83944:	f8cd c014 	str.w	ip, [sp, #20]
   83948:	2301      	movs	r3, #1
   8394a:	f7ff bb7e 	b.w	8304a <_vfiprintf_r+0x232>
   8394e:	f01a 0f10 	tst.w	sl, #16
   83952:	d11d      	bne.n	83990 <_vfiprintf_r+0xb78>
   83954:	f01a 0f40 	tst.w	sl, #64	; 0x40
   83958:	d058      	beq.n	83a0c <_vfiprintf_r+0xbf4>
   8395a:	9d08      	ldr	r5, [sp, #32]
   8395c:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
   83960:	682b      	ldr	r3, [r5, #0]
   83962:	3504      	adds	r5, #4
   83964:	9508      	str	r5, [sp, #32]
   83966:	f8a3 b000 	strh.w	fp, [r3]
   8396a:	f7ff ba88 	b.w	82e7e <_vfiprintf_r+0x66>
   8396e:	9806      	ldr	r0, [sp, #24]
   83970:	9902      	ldr	r1, [sp, #8]
   83972:	aa13      	add	r2, sp, #76	; 0x4c
   83974:	f8cd c004 	str.w	ip, [sp, #4]
   83978:	f7ff fa12 	bl	82da0 <__sprint_r.part.0>
   8397c:	f8dd c004 	ldr.w	ip, [sp, #4]
   83980:	2800      	cmp	r0, #0
   83982:	f47f ae9c 	bne.w	836be <_vfiprintf_r+0x8a6>
   83986:	9b14      	ldr	r3, [sp, #80]	; 0x50
   83988:	9a15      	ldr	r2, [sp, #84]	; 0x54
   8398a:	1c59      	adds	r1, r3, #1
   8398c:	464e      	mov	r6, r9
   8398e:	e5b1      	b.n	834f4 <_vfiprintf_r+0x6dc>
   83990:	f8dd b020 	ldr.w	fp, [sp, #32]
   83994:	9c09      	ldr	r4, [sp, #36]	; 0x24
   83996:	f8db 3000 	ldr.w	r3, [fp]
   8399a:	f10b 0b04 	add.w	fp, fp, #4
   8399e:	f8cd b020 	str.w	fp, [sp, #32]
   839a2:	601c      	str	r4, [r3, #0]
   839a4:	f7ff ba6b 	b.w	82e7e <_vfiprintf_r+0x66>
   839a8:	9408      	str	r4, [sp, #32]
   839aa:	f7ff f997 	bl	82cdc <strlen>
   839ae:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
   839b2:	9005      	str	r0, [sp, #20]
   839b4:	9407      	str	r4, [sp, #28]
   839b6:	f04f 0c00 	mov.w	ip, #0
   839ba:	f7ff bb61 	b.w	83080 <_vfiprintf_r+0x268>
   839be:	9806      	ldr	r0, [sp, #24]
   839c0:	9902      	ldr	r1, [sp, #8]
   839c2:	aa13      	add	r2, sp, #76	; 0x4c
   839c4:	f8cd c004 	str.w	ip, [sp, #4]
   839c8:	f7ff f9ea 	bl	82da0 <__sprint_r.part.0>
   839cc:	f8dd c004 	ldr.w	ip, [sp, #4]
   839d0:	2800      	cmp	r0, #0
   839d2:	f47f ae74 	bne.w	836be <_vfiprintf_r+0x8a6>
   839d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
   839d8:	9a15      	ldr	r2, [sp, #84]	; 0x54
   839da:	1c59      	adds	r1, r3, #1
   839dc:	464e      	mov	r6, r9
   839de:	e5ad      	b.n	8353c <_vfiprintf_r+0x724>
   839e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
   839e2:	9a15      	ldr	r2, [sp, #84]	; 0x54
   839e4:	3301      	adds	r3, #1
   839e6:	4d02      	ldr	r5, [pc, #8]	; (839f0 <_vfiprintf_r+0xbd8>)
   839e8:	f7ff bb9a 	b.w	83120 <_vfiprintf_r+0x308>
   839ec:	00085b34 	.word	0x00085b34
   839f0:	00085b44 	.word	0x00085b44
   839f4:	f1bc 0f06 	cmp.w	ip, #6
   839f8:	bf34      	ite	cc
   839fa:	4663      	movcc	r3, ip
   839fc:	2306      	movcs	r3, #6
   839fe:	9408      	str	r4, [sp, #32]
   83a00:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
   83a04:	9305      	str	r3, [sp, #20]
   83a06:	9403      	str	r4, [sp, #12]
   83a08:	4f16      	ldr	r7, [pc, #88]	; (83a64 <_vfiprintf_r+0xc4c>)
   83a0a:	e472      	b.n	832f2 <_vfiprintf_r+0x4da>
   83a0c:	9c08      	ldr	r4, [sp, #32]
   83a0e:	9d09      	ldr	r5, [sp, #36]	; 0x24
   83a10:	6823      	ldr	r3, [r4, #0]
   83a12:	3404      	adds	r4, #4
   83a14:	9408      	str	r4, [sp, #32]
   83a16:	601d      	str	r5, [r3, #0]
   83a18:	f7ff ba31 	b.w	82e7e <_vfiprintf_r+0x66>
   83a1c:	9814      	ldr	r0, [sp, #80]	; 0x50
   83a1e:	4d12      	ldr	r5, [pc, #72]	; (83a68 <_vfiprintf_r+0xc50>)
   83a20:	3001      	adds	r0, #1
   83a22:	e5fc      	b.n	8361e <_vfiprintf_r+0x806>
   83a24:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
   83a28:	f8cd c014 	str.w	ip, [sp, #20]
   83a2c:	9507      	str	r5, [sp, #28]
   83a2e:	9408      	str	r4, [sp, #32]
   83a30:	4684      	mov	ip, r0
   83a32:	f7ff bb25 	b.w	83080 <_vfiprintf_r+0x268>
   83a36:	4608      	mov	r0, r1
   83a38:	e6b1      	b.n	8379e <_vfiprintf_r+0x986>
   83a3a:	46a0      	mov	r8, r4
   83a3c:	2500      	movs	r5, #0
   83a3e:	f7ff ba5a 	b.w	82ef6 <_vfiprintf_r+0xde>
   83a42:	f8dd b020 	ldr.w	fp, [sp, #32]
   83a46:	f898 3001 	ldrb.w	r3, [r8, #1]
   83a4a:	f8db 5000 	ldr.w	r5, [fp]
   83a4e:	f10b 0204 	add.w	r2, fp, #4
   83a52:	2d00      	cmp	r5, #0
   83a54:	9208      	str	r2, [sp, #32]
   83a56:	46a0      	mov	r8, r4
   83a58:	f6bf aa4b 	bge.w	82ef2 <_vfiprintf_r+0xda>
   83a5c:	f04f 35ff 	mov.w	r5, #4294967295
   83a60:	f7ff ba47 	b.w	82ef2 <_vfiprintf_r+0xda>
   83a64:	00085b2c 	.word	0x00085b2c
   83a68:	00085b44 	.word	0x00085b44

00083a6c <__sbprintf>:
   83a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   83a70:	6e4f      	ldr	r7, [r1, #100]	; 0x64
   83a72:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
   83a76:	4688      	mov	r8, r1
   83a78:	9719      	str	r7, [sp, #100]	; 0x64
   83a7a:	f8d8 701c 	ldr.w	r7, [r8, #28]
   83a7e:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
   83a82:	f8b1 900e 	ldrh.w	r9, [r1, #14]
   83a86:	9707      	str	r7, [sp, #28]
   83a88:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
   83a8c:	ac1a      	add	r4, sp, #104	; 0x68
   83a8e:	f44f 6580 	mov.w	r5, #1024	; 0x400
   83a92:	f02a 0a02 	bic.w	sl, sl, #2
   83a96:	2600      	movs	r6, #0
   83a98:	4669      	mov	r1, sp
   83a9a:	9400      	str	r4, [sp, #0]
   83a9c:	9404      	str	r4, [sp, #16]
   83a9e:	9502      	str	r5, [sp, #8]
   83aa0:	9505      	str	r5, [sp, #20]
   83aa2:	f8ad a00c 	strh.w	sl, [sp, #12]
   83aa6:	f8ad 900e 	strh.w	r9, [sp, #14]
   83aaa:	9709      	str	r7, [sp, #36]	; 0x24
   83aac:	9606      	str	r6, [sp, #24]
   83aae:	4605      	mov	r5, r0
   83ab0:	f7ff f9b2 	bl	82e18 <_vfiprintf_r>
   83ab4:	1e04      	subs	r4, r0, #0
   83ab6:	db07      	blt.n	83ac8 <__sbprintf+0x5c>
   83ab8:	4628      	mov	r0, r5
   83aba:	4669      	mov	r1, sp
   83abc:	f000 f92a 	bl	83d14 <_fflush_r>
   83ac0:	42b0      	cmp	r0, r6
   83ac2:	bf18      	it	ne
   83ac4:	f04f 34ff 	movne.w	r4, #4294967295
   83ac8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   83acc:	065b      	lsls	r3, r3, #25
   83ace:	d505      	bpl.n	83adc <__sbprintf+0x70>
   83ad0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
   83ad4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83ad8:	f8a8 300c 	strh.w	r3, [r8, #12]
   83adc:	4620      	mov	r0, r4
   83ade:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
   83ae2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   83ae6:	bf00      	nop

00083ae8 <__swsetup_r>:
   83ae8:	4b2f      	ldr	r3, [pc, #188]	; (83ba8 <__swsetup_r+0xc0>)
   83aea:	b570      	push	{r4, r5, r6, lr}
   83aec:	4606      	mov	r6, r0
   83aee:	6818      	ldr	r0, [r3, #0]
   83af0:	460c      	mov	r4, r1
   83af2:	b110      	cbz	r0, 83afa <__swsetup_r+0x12>
   83af4:	6b82      	ldr	r2, [r0, #56]	; 0x38
   83af6:	2a00      	cmp	r2, #0
   83af8:	d036      	beq.n	83b68 <__swsetup_r+0x80>
   83afa:	89a5      	ldrh	r5, [r4, #12]
   83afc:	b2ab      	uxth	r3, r5
   83afe:	0719      	lsls	r1, r3, #28
   83b00:	d50c      	bpl.n	83b1c <__swsetup_r+0x34>
   83b02:	6922      	ldr	r2, [r4, #16]
   83b04:	b1aa      	cbz	r2, 83b32 <__swsetup_r+0x4a>
   83b06:	f013 0101 	ands.w	r1, r3, #1
   83b0a:	d01e      	beq.n	83b4a <__swsetup_r+0x62>
   83b0c:	6963      	ldr	r3, [r4, #20]
   83b0e:	2100      	movs	r1, #0
   83b10:	425b      	negs	r3, r3
   83b12:	61a3      	str	r3, [r4, #24]
   83b14:	60a1      	str	r1, [r4, #8]
   83b16:	b1f2      	cbz	r2, 83b56 <__swsetup_r+0x6e>
   83b18:	2000      	movs	r0, #0
   83b1a:	bd70      	pop	{r4, r5, r6, pc}
   83b1c:	06da      	lsls	r2, r3, #27
   83b1e:	d53a      	bpl.n	83b96 <__swsetup_r+0xae>
   83b20:	075b      	lsls	r3, r3, #29
   83b22:	d424      	bmi.n	83b6e <__swsetup_r+0x86>
   83b24:	6922      	ldr	r2, [r4, #16]
   83b26:	f045 0308 	orr.w	r3, r5, #8
   83b2a:	81a3      	strh	r3, [r4, #12]
   83b2c:	b29b      	uxth	r3, r3
   83b2e:	2a00      	cmp	r2, #0
   83b30:	d1e9      	bne.n	83b06 <__swsetup_r+0x1e>
   83b32:	f403 7120 	and.w	r1, r3, #640	; 0x280
   83b36:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   83b3a:	d0e4      	beq.n	83b06 <__swsetup_r+0x1e>
   83b3c:	4630      	mov	r0, r6
   83b3e:	4621      	mov	r1, r4
   83b40:	f000 fcce 	bl	844e0 <__smakebuf_r>
   83b44:	89a3      	ldrh	r3, [r4, #12]
   83b46:	6922      	ldr	r2, [r4, #16]
   83b48:	e7dd      	b.n	83b06 <__swsetup_r+0x1e>
   83b4a:	0798      	lsls	r0, r3, #30
   83b4c:	bf58      	it	pl
   83b4e:	6961      	ldrpl	r1, [r4, #20]
   83b50:	60a1      	str	r1, [r4, #8]
   83b52:	2a00      	cmp	r2, #0
   83b54:	d1e0      	bne.n	83b18 <__swsetup_r+0x30>
   83b56:	89a3      	ldrh	r3, [r4, #12]
   83b58:	061a      	lsls	r2, r3, #24
   83b5a:	d5dd      	bpl.n	83b18 <__swsetup_r+0x30>
   83b5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83b60:	81a3      	strh	r3, [r4, #12]
   83b62:	f04f 30ff 	mov.w	r0, #4294967295
   83b66:	bd70      	pop	{r4, r5, r6, pc}
   83b68:	f000 f8f0 	bl	83d4c <__sinit>
   83b6c:	e7c5      	b.n	83afa <__swsetup_r+0x12>
   83b6e:	6b21      	ldr	r1, [r4, #48]	; 0x30
   83b70:	b149      	cbz	r1, 83b86 <__swsetup_r+0x9e>
   83b72:	f104 0340 	add.w	r3, r4, #64	; 0x40
   83b76:	4299      	cmp	r1, r3
   83b78:	d003      	beq.n	83b82 <__swsetup_r+0x9a>
   83b7a:	4630      	mov	r0, r6
   83b7c:	f000 fa2a 	bl	83fd4 <_free_r>
   83b80:	89a5      	ldrh	r5, [r4, #12]
   83b82:	2300      	movs	r3, #0
   83b84:	6323      	str	r3, [r4, #48]	; 0x30
   83b86:	6922      	ldr	r2, [r4, #16]
   83b88:	f025 0524 	bic.w	r5, r5, #36	; 0x24
   83b8c:	2100      	movs	r1, #0
   83b8e:	b2ad      	uxth	r5, r5
   83b90:	6022      	str	r2, [r4, #0]
   83b92:	6061      	str	r1, [r4, #4]
   83b94:	e7c7      	b.n	83b26 <__swsetup_r+0x3e>
   83b96:	f045 0540 	orr.w	r5, r5, #64	; 0x40
   83b9a:	2309      	movs	r3, #9
   83b9c:	6033      	str	r3, [r6, #0]
   83b9e:	f04f 30ff 	mov.w	r0, #4294967295
   83ba2:	81a5      	strh	r5, [r4, #12]
   83ba4:	bd70      	pop	{r4, r5, r6, pc}
   83ba6:	bf00      	nop
   83ba8:	20070568 	.word	0x20070568

00083bac <register_fini>:
   83bac:	4b02      	ldr	r3, [pc, #8]	; (83bb8 <register_fini+0xc>)
   83bae:	b113      	cbz	r3, 83bb6 <register_fini+0xa>
   83bb0:	4802      	ldr	r0, [pc, #8]	; (83bbc <register_fini+0x10>)
   83bb2:	f000 b805 	b.w	83bc0 <atexit>
   83bb6:	4770      	bx	lr
   83bb8:	00000000 	.word	0x00000000
   83bbc:	00083e49 	.word	0x00083e49

00083bc0 <atexit>:
   83bc0:	4601      	mov	r1, r0
   83bc2:	2000      	movs	r0, #0
   83bc4:	4602      	mov	r2, r0
   83bc6:	4603      	mov	r3, r0
   83bc8:	f001 bb24 	b.w	85214 <__register_exitproc>

00083bcc <__sflush_r>:
   83bcc:	898b      	ldrh	r3, [r1, #12]
   83bce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83bd2:	b29a      	uxth	r2, r3
   83bd4:	460d      	mov	r5, r1
   83bd6:	0711      	lsls	r1, r2, #28
   83bd8:	4680      	mov	r8, r0
   83bda:	d43c      	bmi.n	83c56 <__sflush_r+0x8a>
   83bdc:	686a      	ldr	r2, [r5, #4]
   83bde:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   83be2:	2a00      	cmp	r2, #0
   83be4:	81ab      	strh	r3, [r5, #12]
   83be6:	dd59      	ble.n	83c9c <__sflush_r+0xd0>
   83be8:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83bea:	2c00      	cmp	r4, #0
   83bec:	d04b      	beq.n	83c86 <__sflush_r+0xba>
   83bee:	b29b      	uxth	r3, r3
   83bf0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   83bf4:	2100      	movs	r1, #0
   83bf6:	b292      	uxth	r2, r2
   83bf8:	f8d8 6000 	ldr.w	r6, [r8]
   83bfc:	f8c8 1000 	str.w	r1, [r8]
   83c00:	2a00      	cmp	r2, #0
   83c02:	d04f      	beq.n	83ca4 <__sflush_r+0xd8>
   83c04:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   83c06:	075f      	lsls	r7, r3, #29
   83c08:	d505      	bpl.n	83c16 <__sflush_r+0x4a>
   83c0a:	6869      	ldr	r1, [r5, #4]
   83c0c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   83c0e:	1a52      	subs	r2, r2, r1
   83c10:	b10b      	cbz	r3, 83c16 <__sflush_r+0x4a>
   83c12:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   83c14:	1ad2      	subs	r2, r2, r3
   83c16:	4640      	mov	r0, r8
   83c18:	69e9      	ldr	r1, [r5, #28]
   83c1a:	2300      	movs	r3, #0
   83c1c:	47a0      	blx	r4
   83c1e:	1c44      	adds	r4, r0, #1
   83c20:	d04a      	beq.n	83cb8 <__sflush_r+0xec>
   83c22:	89ab      	ldrh	r3, [r5, #12]
   83c24:	692a      	ldr	r2, [r5, #16]
   83c26:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   83c2a:	b29b      	uxth	r3, r3
   83c2c:	2100      	movs	r1, #0
   83c2e:	602a      	str	r2, [r5, #0]
   83c30:	04da      	lsls	r2, r3, #19
   83c32:	81ab      	strh	r3, [r5, #12]
   83c34:	6069      	str	r1, [r5, #4]
   83c36:	d44c      	bmi.n	83cd2 <__sflush_r+0x106>
   83c38:	6b29      	ldr	r1, [r5, #48]	; 0x30
   83c3a:	f8c8 6000 	str.w	r6, [r8]
   83c3e:	b311      	cbz	r1, 83c86 <__sflush_r+0xba>
   83c40:	f105 0340 	add.w	r3, r5, #64	; 0x40
   83c44:	4299      	cmp	r1, r3
   83c46:	d002      	beq.n	83c4e <__sflush_r+0x82>
   83c48:	4640      	mov	r0, r8
   83c4a:	f000 f9c3 	bl	83fd4 <_free_r>
   83c4e:	2000      	movs	r0, #0
   83c50:	6328      	str	r0, [r5, #48]	; 0x30
   83c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c56:	692e      	ldr	r6, [r5, #16]
   83c58:	b1ae      	cbz	r6, 83c86 <__sflush_r+0xba>
   83c5a:	0791      	lsls	r1, r2, #30
   83c5c:	682c      	ldr	r4, [r5, #0]
   83c5e:	bf0c      	ite	eq
   83c60:	696b      	ldreq	r3, [r5, #20]
   83c62:	2300      	movne	r3, #0
   83c64:	602e      	str	r6, [r5, #0]
   83c66:	1ba4      	subs	r4, r4, r6
   83c68:	60ab      	str	r3, [r5, #8]
   83c6a:	e00a      	b.n	83c82 <__sflush_r+0xb6>
   83c6c:	4632      	mov	r2, r6
   83c6e:	4623      	mov	r3, r4
   83c70:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   83c72:	4640      	mov	r0, r8
   83c74:	69e9      	ldr	r1, [r5, #28]
   83c76:	47b8      	blx	r7
   83c78:	2800      	cmp	r0, #0
   83c7a:	ebc0 0404 	rsb	r4, r0, r4
   83c7e:	4406      	add	r6, r0
   83c80:	dd04      	ble.n	83c8c <__sflush_r+0xc0>
   83c82:	2c00      	cmp	r4, #0
   83c84:	dcf2      	bgt.n	83c6c <__sflush_r+0xa0>
   83c86:	2000      	movs	r0, #0
   83c88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c8c:	89ab      	ldrh	r3, [r5, #12]
   83c8e:	f04f 30ff 	mov.w	r0, #4294967295
   83c92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83c96:	81ab      	strh	r3, [r5, #12]
   83c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83c9c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   83c9e:	2a00      	cmp	r2, #0
   83ca0:	dca2      	bgt.n	83be8 <__sflush_r+0x1c>
   83ca2:	e7f0      	b.n	83c86 <__sflush_r+0xba>
   83ca4:	2301      	movs	r3, #1
   83ca6:	4640      	mov	r0, r8
   83ca8:	69e9      	ldr	r1, [r5, #28]
   83caa:	47a0      	blx	r4
   83cac:	1c43      	adds	r3, r0, #1
   83cae:	4602      	mov	r2, r0
   83cb0:	d01e      	beq.n	83cf0 <__sflush_r+0x124>
   83cb2:	89ab      	ldrh	r3, [r5, #12]
   83cb4:	6aac      	ldr	r4, [r5, #40]	; 0x28
   83cb6:	e7a6      	b.n	83c06 <__sflush_r+0x3a>
   83cb8:	f8d8 3000 	ldr.w	r3, [r8]
   83cbc:	b95b      	cbnz	r3, 83cd6 <__sflush_r+0x10a>
   83cbe:	89aa      	ldrh	r2, [r5, #12]
   83cc0:	6929      	ldr	r1, [r5, #16]
   83cc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
   83cc6:	b292      	uxth	r2, r2
   83cc8:	606b      	str	r3, [r5, #4]
   83cca:	04d3      	lsls	r3, r2, #19
   83ccc:	81aa      	strh	r2, [r5, #12]
   83cce:	6029      	str	r1, [r5, #0]
   83cd0:	d5b2      	bpl.n	83c38 <__sflush_r+0x6c>
   83cd2:	6528      	str	r0, [r5, #80]	; 0x50
   83cd4:	e7b0      	b.n	83c38 <__sflush_r+0x6c>
   83cd6:	2b1d      	cmp	r3, #29
   83cd8:	d001      	beq.n	83cde <__sflush_r+0x112>
   83cda:	2b16      	cmp	r3, #22
   83cdc:	d113      	bne.n	83d06 <__sflush_r+0x13a>
   83cde:	89a9      	ldrh	r1, [r5, #12]
   83ce0:	692b      	ldr	r3, [r5, #16]
   83ce2:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
   83ce6:	2200      	movs	r2, #0
   83ce8:	81a9      	strh	r1, [r5, #12]
   83cea:	602b      	str	r3, [r5, #0]
   83cec:	606a      	str	r2, [r5, #4]
   83cee:	e7a3      	b.n	83c38 <__sflush_r+0x6c>
   83cf0:	f8d8 3000 	ldr.w	r3, [r8]
   83cf4:	2b00      	cmp	r3, #0
   83cf6:	d0dc      	beq.n	83cb2 <__sflush_r+0xe6>
   83cf8:	2b1d      	cmp	r3, #29
   83cfa:	d001      	beq.n	83d00 <__sflush_r+0x134>
   83cfc:	2b16      	cmp	r3, #22
   83cfe:	d1c5      	bne.n	83c8c <__sflush_r+0xc0>
   83d00:	f8c8 6000 	str.w	r6, [r8]
   83d04:	e7bf      	b.n	83c86 <__sflush_r+0xba>
   83d06:	89ab      	ldrh	r3, [r5, #12]
   83d08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83d0c:	81ab      	strh	r3, [r5, #12]
   83d0e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83d12:	bf00      	nop

00083d14 <_fflush_r>:
   83d14:	b510      	push	{r4, lr}
   83d16:	4604      	mov	r4, r0
   83d18:	b082      	sub	sp, #8
   83d1a:	b108      	cbz	r0, 83d20 <_fflush_r+0xc>
   83d1c:	6b83      	ldr	r3, [r0, #56]	; 0x38
   83d1e:	b153      	cbz	r3, 83d36 <_fflush_r+0x22>
   83d20:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   83d24:	b908      	cbnz	r0, 83d2a <_fflush_r+0x16>
   83d26:	b002      	add	sp, #8
   83d28:	bd10      	pop	{r4, pc}
   83d2a:	4620      	mov	r0, r4
   83d2c:	b002      	add	sp, #8
   83d2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   83d32:	f7ff bf4b 	b.w	83bcc <__sflush_r>
   83d36:	9101      	str	r1, [sp, #4]
   83d38:	f000 f808 	bl	83d4c <__sinit>
   83d3c:	9901      	ldr	r1, [sp, #4]
   83d3e:	e7ef      	b.n	83d20 <_fflush_r+0xc>

00083d40 <_cleanup_r>:
   83d40:	4901      	ldr	r1, [pc, #4]	; (83d48 <_cleanup_r+0x8>)
   83d42:	f000 bb9f 	b.w	84484 <_fwalk>
   83d46:	bf00      	nop
   83d48:	00085361 	.word	0x00085361

00083d4c <__sinit>:
   83d4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d50:	6b84      	ldr	r4, [r0, #56]	; 0x38
   83d52:	b083      	sub	sp, #12
   83d54:	4607      	mov	r7, r0
   83d56:	2c00      	cmp	r4, #0
   83d58:	d165      	bne.n	83e26 <__sinit+0xda>
   83d5a:	687d      	ldr	r5, [r7, #4]
   83d5c:	4833      	ldr	r0, [pc, #204]	; (83e2c <__sinit+0xe0>)
   83d5e:	2304      	movs	r3, #4
   83d60:	2103      	movs	r1, #3
   83d62:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   83d66:	63f8      	str	r0, [r7, #60]	; 0x3c
   83d68:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   83d6c:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   83d70:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   83d74:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83d78:	81ab      	strh	r3, [r5, #12]
   83d7a:	602c      	str	r4, [r5, #0]
   83d7c:	606c      	str	r4, [r5, #4]
   83d7e:	60ac      	str	r4, [r5, #8]
   83d80:	666c      	str	r4, [r5, #100]	; 0x64
   83d82:	81ec      	strh	r4, [r5, #14]
   83d84:	612c      	str	r4, [r5, #16]
   83d86:	616c      	str	r4, [r5, #20]
   83d88:	61ac      	str	r4, [r5, #24]
   83d8a:	4621      	mov	r1, r4
   83d8c:	2208      	movs	r2, #8
   83d8e:	f7fe fed3 	bl	82b38 <memset>
   83d92:	f8df b09c 	ldr.w	fp, [pc, #156]	; 83e30 <__sinit+0xe4>
   83d96:	68be      	ldr	r6, [r7, #8]
   83d98:	f8df a098 	ldr.w	sl, [pc, #152]	; 83e34 <__sinit+0xe8>
   83d9c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 83e38 <__sinit+0xec>
   83da0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 83e3c <__sinit+0xf0>
   83da4:	2301      	movs	r3, #1
   83da6:	2209      	movs	r2, #9
   83da8:	61ed      	str	r5, [r5, #28]
   83daa:	f8c5 b020 	str.w	fp, [r5, #32]
   83dae:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83db2:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83db6:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83dba:	4621      	mov	r1, r4
   83dbc:	81f3      	strh	r3, [r6, #14]
   83dbe:	81b2      	strh	r2, [r6, #12]
   83dc0:	6034      	str	r4, [r6, #0]
   83dc2:	6074      	str	r4, [r6, #4]
   83dc4:	60b4      	str	r4, [r6, #8]
   83dc6:	6674      	str	r4, [r6, #100]	; 0x64
   83dc8:	6134      	str	r4, [r6, #16]
   83dca:	6174      	str	r4, [r6, #20]
   83dcc:	61b4      	str	r4, [r6, #24]
   83dce:	2208      	movs	r2, #8
   83dd0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   83dd4:	9301      	str	r3, [sp, #4]
   83dd6:	f7fe feaf 	bl	82b38 <memset>
   83dda:	68fd      	ldr	r5, [r7, #12]
   83ddc:	2012      	movs	r0, #18
   83dde:	2202      	movs	r2, #2
   83de0:	61f6      	str	r6, [r6, #28]
   83de2:	f8c6 b020 	str.w	fp, [r6, #32]
   83de6:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   83dea:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   83dee:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   83df2:	4621      	mov	r1, r4
   83df4:	81a8      	strh	r0, [r5, #12]
   83df6:	81ea      	strh	r2, [r5, #14]
   83df8:	602c      	str	r4, [r5, #0]
   83dfa:	606c      	str	r4, [r5, #4]
   83dfc:	60ac      	str	r4, [r5, #8]
   83dfe:	666c      	str	r4, [r5, #100]	; 0x64
   83e00:	612c      	str	r4, [r5, #16]
   83e02:	616c      	str	r4, [r5, #20]
   83e04:	61ac      	str	r4, [r5, #24]
   83e06:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   83e0a:	2208      	movs	r2, #8
   83e0c:	f7fe fe94 	bl	82b38 <memset>
   83e10:	9b01      	ldr	r3, [sp, #4]
   83e12:	61ed      	str	r5, [r5, #28]
   83e14:	f8c5 b020 	str.w	fp, [r5, #32]
   83e18:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   83e1c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   83e20:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   83e24:	63bb      	str	r3, [r7, #56]	; 0x38
   83e26:	b003      	add	sp, #12
   83e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83e2c:	00083d41 	.word	0x00083d41
   83e30:	00085055 	.word	0x00085055
   83e34:	00085079 	.word	0x00085079
   83e38:	000850b1 	.word	0x000850b1
   83e3c:	000850d1 	.word	0x000850d1

00083e40 <__sfp_lock_acquire>:
   83e40:	4770      	bx	lr
   83e42:	bf00      	nop

00083e44 <__sfp_lock_release>:
   83e44:	4770      	bx	lr
   83e46:	bf00      	nop

00083e48 <__libc_fini_array>:
   83e48:	b538      	push	{r3, r4, r5, lr}
   83e4a:	4d09      	ldr	r5, [pc, #36]	; (83e70 <__libc_fini_array+0x28>)
   83e4c:	4c09      	ldr	r4, [pc, #36]	; (83e74 <__libc_fini_array+0x2c>)
   83e4e:	1b64      	subs	r4, r4, r5
   83e50:	10a4      	asrs	r4, r4, #2
   83e52:	bf18      	it	ne
   83e54:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   83e58:	d005      	beq.n	83e66 <__libc_fini_array+0x1e>
   83e5a:	3c01      	subs	r4, #1
   83e5c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   83e60:	4798      	blx	r3
   83e62:	2c00      	cmp	r4, #0
   83e64:	d1f9      	bne.n	83e5a <__libc_fini_array+0x12>
   83e66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   83e6a:	f001 be7d 	b.w	85b68 <_fini>
   83e6e:	bf00      	nop
   83e70:	00085b74 	.word	0x00085b74
   83e74:	00085b78 	.word	0x00085b78

00083e78 <_fputwc_r>:
   83e78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83e7c:	8993      	ldrh	r3, [r2, #12]
   83e7e:	460f      	mov	r7, r1
   83e80:	0499      	lsls	r1, r3, #18
   83e82:	b082      	sub	sp, #8
   83e84:	4614      	mov	r4, r2
   83e86:	4680      	mov	r8, r0
   83e88:	d406      	bmi.n	83e98 <_fputwc_r+0x20>
   83e8a:	6e52      	ldr	r2, [r2, #100]	; 0x64
   83e8c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   83e90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   83e94:	81a3      	strh	r3, [r4, #12]
   83e96:	6662      	str	r2, [r4, #100]	; 0x64
   83e98:	f000 fb1c 	bl	844d4 <__locale_mb_cur_max>
   83e9c:	2801      	cmp	r0, #1
   83e9e:	d03e      	beq.n	83f1e <_fputwc_r+0xa6>
   83ea0:	463a      	mov	r2, r7
   83ea2:	4640      	mov	r0, r8
   83ea4:	a901      	add	r1, sp, #4
   83ea6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   83eaa:	f001 f969 	bl	85180 <_wcrtomb_r>
   83eae:	1c42      	adds	r2, r0, #1
   83eb0:	4606      	mov	r6, r0
   83eb2:	d02d      	beq.n	83f10 <_fputwc_r+0x98>
   83eb4:	2800      	cmp	r0, #0
   83eb6:	d03a      	beq.n	83f2e <_fputwc_r+0xb6>
   83eb8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   83ebc:	2500      	movs	r5, #0
   83ebe:	e009      	b.n	83ed4 <_fputwc_r+0x5c>
   83ec0:	6823      	ldr	r3, [r4, #0]
   83ec2:	7019      	strb	r1, [r3, #0]
   83ec4:	6823      	ldr	r3, [r4, #0]
   83ec6:	3301      	adds	r3, #1
   83ec8:	6023      	str	r3, [r4, #0]
   83eca:	3501      	adds	r5, #1
   83ecc:	42b5      	cmp	r5, r6
   83ece:	d22e      	bcs.n	83f2e <_fputwc_r+0xb6>
   83ed0:	ab01      	add	r3, sp, #4
   83ed2:	5ce9      	ldrb	r1, [r5, r3]
   83ed4:	68a3      	ldr	r3, [r4, #8]
   83ed6:	3b01      	subs	r3, #1
   83ed8:	2b00      	cmp	r3, #0
   83eda:	60a3      	str	r3, [r4, #8]
   83edc:	daf0      	bge.n	83ec0 <_fputwc_r+0x48>
   83ede:	69a2      	ldr	r2, [r4, #24]
   83ee0:	4293      	cmp	r3, r2
   83ee2:	db06      	blt.n	83ef2 <_fputwc_r+0x7a>
   83ee4:	6823      	ldr	r3, [r4, #0]
   83ee6:	7019      	strb	r1, [r3, #0]
   83ee8:	6823      	ldr	r3, [r4, #0]
   83eea:	7819      	ldrb	r1, [r3, #0]
   83eec:	3301      	adds	r3, #1
   83eee:	290a      	cmp	r1, #10
   83ef0:	d1ea      	bne.n	83ec8 <_fputwc_r+0x50>
   83ef2:	4640      	mov	r0, r8
   83ef4:	4622      	mov	r2, r4
   83ef6:	f001 f8ef 	bl	850d8 <__swbuf_r>
   83efa:	f1b0 33ff 	subs.w	r3, r0, #4294967295
   83efe:	4258      	negs	r0, r3
   83f00:	4158      	adcs	r0, r3
   83f02:	2800      	cmp	r0, #0
   83f04:	d0e1      	beq.n	83eca <_fputwc_r+0x52>
   83f06:	f04f 30ff 	mov.w	r0, #4294967295
   83f0a:	b002      	add	sp, #8
   83f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83f10:	89a3      	ldrh	r3, [r4, #12]
   83f12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83f16:	81a3      	strh	r3, [r4, #12]
   83f18:	b002      	add	sp, #8
   83f1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83f1e:	1e7b      	subs	r3, r7, #1
   83f20:	2bfe      	cmp	r3, #254	; 0xfe
   83f22:	d8bd      	bhi.n	83ea0 <_fputwc_r+0x28>
   83f24:	b2f9      	uxtb	r1, r7
   83f26:	4606      	mov	r6, r0
   83f28:	f88d 1004 	strb.w	r1, [sp, #4]
   83f2c:	e7c6      	b.n	83ebc <_fputwc_r+0x44>
   83f2e:	4638      	mov	r0, r7
   83f30:	b002      	add	sp, #8
   83f32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   83f36:	bf00      	nop

00083f38 <_malloc_trim_r>:
   83f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   83f3a:	4d23      	ldr	r5, [pc, #140]	; (83fc8 <_malloc_trim_r+0x90>)
   83f3c:	460f      	mov	r7, r1
   83f3e:	4604      	mov	r4, r0
   83f40:	f000 fe92 	bl	84c68 <__malloc_lock>
   83f44:	68ab      	ldr	r3, [r5, #8]
   83f46:	685e      	ldr	r6, [r3, #4]
   83f48:	f026 0603 	bic.w	r6, r6, #3
   83f4c:	1bf1      	subs	r1, r6, r7
   83f4e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   83f52:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   83f56:	f021 010f 	bic.w	r1, r1, #15
   83f5a:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
   83f5e:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   83f62:	db07      	blt.n	83f74 <_malloc_trim_r+0x3c>
   83f64:	4620      	mov	r0, r4
   83f66:	2100      	movs	r1, #0
   83f68:	f001 f862 	bl	85030 <_sbrk_r>
   83f6c:	68ab      	ldr	r3, [r5, #8]
   83f6e:	4433      	add	r3, r6
   83f70:	4298      	cmp	r0, r3
   83f72:	d004      	beq.n	83f7e <_malloc_trim_r+0x46>
   83f74:	4620      	mov	r0, r4
   83f76:	f000 fe79 	bl	84c6c <__malloc_unlock>
   83f7a:	2000      	movs	r0, #0
   83f7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83f7e:	4620      	mov	r0, r4
   83f80:	4279      	negs	r1, r7
   83f82:	f001 f855 	bl	85030 <_sbrk_r>
   83f86:	3001      	adds	r0, #1
   83f88:	d00d      	beq.n	83fa6 <_malloc_trim_r+0x6e>
   83f8a:	4b10      	ldr	r3, [pc, #64]	; (83fcc <_malloc_trim_r+0x94>)
   83f8c:	68aa      	ldr	r2, [r5, #8]
   83f8e:	6819      	ldr	r1, [r3, #0]
   83f90:	1bf6      	subs	r6, r6, r7
   83f92:	f046 0601 	orr.w	r6, r6, #1
   83f96:	4620      	mov	r0, r4
   83f98:	1bc9      	subs	r1, r1, r7
   83f9a:	6056      	str	r6, [r2, #4]
   83f9c:	6019      	str	r1, [r3, #0]
   83f9e:	f000 fe65 	bl	84c6c <__malloc_unlock>
   83fa2:	2001      	movs	r0, #1
   83fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   83fa6:	4620      	mov	r0, r4
   83fa8:	2100      	movs	r1, #0
   83faa:	f001 f841 	bl	85030 <_sbrk_r>
   83fae:	68ab      	ldr	r3, [r5, #8]
   83fb0:	1ac2      	subs	r2, r0, r3
   83fb2:	2a0f      	cmp	r2, #15
   83fb4:	ddde      	ble.n	83f74 <_malloc_trim_r+0x3c>
   83fb6:	4d06      	ldr	r5, [pc, #24]	; (83fd0 <_malloc_trim_r+0x98>)
   83fb8:	4904      	ldr	r1, [pc, #16]	; (83fcc <_malloc_trim_r+0x94>)
   83fba:	682d      	ldr	r5, [r5, #0]
   83fbc:	f042 0201 	orr.w	r2, r2, #1
   83fc0:	1b40      	subs	r0, r0, r5
   83fc2:	605a      	str	r2, [r3, #4]
   83fc4:	6008      	str	r0, [r1, #0]
   83fc6:	e7d5      	b.n	83f74 <_malloc_trim_r+0x3c>
   83fc8:	20070590 	.word	0x20070590
   83fcc:	20078c54 	.word	0x20078c54
   83fd0:	2007099c 	.word	0x2007099c

00083fd4 <_free_r>:
   83fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   83fd8:	460d      	mov	r5, r1
   83fda:	4606      	mov	r6, r0
   83fdc:	2900      	cmp	r1, #0
   83fde:	d055      	beq.n	8408c <_free_r+0xb8>
   83fe0:	f000 fe42 	bl	84c68 <__malloc_lock>
   83fe4:	f855 1c04 	ldr.w	r1, [r5, #-4]
   83fe8:	f8df c170 	ldr.w	ip, [pc, #368]	; 8415c <_free_r+0x188>
   83fec:	f1a5 0408 	sub.w	r4, r5, #8
   83ff0:	f021 0301 	bic.w	r3, r1, #1
   83ff4:	18e2      	adds	r2, r4, r3
   83ff6:	f8dc 0008 	ldr.w	r0, [ip, #8]
   83ffa:	6857      	ldr	r7, [r2, #4]
   83ffc:	4290      	cmp	r0, r2
   83ffe:	f027 0703 	bic.w	r7, r7, #3
   84002:	d068      	beq.n	840d6 <_free_r+0x102>
   84004:	f011 0101 	ands.w	r1, r1, #1
   84008:	6057      	str	r7, [r2, #4]
   8400a:	d032      	beq.n	84072 <_free_r+0x9e>
   8400c:	2100      	movs	r1, #0
   8400e:	19d0      	adds	r0, r2, r7
   84010:	6840      	ldr	r0, [r0, #4]
   84012:	07c0      	lsls	r0, r0, #31
   84014:	d406      	bmi.n	84024 <_free_r+0x50>
   84016:	443b      	add	r3, r7
   84018:	6890      	ldr	r0, [r2, #8]
   8401a:	2900      	cmp	r1, #0
   8401c:	d04d      	beq.n	840ba <_free_r+0xe6>
   8401e:	68d2      	ldr	r2, [r2, #12]
   84020:	60c2      	str	r2, [r0, #12]
   84022:	6090      	str	r0, [r2, #8]
   84024:	f043 0201 	orr.w	r2, r3, #1
   84028:	6062      	str	r2, [r4, #4]
   8402a:	50e3      	str	r3, [r4, r3]
   8402c:	b9e1      	cbnz	r1, 84068 <_free_r+0x94>
   8402e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   84032:	d32d      	bcc.n	84090 <_free_r+0xbc>
   84034:	0a5a      	lsrs	r2, r3, #9
   84036:	2a04      	cmp	r2, #4
   84038:	d869      	bhi.n	8410e <_free_r+0x13a>
   8403a:	0998      	lsrs	r0, r3, #6
   8403c:	3038      	adds	r0, #56	; 0x38
   8403e:	0041      	lsls	r1, r0, #1
   84040:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
   84044:	f8dc 2008 	ldr.w	r2, [ip, #8]
   84048:	4944      	ldr	r1, [pc, #272]	; (8415c <_free_r+0x188>)
   8404a:	4562      	cmp	r2, ip
   8404c:	d065      	beq.n	8411a <_free_r+0x146>
   8404e:	6851      	ldr	r1, [r2, #4]
   84050:	f021 0103 	bic.w	r1, r1, #3
   84054:	428b      	cmp	r3, r1
   84056:	d202      	bcs.n	8405e <_free_r+0x8a>
   84058:	6892      	ldr	r2, [r2, #8]
   8405a:	4594      	cmp	ip, r2
   8405c:	d1f7      	bne.n	8404e <_free_r+0x7a>
   8405e:	68d3      	ldr	r3, [r2, #12]
   84060:	60e3      	str	r3, [r4, #12]
   84062:	60a2      	str	r2, [r4, #8]
   84064:	609c      	str	r4, [r3, #8]
   84066:	60d4      	str	r4, [r2, #12]
   84068:	4630      	mov	r0, r6
   8406a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8406e:	f000 bdfd 	b.w	84c6c <__malloc_unlock>
   84072:	f855 5c08 	ldr.w	r5, [r5, #-8]
   84076:	f10c 0808 	add.w	r8, ip, #8
   8407a:	1b64      	subs	r4, r4, r5
   8407c:	68a0      	ldr	r0, [r4, #8]
   8407e:	442b      	add	r3, r5
   84080:	4540      	cmp	r0, r8
   84082:	d042      	beq.n	8410a <_free_r+0x136>
   84084:	68e5      	ldr	r5, [r4, #12]
   84086:	60c5      	str	r5, [r0, #12]
   84088:	60a8      	str	r0, [r5, #8]
   8408a:	e7c0      	b.n	8400e <_free_r+0x3a>
   8408c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   84090:	08db      	lsrs	r3, r3, #3
   84092:	109a      	asrs	r2, r3, #2
   84094:	2001      	movs	r0, #1
   84096:	4090      	lsls	r0, r2
   84098:	f8dc 1004 	ldr.w	r1, [ip, #4]
   8409c:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
   840a0:	689a      	ldr	r2, [r3, #8]
   840a2:	4301      	orrs	r1, r0
   840a4:	60a2      	str	r2, [r4, #8]
   840a6:	60e3      	str	r3, [r4, #12]
   840a8:	f8cc 1004 	str.w	r1, [ip, #4]
   840ac:	4630      	mov	r0, r6
   840ae:	609c      	str	r4, [r3, #8]
   840b0:	60d4      	str	r4, [r2, #12]
   840b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   840b6:	f000 bdd9 	b.w	84c6c <__malloc_unlock>
   840ba:	4d29      	ldr	r5, [pc, #164]	; (84160 <_free_r+0x18c>)
   840bc:	42a8      	cmp	r0, r5
   840be:	d1ae      	bne.n	8401e <_free_r+0x4a>
   840c0:	f043 0201 	orr.w	r2, r3, #1
   840c4:	f8cc 4014 	str.w	r4, [ip, #20]
   840c8:	f8cc 4010 	str.w	r4, [ip, #16]
   840cc:	60e0      	str	r0, [r4, #12]
   840ce:	60a0      	str	r0, [r4, #8]
   840d0:	6062      	str	r2, [r4, #4]
   840d2:	50e3      	str	r3, [r4, r3]
   840d4:	e7c8      	b.n	84068 <_free_r+0x94>
   840d6:	441f      	add	r7, r3
   840d8:	07cb      	lsls	r3, r1, #31
   840da:	d407      	bmi.n	840ec <_free_r+0x118>
   840dc:	f855 1c08 	ldr.w	r1, [r5, #-8]
   840e0:	1a64      	subs	r4, r4, r1
   840e2:	68e3      	ldr	r3, [r4, #12]
   840e4:	68a2      	ldr	r2, [r4, #8]
   840e6:	440f      	add	r7, r1
   840e8:	60d3      	str	r3, [r2, #12]
   840ea:	609a      	str	r2, [r3, #8]
   840ec:	4b1d      	ldr	r3, [pc, #116]	; (84164 <_free_r+0x190>)
   840ee:	f047 0201 	orr.w	r2, r7, #1
   840f2:	681b      	ldr	r3, [r3, #0]
   840f4:	6062      	str	r2, [r4, #4]
   840f6:	429f      	cmp	r7, r3
   840f8:	f8cc 4008 	str.w	r4, [ip, #8]
   840fc:	d3b4      	bcc.n	84068 <_free_r+0x94>
   840fe:	4b1a      	ldr	r3, [pc, #104]	; (84168 <_free_r+0x194>)
   84100:	4630      	mov	r0, r6
   84102:	6819      	ldr	r1, [r3, #0]
   84104:	f7ff ff18 	bl	83f38 <_malloc_trim_r>
   84108:	e7ae      	b.n	84068 <_free_r+0x94>
   8410a:	2101      	movs	r1, #1
   8410c:	e77f      	b.n	8400e <_free_r+0x3a>
   8410e:	2a14      	cmp	r2, #20
   84110:	d80b      	bhi.n	8412a <_free_r+0x156>
   84112:	f102 005b 	add.w	r0, r2, #91	; 0x5b
   84116:	0041      	lsls	r1, r0, #1
   84118:	e792      	b.n	84040 <_free_r+0x6c>
   8411a:	1080      	asrs	r0, r0, #2
   8411c:	2501      	movs	r5, #1
   8411e:	4085      	lsls	r5, r0
   84120:	6848      	ldr	r0, [r1, #4]
   84122:	4613      	mov	r3, r2
   84124:	4328      	orrs	r0, r5
   84126:	6048      	str	r0, [r1, #4]
   84128:	e79a      	b.n	84060 <_free_r+0x8c>
   8412a:	2a54      	cmp	r2, #84	; 0x54
   8412c:	d803      	bhi.n	84136 <_free_r+0x162>
   8412e:	0b18      	lsrs	r0, r3, #12
   84130:	306e      	adds	r0, #110	; 0x6e
   84132:	0041      	lsls	r1, r0, #1
   84134:	e784      	b.n	84040 <_free_r+0x6c>
   84136:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8413a:	d803      	bhi.n	84144 <_free_r+0x170>
   8413c:	0bd8      	lsrs	r0, r3, #15
   8413e:	3077      	adds	r0, #119	; 0x77
   84140:	0041      	lsls	r1, r0, #1
   84142:	e77d      	b.n	84040 <_free_r+0x6c>
   84144:	f240 5154 	movw	r1, #1364	; 0x554
   84148:	428a      	cmp	r2, r1
   8414a:	d803      	bhi.n	84154 <_free_r+0x180>
   8414c:	0c98      	lsrs	r0, r3, #18
   8414e:	307c      	adds	r0, #124	; 0x7c
   84150:	0041      	lsls	r1, r0, #1
   84152:	e775      	b.n	84040 <_free_r+0x6c>
   84154:	21fc      	movs	r1, #252	; 0xfc
   84156:	207e      	movs	r0, #126	; 0x7e
   84158:	e772      	b.n	84040 <_free_r+0x6c>
   8415a:	bf00      	nop
   8415c:	20070590 	.word	0x20070590
   84160:	20070598 	.word	0x20070598
   84164:	20070998 	.word	0x20070998
   84168:	20078c50 	.word	0x20078c50

0008416c <__sfvwrite_r>:
   8416c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84170:	6893      	ldr	r3, [r2, #8]
   84172:	b083      	sub	sp, #12
   84174:	4616      	mov	r6, r2
   84176:	4681      	mov	r9, r0
   84178:	460c      	mov	r4, r1
   8417a:	b32b      	cbz	r3, 841c8 <__sfvwrite_r+0x5c>
   8417c:	898b      	ldrh	r3, [r1, #12]
   8417e:	0719      	lsls	r1, r3, #28
   84180:	d526      	bpl.n	841d0 <__sfvwrite_r+0x64>
   84182:	6922      	ldr	r2, [r4, #16]
   84184:	b322      	cbz	r2, 841d0 <__sfvwrite_r+0x64>
   84186:	f003 0202 	and.w	r2, r3, #2
   8418a:	b292      	uxth	r2, r2
   8418c:	6835      	ldr	r5, [r6, #0]
   8418e:	2a00      	cmp	r2, #0
   84190:	d02c      	beq.n	841ec <__sfvwrite_r+0x80>
   84192:	f04f 0a00 	mov.w	sl, #0
   84196:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 84480 <__sfvwrite_r+0x314>
   8419a:	46d0      	mov	r8, sl
   8419c:	45d8      	cmp	r8, fp
   8419e:	bf34      	ite	cc
   841a0:	4643      	movcc	r3, r8
   841a2:	465b      	movcs	r3, fp
   841a4:	4652      	mov	r2, sl
   841a6:	4648      	mov	r0, r9
   841a8:	f1b8 0f00 	cmp.w	r8, #0
   841ac:	d04f      	beq.n	8424e <__sfvwrite_r+0xe2>
   841ae:	69e1      	ldr	r1, [r4, #28]
   841b0:	6a67      	ldr	r7, [r4, #36]	; 0x24
   841b2:	47b8      	blx	r7
   841b4:	2800      	cmp	r0, #0
   841b6:	dd56      	ble.n	84266 <__sfvwrite_r+0xfa>
   841b8:	68b3      	ldr	r3, [r6, #8]
   841ba:	4482      	add	sl, r0
   841bc:	1a1b      	subs	r3, r3, r0
   841be:	ebc0 0808 	rsb	r8, r0, r8
   841c2:	60b3      	str	r3, [r6, #8]
   841c4:	2b00      	cmp	r3, #0
   841c6:	d1e9      	bne.n	8419c <__sfvwrite_r+0x30>
   841c8:	2000      	movs	r0, #0
   841ca:	b003      	add	sp, #12
   841cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   841d0:	4648      	mov	r0, r9
   841d2:	4621      	mov	r1, r4
   841d4:	f7ff fc88 	bl	83ae8 <__swsetup_r>
   841d8:	2800      	cmp	r0, #0
   841da:	f040 8148 	bne.w	8446e <__sfvwrite_r+0x302>
   841de:	89a3      	ldrh	r3, [r4, #12]
   841e0:	6835      	ldr	r5, [r6, #0]
   841e2:	f003 0202 	and.w	r2, r3, #2
   841e6:	b292      	uxth	r2, r2
   841e8:	2a00      	cmp	r2, #0
   841ea:	d1d2      	bne.n	84192 <__sfvwrite_r+0x26>
   841ec:	f013 0a01 	ands.w	sl, r3, #1
   841f0:	d142      	bne.n	84278 <__sfvwrite_r+0x10c>
   841f2:	46d0      	mov	r8, sl
   841f4:	f1b8 0f00 	cmp.w	r8, #0
   841f8:	d023      	beq.n	84242 <__sfvwrite_r+0xd6>
   841fa:	059a      	lsls	r2, r3, #22
   841fc:	68a7      	ldr	r7, [r4, #8]
   841fe:	d576      	bpl.n	842ee <__sfvwrite_r+0x182>
   84200:	45b8      	cmp	r8, r7
   84202:	f0c0 80a4 	bcc.w	8434e <__sfvwrite_r+0x1e2>
   84206:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8420a:	f040 80b2 	bne.w	84372 <__sfvwrite_r+0x206>
   8420e:	6820      	ldr	r0, [r4, #0]
   84210:	46bb      	mov	fp, r7
   84212:	4651      	mov	r1, sl
   84214:	465a      	mov	r2, fp
   84216:	f000 fcc1 	bl	84b9c <memmove>
   8421a:	68a2      	ldr	r2, [r4, #8]
   8421c:	6821      	ldr	r1, [r4, #0]
   8421e:	1bd2      	subs	r2, r2, r7
   84220:	eb01 030b 	add.w	r3, r1, fp
   84224:	60a2      	str	r2, [r4, #8]
   84226:	6023      	str	r3, [r4, #0]
   84228:	4642      	mov	r2, r8
   8422a:	68b3      	ldr	r3, [r6, #8]
   8422c:	4492      	add	sl, r2
   8422e:	1a9b      	subs	r3, r3, r2
   84230:	ebc2 0808 	rsb	r8, r2, r8
   84234:	60b3      	str	r3, [r6, #8]
   84236:	2b00      	cmp	r3, #0
   84238:	d0c6      	beq.n	841c8 <__sfvwrite_r+0x5c>
   8423a:	89a3      	ldrh	r3, [r4, #12]
   8423c:	f1b8 0f00 	cmp.w	r8, #0
   84240:	d1db      	bne.n	841fa <__sfvwrite_r+0x8e>
   84242:	f8d5 a000 	ldr.w	sl, [r5]
   84246:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8424a:	3508      	adds	r5, #8
   8424c:	e7d2      	b.n	841f4 <__sfvwrite_r+0x88>
   8424e:	f8d5 a000 	ldr.w	sl, [r5]
   84252:	f8d5 8004 	ldr.w	r8, [r5, #4]
   84256:	3508      	adds	r5, #8
   84258:	e7a0      	b.n	8419c <__sfvwrite_r+0x30>
   8425a:	4648      	mov	r0, r9
   8425c:	4621      	mov	r1, r4
   8425e:	f7ff fd59 	bl	83d14 <_fflush_r>
   84262:	2800      	cmp	r0, #0
   84264:	d059      	beq.n	8431a <__sfvwrite_r+0x1ae>
   84266:	89a3      	ldrh	r3, [r4, #12]
   84268:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8426c:	f04f 30ff 	mov.w	r0, #4294967295
   84270:	81a3      	strh	r3, [r4, #12]
   84272:	b003      	add	sp, #12
   84274:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84278:	4692      	mov	sl, r2
   8427a:	9201      	str	r2, [sp, #4]
   8427c:	4693      	mov	fp, r2
   8427e:	4690      	mov	r8, r2
   84280:	f1b8 0f00 	cmp.w	r8, #0
   84284:	d02b      	beq.n	842de <__sfvwrite_r+0x172>
   84286:	9f01      	ldr	r7, [sp, #4]
   84288:	2f00      	cmp	r7, #0
   8428a:	d064      	beq.n	84356 <__sfvwrite_r+0x1ea>
   8428c:	6820      	ldr	r0, [r4, #0]
   8428e:	6921      	ldr	r1, [r4, #16]
   84290:	45c2      	cmp	sl, r8
   84292:	bf34      	ite	cc
   84294:	4653      	movcc	r3, sl
   84296:	4643      	movcs	r3, r8
   84298:	4288      	cmp	r0, r1
   8429a:	461f      	mov	r7, r3
   8429c:	f8d4 c008 	ldr.w	ip, [r4, #8]
   842a0:	6962      	ldr	r2, [r4, #20]
   842a2:	d903      	bls.n	842ac <__sfvwrite_r+0x140>
   842a4:	4494      	add	ip, r2
   842a6:	4563      	cmp	r3, ip
   842a8:	f300 80ae 	bgt.w	84408 <__sfvwrite_r+0x29c>
   842ac:	4293      	cmp	r3, r2
   842ae:	db36      	blt.n	8431e <__sfvwrite_r+0x1b2>
   842b0:	4613      	mov	r3, r2
   842b2:	6a67      	ldr	r7, [r4, #36]	; 0x24
   842b4:	4648      	mov	r0, r9
   842b6:	69e1      	ldr	r1, [r4, #28]
   842b8:	465a      	mov	r2, fp
   842ba:	47b8      	blx	r7
   842bc:	1e07      	subs	r7, r0, #0
   842be:	ddd2      	ble.n	84266 <__sfvwrite_r+0xfa>
   842c0:	ebba 0a07 	subs.w	sl, sl, r7
   842c4:	d03a      	beq.n	8433c <__sfvwrite_r+0x1d0>
   842c6:	68b3      	ldr	r3, [r6, #8]
   842c8:	44bb      	add	fp, r7
   842ca:	1bdb      	subs	r3, r3, r7
   842cc:	ebc7 0808 	rsb	r8, r7, r8
   842d0:	60b3      	str	r3, [r6, #8]
   842d2:	2b00      	cmp	r3, #0
   842d4:	f43f af78 	beq.w	841c8 <__sfvwrite_r+0x5c>
   842d8:	f1b8 0f00 	cmp.w	r8, #0
   842dc:	d1d3      	bne.n	84286 <__sfvwrite_r+0x11a>
   842de:	2700      	movs	r7, #0
   842e0:	f8d5 b000 	ldr.w	fp, [r5]
   842e4:	f8d5 8004 	ldr.w	r8, [r5, #4]
   842e8:	9701      	str	r7, [sp, #4]
   842ea:	3508      	adds	r5, #8
   842ec:	e7c8      	b.n	84280 <__sfvwrite_r+0x114>
   842ee:	6820      	ldr	r0, [r4, #0]
   842f0:	6923      	ldr	r3, [r4, #16]
   842f2:	4298      	cmp	r0, r3
   842f4:	d802      	bhi.n	842fc <__sfvwrite_r+0x190>
   842f6:	6963      	ldr	r3, [r4, #20]
   842f8:	4598      	cmp	r8, r3
   842fa:	d272      	bcs.n	843e2 <__sfvwrite_r+0x276>
   842fc:	45b8      	cmp	r8, r7
   842fe:	bf38      	it	cc
   84300:	4647      	movcc	r7, r8
   84302:	463a      	mov	r2, r7
   84304:	4651      	mov	r1, sl
   84306:	f000 fc49 	bl	84b9c <memmove>
   8430a:	68a3      	ldr	r3, [r4, #8]
   8430c:	6822      	ldr	r2, [r4, #0]
   8430e:	1bdb      	subs	r3, r3, r7
   84310:	443a      	add	r2, r7
   84312:	60a3      	str	r3, [r4, #8]
   84314:	6022      	str	r2, [r4, #0]
   84316:	2b00      	cmp	r3, #0
   84318:	d09f      	beq.n	8425a <__sfvwrite_r+0xee>
   8431a:	463a      	mov	r2, r7
   8431c:	e785      	b.n	8422a <__sfvwrite_r+0xbe>
   8431e:	461a      	mov	r2, r3
   84320:	4659      	mov	r1, fp
   84322:	9300      	str	r3, [sp, #0]
   84324:	f000 fc3a 	bl	84b9c <memmove>
   84328:	9b00      	ldr	r3, [sp, #0]
   8432a:	68a1      	ldr	r1, [r4, #8]
   8432c:	6822      	ldr	r2, [r4, #0]
   8432e:	1ac9      	subs	r1, r1, r3
   84330:	ebba 0a07 	subs.w	sl, sl, r7
   84334:	4413      	add	r3, r2
   84336:	60a1      	str	r1, [r4, #8]
   84338:	6023      	str	r3, [r4, #0]
   8433a:	d1c4      	bne.n	842c6 <__sfvwrite_r+0x15a>
   8433c:	4648      	mov	r0, r9
   8433e:	4621      	mov	r1, r4
   84340:	f7ff fce8 	bl	83d14 <_fflush_r>
   84344:	2800      	cmp	r0, #0
   84346:	d18e      	bne.n	84266 <__sfvwrite_r+0xfa>
   84348:	f8cd a004 	str.w	sl, [sp, #4]
   8434c:	e7bb      	b.n	842c6 <__sfvwrite_r+0x15a>
   8434e:	6820      	ldr	r0, [r4, #0]
   84350:	4647      	mov	r7, r8
   84352:	46c3      	mov	fp, r8
   84354:	e75d      	b.n	84212 <__sfvwrite_r+0xa6>
   84356:	4658      	mov	r0, fp
   84358:	210a      	movs	r1, #10
   8435a:	4642      	mov	r2, r8
   8435c:	f000 fbd4 	bl	84b08 <memchr>
   84360:	2800      	cmp	r0, #0
   84362:	d07f      	beq.n	84464 <__sfvwrite_r+0x2f8>
   84364:	f100 0a01 	add.w	sl, r0, #1
   84368:	2701      	movs	r7, #1
   8436a:	ebcb 0a0a 	rsb	sl, fp, sl
   8436e:	9701      	str	r7, [sp, #4]
   84370:	e78c      	b.n	8428c <__sfvwrite_r+0x120>
   84372:	6822      	ldr	r2, [r4, #0]
   84374:	6921      	ldr	r1, [r4, #16]
   84376:	6967      	ldr	r7, [r4, #20]
   84378:	ebc1 0c02 	rsb	ip, r1, r2
   8437c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
   84380:	f10c 0201 	add.w	r2, ip, #1
   84384:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
   84388:	4442      	add	r2, r8
   8438a:	107f      	asrs	r7, r7, #1
   8438c:	4297      	cmp	r7, r2
   8438e:	bf34      	ite	cc
   84390:	4617      	movcc	r7, r2
   84392:	463a      	movcs	r2, r7
   84394:	055b      	lsls	r3, r3, #21
   84396:	d54f      	bpl.n	84438 <__sfvwrite_r+0x2cc>
   84398:	4611      	mov	r1, r2
   8439a:	4648      	mov	r0, r9
   8439c:	f8cd c000 	str.w	ip, [sp]
   843a0:	f000 f916 	bl	845d0 <_malloc_r>
   843a4:	f8dd c000 	ldr.w	ip, [sp]
   843a8:	4683      	mov	fp, r0
   843aa:	2800      	cmp	r0, #0
   843ac:	d062      	beq.n	84474 <__sfvwrite_r+0x308>
   843ae:	4662      	mov	r2, ip
   843b0:	6921      	ldr	r1, [r4, #16]
   843b2:	f8cd c000 	str.w	ip, [sp]
   843b6:	f7fe fb49 	bl	82a4c <memcpy>
   843ba:	89a2      	ldrh	r2, [r4, #12]
   843bc:	f8dd c000 	ldr.w	ip, [sp]
   843c0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   843c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   843c8:	81a2      	strh	r2, [r4, #12]
   843ca:	eb0b 000c 	add.w	r0, fp, ip
   843ce:	ebcc 0207 	rsb	r2, ip, r7
   843d2:	f8c4 b010 	str.w	fp, [r4, #16]
   843d6:	6167      	str	r7, [r4, #20]
   843d8:	6020      	str	r0, [r4, #0]
   843da:	60a2      	str	r2, [r4, #8]
   843dc:	4647      	mov	r7, r8
   843de:	46c3      	mov	fp, r8
   843e0:	e717      	b.n	84212 <__sfvwrite_r+0xa6>
   843e2:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
   843e6:	4590      	cmp	r8, r2
   843e8:	bf38      	it	cc
   843ea:	4642      	movcc	r2, r8
   843ec:	fb92 f2f3 	sdiv	r2, r2, r3
   843f0:	fb02 f303 	mul.w	r3, r2, r3
   843f4:	6a67      	ldr	r7, [r4, #36]	; 0x24
   843f6:	4648      	mov	r0, r9
   843f8:	69e1      	ldr	r1, [r4, #28]
   843fa:	4652      	mov	r2, sl
   843fc:	47b8      	blx	r7
   843fe:	2800      	cmp	r0, #0
   84400:	f77f af31 	ble.w	84266 <__sfvwrite_r+0xfa>
   84404:	4602      	mov	r2, r0
   84406:	e710      	b.n	8422a <__sfvwrite_r+0xbe>
   84408:	4662      	mov	r2, ip
   8440a:	4659      	mov	r1, fp
   8440c:	f8cd c000 	str.w	ip, [sp]
   84410:	f000 fbc4 	bl	84b9c <memmove>
   84414:	f8dd c000 	ldr.w	ip, [sp]
   84418:	6823      	ldr	r3, [r4, #0]
   8441a:	4648      	mov	r0, r9
   8441c:	4463      	add	r3, ip
   8441e:	6023      	str	r3, [r4, #0]
   84420:	4621      	mov	r1, r4
   84422:	f8cd c000 	str.w	ip, [sp]
   84426:	f7ff fc75 	bl	83d14 <_fflush_r>
   8442a:	f8dd c000 	ldr.w	ip, [sp]
   8442e:	2800      	cmp	r0, #0
   84430:	f47f af19 	bne.w	84266 <__sfvwrite_r+0xfa>
   84434:	4667      	mov	r7, ip
   84436:	e743      	b.n	842c0 <__sfvwrite_r+0x154>
   84438:	4648      	mov	r0, r9
   8443a:	f8cd c000 	str.w	ip, [sp]
   8443e:	f000 fc17 	bl	84c70 <_realloc_r>
   84442:	f8dd c000 	ldr.w	ip, [sp]
   84446:	4683      	mov	fp, r0
   84448:	2800      	cmp	r0, #0
   8444a:	d1be      	bne.n	843ca <__sfvwrite_r+0x25e>
   8444c:	4648      	mov	r0, r9
   8444e:	6921      	ldr	r1, [r4, #16]
   84450:	f7ff fdc0 	bl	83fd4 <_free_r>
   84454:	89a3      	ldrh	r3, [r4, #12]
   84456:	220c      	movs	r2, #12
   84458:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   8445c:	b29b      	uxth	r3, r3
   8445e:	f8c9 2000 	str.w	r2, [r9]
   84462:	e701      	b.n	84268 <__sfvwrite_r+0xfc>
   84464:	2701      	movs	r7, #1
   84466:	f108 0a01 	add.w	sl, r8, #1
   8446a:	9701      	str	r7, [sp, #4]
   8446c:	e70e      	b.n	8428c <__sfvwrite_r+0x120>
   8446e:	f04f 30ff 	mov.w	r0, #4294967295
   84472:	e6aa      	b.n	841ca <__sfvwrite_r+0x5e>
   84474:	230c      	movs	r3, #12
   84476:	f8c9 3000 	str.w	r3, [r9]
   8447a:	89a3      	ldrh	r3, [r4, #12]
   8447c:	e6f4      	b.n	84268 <__sfvwrite_r+0xfc>
   8447e:	bf00      	nop
   84480:	7ffffc00 	.word	0x7ffffc00

00084484 <_fwalk>:
   84484:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84488:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
   8448c:	4688      	mov	r8, r1
   8448e:	d019      	beq.n	844c4 <_fwalk+0x40>
   84490:	2600      	movs	r6, #0
   84492:	687d      	ldr	r5, [r7, #4]
   84494:	68bc      	ldr	r4, [r7, #8]
   84496:	3d01      	subs	r5, #1
   84498:	d40e      	bmi.n	844b8 <_fwalk+0x34>
   8449a:	89a3      	ldrh	r3, [r4, #12]
   8449c:	3d01      	subs	r5, #1
   8449e:	2b01      	cmp	r3, #1
   844a0:	d906      	bls.n	844b0 <_fwalk+0x2c>
   844a2:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   844a6:	4620      	mov	r0, r4
   844a8:	3301      	adds	r3, #1
   844aa:	d001      	beq.n	844b0 <_fwalk+0x2c>
   844ac:	47c0      	blx	r8
   844ae:	4306      	orrs	r6, r0
   844b0:	1c6b      	adds	r3, r5, #1
   844b2:	f104 0468 	add.w	r4, r4, #104	; 0x68
   844b6:	d1f0      	bne.n	8449a <_fwalk+0x16>
   844b8:	683f      	ldr	r7, [r7, #0]
   844ba:	2f00      	cmp	r7, #0
   844bc:	d1e9      	bne.n	84492 <_fwalk+0xe>
   844be:	4630      	mov	r0, r6
   844c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   844c4:	463e      	mov	r6, r7
   844c6:	4630      	mov	r0, r6
   844c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000844cc <__locale_charset>:
   844cc:	4800      	ldr	r0, [pc, #0]	; (844d0 <__locale_charset+0x4>)
   844ce:	4770      	bx	lr
   844d0:	2007056c 	.word	0x2007056c

000844d4 <__locale_mb_cur_max>:
   844d4:	4b01      	ldr	r3, [pc, #4]	; (844dc <__locale_mb_cur_max+0x8>)
   844d6:	6818      	ldr	r0, [r3, #0]
   844d8:	4770      	bx	lr
   844da:	bf00      	nop
   844dc:	2007058c 	.word	0x2007058c

000844e0 <__smakebuf_r>:
   844e0:	b5f0      	push	{r4, r5, r6, r7, lr}
   844e2:	898b      	ldrh	r3, [r1, #12]
   844e4:	b091      	sub	sp, #68	; 0x44
   844e6:	b29a      	uxth	r2, r3
   844e8:	0796      	lsls	r6, r2, #30
   844ea:	460c      	mov	r4, r1
   844ec:	4605      	mov	r5, r0
   844ee:	d437      	bmi.n	84560 <__smakebuf_r+0x80>
   844f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   844f4:	2900      	cmp	r1, #0
   844f6:	db17      	blt.n	84528 <__smakebuf_r+0x48>
   844f8:	aa01      	add	r2, sp, #4
   844fa:	f000 ff39 	bl	85370 <_fstat_r>
   844fe:	2800      	cmp	r0, #0
   84500:	db10      	blt.n	84524 <__smakebuf_r+0x44>
   84502:	9b02      	ldr	r3, [sp, #8]
   84504:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
   84508:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
   8450c:	424f      	negs	r7, r1
   8450e:	414f      	adcs	r7, r1
   84510:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
   84514:	d02c      	beq.n	84570 <__smakebuf_r+0x90>
   84516:	89a3      	ldrh	r3, [r4, #12]
   84518:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8451c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84520:	81a3      	strh	r3, [r4, #12]
   84522:	e00b      	b.n	8453c <__smakebuf_r+0x5c>
   84524:	89a3      	ldrh	r3, [r4, #12]
   84526:	b29a      	uxth	r2, r3
   84528:	f012 0f80 	tst.w	r2, #128	; 0x80
   8452c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   84530:	81a3      	strh	r3, [r4, #12]
   84532:	bf14      	ite	ne
   84534:	2640      	movne	r6, #64	; 0x40
   84536:	f44f 6680 	moveq.w	r6, #1024	; 0x400
   8453a:	2700      	movs	r7, #0
   8453c:	4628      	mov	r0, r5
   8453e:	4631      	mov	r1, r6
   84540:	f000 f846 	bl	845d0 <_malloc_r>
   84544:	89a3      	ldrh	r3, [r4, #12]
   84546:	2800      	cmp	r0, #0
   84548:	d029      	beq.n	8459e <__smakebuf_r+0xbe>
   8454a:	4a1b      	ldr	r2, [pc, #108]	; (845b8 <__smakebuf_r+0xd8>)
   8454c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   84550:	63ea      	str	r2, [r5, #60]	; 0x3c
   84552:	81a3      	strh	r3, [r4, #12]
   84554:	6020      	str	r0, [r4, #0]
   84556:	6120      	str	r0, [r4, #16]
   84558:	6166      	str	r6, [r4, #20]
   8455a:	b9a7      	cbnz	r7, 84586 <__smakebuf_r+0xa6>
   8455c:	b011      	add	sp, #68	; 0x44
   8455e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84560:	f101 0343 	add.w	r3, r1, #67	; 0x43
   84564:	2201      	movs	r2, #1
   84566:	600b      	str	r3, [r1, #0]
   84568:	610b      	str	r3, [r1, #16]
   8456a:	614a      	str	r2, [r1, #20]
   8456c:	b011      	add	sp, #68	; 0x44
   8456e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84570:	4a12      	ldr	r2, [pc, #72]	; (845bc <__smakebuf_r+0xdc>)
   84572:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   84574:	4293      	cmp	r3, r2
   84576:	d1ce      	bne.n	84516 <__smakebuf_r+0x36>
   84578:	89a3      	ldrh	r3, [r4, #12]
   8457a:	f44f 6680 	mov.w	r6, #1024	; 0x400
   8457e:	4333      	orrs	r3, r6
   84580:	81a3      	strh	r3, [r4, #12]
   84582:	64e6      	str	r6, [r4, #76]	; 0x4c
   84584:	e7da      	b.n	8453c <__smakebuf_r+0x5c>
   84586:	4628      	mov	r0, r5
   84588:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8458c:	f000 ff04 	bl	85398 <_isatty_r>
   84590:	2800      	cmp	r0, #0
   84592:	d0e3      	beq.n	8455c <__smakebuf_r+0x7c>
   84594:	89a3      	ldrh	r3, [r4, #12]
   84596:	f043 0301 	orr.w	r3, r3, #1
   8459a:	81a3      	strh	r3, [r4, #12]
   8459c:	e7de      	b.n	8455c <__smakebuf_r+0x7c>
   8459e:	059a      	lsls	r2, r3, #22
   845a0:	d4dc      	bmi.n	8455c <__smakebuf_r+0x7c>
   845a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
   845a6:	f043 0302 	orr.w	r3, r3, #2
   845aa:	2101      	movs	r1, #1
   845ac:	81a3      	strh	r3, [r4, #12]
   845ae:	6022      	str	r2, [r4, #0]
   845b0:	6122      	str	r2, [r4, #16]
   845b2:	6161      	str	r1, [r4, #20]
   845b4:	e7d2      	b.n	8455c <__smakebuf_r+0x7c>
   845b6:	bf00      	nop
   845b8:	00083d41 	.word	0x00083d41
   845bc:	000850b1 	.word	0x000850b1

000845c0 <malloc>:
   845c0:	4b02      	ldr	r3, [pc, #8]	; (845cc <malloc+0xc>)
   845c2:	4601      	mov	r1, r0
   845c4:	6818      	ldr	r0, [r3, #0]
   845c6:	f000 b803 	b.w	845d0 <_malloc_r>
   845ca:	bf00      	nop
   845cc:	20070568 	.word	0x20070568

000845d0 <_malloc_r>:
   845d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   845d4:	f101 050b 	add.w	r5, r1, #11
   845d8:	2d16      	cmp	r5, #22
   845da:	b083      	sub	sp, #12
   845dc:	4606      	mov	r6, r0
   845de:	d927      	bls.n	84630 <_malloc_r+0x60>
   845e0:	f035 0507 	bics.w	r5, r5, #7
   845e4:	d427      	bmi.n	84636 <_malloc_r+0x66>
   845e6:	42a9      	cmp	r1, r5
   845e8:	d825      	bhi.n	84636 <_malloc_r+0x66>
   845ea:	4630      	mov	r0, r6
   845ec:	f000 fb3c 	bl	84c68 <__malloc_lock>
   845f0:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   845f4:	d226      	bcs.n	84644 <_malloc_r+0x74>
   845f6:	4fc1      	ldr	r7, [pc, #772]	; (848fc <_malloc_r+0x32c>)
   845f8:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
   845fc:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
   84600:	68dc      	ldr	r4, [r3, #12]
   84602:	429c      	cmp	r4, r3
   84604:	f000 81d2 	beq.w	849ac <_malloc_r+0x3dc>
   84608:	6863      	ldr	r3, [r4, #4]
   8460a:	68e2      	ldr	r2, [r4, #12]
   8460c:	f023 0303 	bic.w	r3, r3, #3
   84610:	4423      	add	r3, r4
   84612:	6858      	ldr	r0, [r3, #4]
   84614:	68a1      	ldr	r1, [r4, #8]
   84616:	f040 0501 	orr.w	r5, r0, #1
   8461a:	60ca      	str	r2, [r1, #12]
   8461c:	4630      	mov	r0, r6
   8461e:	6091      	str	r1, [r2, #8]
   84620:	605d      	str	r5, [r3, #4]
   84622:	f000 fb23 	bl	84c6c <__malloc_unlock>
   84626:	3408      	adds	r4, #8
   84628:	4620      	mov	r0, r4
   8462a:	b003      	add	sp, #12
   8462c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84630:	2510      	movs	r5, #16
   84632:	42a9      	cmp	r1, r5
   84634:	d9d9      	bls.n	845ea <_malloc_r+0x1a>
   84636:	2400      	movs	r4, #0
   84638:	230c      	movs	r3, #12
   8463a:	4620      	mov	r0, r4
   8463c:	6033      	str	r3, [r6, #0]
   8463e:	b003      	add	sp, #12
   84640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84644:	ea5f 2c55 	movs.w	ip, r5, lsr #9
   84648:	f000 8089 	beq.w	8475e <_malloc_r+0x18e>
   8464c:	f1bc 0f04 	cmp.w	ip, #4
   84650:	f200 8160 	bhi.w	84914 <_malloc_r+0x344>
   84654:	ea4f 1c95 	mov.w	ip, r5, lsr #6
   84658:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
   8465c:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84660:	4fa6      	ldr	r7, [pc, #664]	; (848fc <_malloc_r+0x32c>)
   84662:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   84666:	68cc      	ldr	r4, [r1, #12]
   84668:	42a1      	cmp	r1, r4
   8466a:	d105      	bne.n	84678 <_malloc_r+0xa8>
   8466c:	e00c      	b.n	84688 <_malloc_r+0xb8>
   8466e:	2b00      	cmp	r3, #0
   84670:	da79      	bge.n	84766 <_malloc_r+0x196>
   84672:	68e4      	ldr	r4, [r4, #12]
   84674:	42a1      	cmp	r1, r4
   84676:	d007      	beq.n	84688 <_malloc_r+0xb8>
   84678:	6862      	ldr	r2, [r4, #4]
   8467a:	f022 0203 	bic.w	r2, r2, #3
   8467e:	1b53      	subs	r3, r2, r5
   84680:	2b0f      	cmp	r3, #15
   84682:	ddf4      	ble.n	8466e <_malloc_r+0x9e>
   84684:	f10c 3cff 	add.w	ip, ip, #4294967295
   84688:	f10c 0c01 	add.w	ip, ip, #1
   8468c:	4b9b      	ldr	r3, [pc, #620]	; (848fc <_malloc_r+0x32c>)
   8468e:	693c      	ldr	r4, [r7, #16]
   84690:	f103 0e08 	add.w	lr, r3, #8
   84694:	4574      	cmp	r4, lr
   84696:	f000 817e 	beq.w	84996 <_malloc_r+0x3c6>
   8469a:	6861      	ldr	r1, [r4, #4]
   8469c:	f021 0103 	bic.w	r1, r1, #3
   846a0:	1b4a      	subs	r2, r1, r5
   846a2:	2a0f      	cmp	r2, #15
   846a4:	f300 8164 	bgt.w	84970 <_malloc_r+0x3a0>
   846a8:	2a00      	cmp	r2, #0
   846aa:	f8c3 e014 	str.w	lr, [r3, #20]
   846ae:	f8c3 e010 	str.w	lr, [r3, #16]
   846b2:	da69      	bge.n	84788 <_malloc_r+0x1b8>
   846b4:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
   846b8:	f080 813a 	bcs.w	84930 <_malloc_r+0x360>
   846bc:	08c9      	lsrs	r1, r1, #3
   846be:	108a      	asrs	r2, r1, #2
   846c0:	f04f 0801 	mov.w	r8, #1
   846c4:	fa08 f802 	lsl.w	r8, r8, r2
   846c8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
   846cc:	685a      	ldr	r2, [r3, #4]
   846ce:	6888      	ldr	r0, [r1, #8]
   846d0:	ea48 0202 	orr.w	r2, r8, r2
   846d4:	60a0      	str	r0, [r4, #8]
   846d6:	60e1      	str	r1, [r4, #12]
   846d8:	605a      	str	r2, [r3, #4]
   846da:	608c      	str	r4, [r1, #8]
   846dc:	60c4      	str	r4, [r0, #12]
   846de:	ea4f 03ac 	mov.w	r3, ip, asr #2
   846e2:	2001      	movs	r0, #1
   846e4:	4098      	lsls	r0, r3
   846e6:	4290      	cmp	r0, r2
   846e8:	d85b      	bhi.n	847a2 <_malloc_r+0x1d2>
   846ea:	4202      	tst	r2, r0
   846ec:	d106      	bne.n	846fc <_malloc_r+0x12c>
   846ee:	f02c 0c03 	bic.w	ip, ip, #3
   846f2:	0040      	lsls	r0, r0, #1
   846f4:	4202      	tst	r2, r0
   846f6:	f10c 0c04 	add.w	ip, ip, #4
   846fa:	d0fa      	beq.n	846f2 <_malloc_r+0x122>
   846fc:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
   84700:	4644      	mov	r4, r8
   84702:	46e1      	mov	r9, ip
   84704:	68e3      	ldr	r3, [r4, #12]
   84706:	429c      	cmp	r4, r3
   84708:	d107      	bne.n	8471a <_malloc_r+0x14a>
   8470a:	e146      	b.n	8499a <_malloc_r+0x3ca>
   8470c:	2a00      	cmp	r2, #0
   8470e:	f280 8157 	bge.w	849c0 <_malloc_r+0x3f0>
   84712:	68db      	ldr	r3, [r3, #12]
   84714:	429c      	cmp	r4, r3
   84716:	f000 8140 	beq.w	8499a <_malloc_r+0x3ca>
   8471a:	6859      	ldr	r1, [r3, #4]
   8471c:	f021 0103 	bic.w	r1, r1, #3
   84720:	1b4a      	subs	r2, r1, r5
   84722:	2a0f      	cmp	r2, #15
   84724:	ddf2      	ble.n	8470c <_malloc_r+0x13c>
   84726:	461c      	mov	r4, r3
   84728:	f854 cf08 	ldr.w	ip, [r4, #8]!
   8472c:	68d9      	ldr	r1, [r3, #12]
   8472e:	f045 0901 	orr.w	r9, r5, #1
   84732:	f042 0801 	orr.w	r8, r2, #1
   84736:	441d      	add	r5, r3
   84738:	f8c3 9004 	str.w	r9, [r3, #4]
   8473c:	4630      	mov	r0, r6
   8473e:	f8cc 100c 	str.w	r1, [ip, #12]
   84742:	f8c1 c008 	str.w	ip, [r1, #8]
   84746:	617d      	str	r5, [r7, #20]
   84748:	613d      	str	r5, [r7, #16]
   8474a:	f8c5 e00c 	str.w	lr, [r5, #12]
   8474e:	f8c5 e008 	str.w	lr, [r5, #8]
   84752:	f8c5 8004 	str.w	r8, [r5, #4]
   84756:	50aa      	str	r2, [r5, r2]
   84758:	f000 fa88 	bl	84c6c <__malloc_unlock>
   8475c:	e764      	b.n	84628 <_malloc_r+0x58>
   8475e:	217e      	movs	r1, #126	; 0x7e
   84760:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
   84764:	e77c      	b.n	84660 <_malloc_r+0x90>
   84766:	4422      	add	r2, r4
   84768:	6850      	ldr	r0, [r2, #4]
   8476a:	68e3      	ldr	r3, [r4, #12]
   8476c:	68a1      	ldr	r1, [r4, #8]
   8476e:	f040 0501 	orr.w	r5, r0, #1
   84772:	60cb      	str	r3, [r1, #12]
   84774:	4630      	mov	r0, r6
   84776:	6099      	str	r1, [r3, #8]
   84778:	6055      	str	r5, [r2, #4]
   8477a:	f000 fa77 	bl	84c6c <__malloc_unlock>
   8477e:	3408      	adds	r4, #8
   84780:	4620      	mov	r0, r4
   84782:	b003      	add	sp, #12
   84784:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84788:	4421      	add	r1, r4
   8478a:	684b      	ldr	r3, [r1, #4]
   8478c:	4630      	mov	r0, r6
   8478e:	f043 0301 	orr.w	r3, r3, #1
   84792:	604b      	str	r3, [r1, #4]
   84794:	f000 fa6a 	bl	84c6c <__malloc_unlock>
   84798:	3408      	adds	r4, #8
   8479a:	4620      	mov	r0, r4
   8479c:	b003      	add	sp, #12
   8479e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   847a2:	68bc      	ldr	r4, [r7, #8]
   847a4:	6863      	ldr	r3, [r4, #4]
   847a6:	f023 0903 	bic.w	r9, r3, #3
   847aa:	45a9      	cmp	r9, r5
   847ac:	d304      	bcc.n	847b8 <_malloc_r+0x1e8>
   847ae:	ebc5 0309 	rsb	r3, r5, r9
   847b2:	2b0f      	cmp	r3, #15
   847b4:	f300 8091 	bgt.w	848da <_malloc_r+0x30a>
   847b8:	4b51      	ldr	r3, [pc, #324]	; (84900 <_malloc_r+0x330>)
   847ba:	4a52      	ldr	r2, [pc, #328]	; (84904 <_malloc_r+0x334>)
   847bc:	6819      	ldr	r1, [r3, #0]
   847be:	6813      	ldr	r3, [r2, #0]
   847c0:	eb05 0a01 	add.w	sl, r5, r1
   847c4:	3301      	adds	r3, #1
   847c6:	eb04 0b09 	add.w	fp, r4, r9
   847ca:	f000 8161 	beq.w	84a90 <_malloc_r+0x4c0>
   847ce:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
   847d2:	f10a 0a0f 	add.w	sl, sl, #15
   847d6:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
   847da:	f02a 0a0f 	bic.w	sl, sl, #15
   847de:	4630      	mov	r0, r6
   847e0:	4651      	mov	r1, sl
   847e2:	9201      	str	r2, [sp, #4]
   847e4:	f000 fc24 	bl	85030 <_sbrk_r>
   847e8:	f1b0 3fff 	cmp.w	r0, #4294967295
   847ec:	4680      	mov	r8, r0
   847ee:	9a01      	ldr	r2, [sp, #4]
   847f0:	f000 8101 	beq.w	849f6 <_malloc_r+0x426>
   847f4:	4583      	cmp	fp, r0
   847f6:	f200 80fb 	bhi.w	849f0 <_malloc_r+0x420>
   847fa:	f8df c114 	ldr.w	ip, [pc, #276]	; 84910 <_malloc_r+0x340>
   847fe:	45c3      	cmp	fp, r8
   84800:	f8dc 3000 	ldr.w	r3, [ip]
   84804:	4453      	add	r3, sl
   84806:	f8cc 3000 	str.w	r3, [ip]
   8480a:	f000 814a 	beq.w	84aa2 <_malloc_r+0x4d2>
   8480e:	6812      	ldr	r2, [r2, #0]
   84810:	493c      	ldr	r1, [pc, #240]	; (84904 <_malloc_r+0x334>)
   84812:	3201      	adds	r2, #1
   84814:	bf1b      	ittet	ne
   84816:	ebcb 0b08 	rsbne	fp, fp, r8
   8481a:	445b      	addne	r3, fp
   8481c:	f8c1 8000 	streq.w	r8, [r1]
   84820:	f8cc 3000 	strne.w	r3, [ip]
   84824:	f018 0307 	ands.w	r3, r8, #7
   84828:	f000 8114 	beq.w	84a54 <_malloc_r+0x484>
   8482c:	f1c3 0208 	rsb	r2, r3, #8
   84830:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
   84834:	4490      	add	r8, r2
   84836:	3308      	adds	r3, #8
   84838:	44c2      	add	sl, r8
   8483a:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
   8483e:	ebca 0a03 	rsb	sl, sl, r3
   84842:	4651      	mov	r1, sl
   84844:	4630      	mov	r0, r6
   84846:	f8cd c004 	str.w	ip, [sp, #4]
   8484a:	f000 fbf1 	bl	85030 <_sbrk_r>
   8484e:	1c43      	adds	r3, r0, #1
   84850:	f8dd c004 	ldr.w	ip, [sp, #4]
   84854:	f000 8135 	beq.w	84ac2 <_malloc_r+0x4f2>
   84858:	ebc8 0200 	rsb	r2, r8, r0
   8485c:	4452      	add	r2, sl
   8485e:	f042 0201 	orr.w	r2, r2, #1
   84862:	f8dc 3000 	ldr.w	r3, [ip]
   84866:	42bc      	cmp	r4, r7
   84868:	4453      	add	r3, sl
   8486a:	f8c7 8008 	str.w	r8, [r7, #8]
   8486e:	f8cc 3000 	str.w	r3, [ip]
   84872:	f8c8 2004 	str.w	r2, [r8, #4]
   84876:	f8df a098 	ldr.w	sl, [pc, #152]	; 84910 <_malloc_r+0x340>
   8487a:	d015      	beq.n	848a8 <_malloc_r+0x2d8>
   8487c:	f1b9 0f0f 	cmp.w	r9, #15
   84880:	f240 80eb 	bls.w	84a5a <_malloc_r+0x48a>
   84884:	6861      	ldr	r1, [r4, #4]
   84886:	f1a9 020c 	sub.w	r2, r9, #12
   8488a:	f022 0207 	bic.w	r2, r2, #7
   8488e:	f001 0101 	and.w	r1, r1, #1
   84892:	ea42 0e01 	orr.w	lr, r2, r1
   84896:	2005      	movs	r0, #5
   84898:	18a1      	adds	r1, r4, r2
   8489a:	2a0f      	cmp	r2, #15
   8489c:	f8c4 e004 	str.w	lr, [r4, #4]
   848a0:	6048      	str	r0, [r1, #4]
   848a2:	6088      	str	r0, [r1, #8]
   848a4:	f200 8111 	bhi.w	84aca <_malloc_r+0x4fa>
   848a8:	4a17      	ldr	r2, [pc, #92]	; (84908 <_malloc_r+0x338>)
   848aa:	68bc      	ldr	r4, [r7, #8]
   848ac:	6811      	ldr	r1, [r2, #0]
   848ae:	428b      	cmp	r3, r1
   848b0:	bf88      	it	hi
   848b2:	6013      	strhi	r3, [r2, #0]
   848b4:	4a15      	ldr	r2, [pc, #84]	; (8490c <_malloc_r+0x33c>)
   848b6:	6811      	ldr	r1, [r2, #0]
   848b8:	428b      	cmp	r3, r1
   848ba:	bf88      	it	hi
   848bc:	6013      	strhi	r3, [r2, #0]
   848be:	6862      	ldr	r2, [r4, #4]
   848c0:	f022 0203 	bic.w	r2, r2, #3
   848c4:	4295      	cmp	r5, r2
   848c6:	ebc5 0302 	rsb	r3, r5, r2
   848ca:	d801      	bhi.n	848d0 <_malloc_r+0x300>
   848cc:	2b0f      	cmp	r3, #15
   848ce:	dc04      	bgt.n	848da <_malloc_r+0x30a>
   848d0:	4630      	mov	r0, r6
   848d2:	f000 f9cb 	bl	84c6c <__malloc_unlock>
   848d6:	2400      	movs	r4, #0
   848d8:	e6a6      	b.n	84628 <_malloc_r+0x58>
   848da:	f045 0201 	orr.w	r2, r5, #1
   848de:	f043 0301 	orr.w	r3, r3, #1
   848e2:	4425      	add	r5, r4
   848e4:	6062      	str	r2, [r4, #4]
   848e6:	4630      	mov	r0, r6
   848e8:	60bd      	str	r5, [r7, #8]
   848ea:	606b      	str	r3, [r5, #4]
   848ec:	f000 f9be 	bl	84c6c <__malloc_unlock>
   848f0:	3408      	adds	r4, #8
   848f2:	4620      	mov	r0, r4
   848f4:	b003      	add	sp, #12
   848f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   848fa:	bf00      	nop
   848fc:	20070590 	.word	0x20070590
   84900:	20078c50 	.word	0x20078c50
   84904:	2007099c 	.word	0x2007099c
   84908:	20078c4c 	.word	0x20078c4c
   8490c:	20078c48 	.word	0x20078c48
   84910:	20078c54 	.word	0x20078c54
   84914:	f1bc 0f14 	cmp.w	ip, #20
   84918:	d961      	bls.n	849de <_malloc_r+0x40e>
   8491a:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
   8491e:	f200 808f 	bhi.w	84a40 <_malloc_r+0x470>
   84922:	ea4f 3c15 	mov.w	ip, r5, lsr #12
   84926:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
   8492a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   8492e:	e697      	b.n	84660 <_malloc_r+0x90>
   84930:	0a4b      	lsrs	r3, r1, #9
   84932:	2b04      	cmp	r3, #4
   84934:	d958      	bls.n	849e8 <_malloc_r+0x418>
   84936:	2b14      	cmp	r3, #20
   84938:	f200 80ad 	bhi.w	84a96 <_malloc_r+0x4c6>
   8493c:	f103 025b 	add.w	r2, r3, #91	; 0x5b
   84940:	0050      	lsls	r0, r2, #1
   84942:	eb07 0080 	add.w	r0, r7, r0, lsl #2
   84946:	6883      	ldr	r3, [r0, #8]
   84948:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 84b04 <_malloc_r+0x534>
   8494c:	4283      	cmp	r3, r0
   8494e:	f000 808a 	beq.w	84a66 <_malloc_r+0x496>
   84952:	685a      	ldr	r2, [r3, #4]
   84954:	f022 0203 	bic.w	r2, r2, #3
   84958:	4291      	cmp	r1, r2
   8495a:	d202      	bcs.n	84962 <_malloc_r+0x392>
   8495c:	689b      	ldr	r3, [r3, #8]
   8495e:	4298      	cmp	r0, r3
   84960:	d1f7      	bne.n	84952 <_malloc_r+0x382>
   84962:	68d9      	ldr	r1, [r3, #12]
   84964:	687a      	ldr	r2, [r7, #4]
   84966:	60e1      	str	r1, [r4, #12]
   84968:	60a3      	str	r3, [r4, #8]
   8496a:	608c      	str	r4, [r1, #8]
   8496c:	60dc      	str	r4, [r3, #12]
   8496e:	e6b6      	b.n	846de <_malloc_r+0x10e>
   84970:	f045 0701 	orr.w	r7, r5, #1
   84974:	f042 0101 	orr.w	r1, r2, #1
   84978:	4425      	add	r5, r4
   8497a:	6067      	str	r7, [r4, #4]
   8497c:	4630      	mov	r0, r6
   8497e:	615d      	str	r5, [r3, #20]
   84980:	611d      	str	r5, [r3, #16]
   84982:	f8c5 e00c 	str.w	lr, [r5, #12]
   84986:	f8c5 e008 	str.w	lr, [r5, #8]
   8498a:	6069      	str	r1, [r5, #4]
   8498c:	50aa      	str	r2, [r5, r2]
   8498e:	3408      	adds	r4, #8
   84990:	f000 f96c 	bl	84c6c <__malloc_unlock>
   84994:	e648      	b.n	84628 <_malloc_r+0x58>
   84996:	685a      	ldr	r2, [r3, #4]
   84998:	e6a1      	b.n	846de <_malloc_r+0x10e>
   8499a:	f109 0901 	add.w	r9, r9, #1
   8499e:	f019 0f03 	tst.w	r9, #3
   849a2:	f104 0408 	add.w	r4, r4, #8
   849a6:	f47f aead 	bne.w	84704 <_malloc_r+0x134>
   849aa:	e02d      	b.n	84a08 <_malloc_r+0x438>
   849ac:	f104 0308 	add.w	r3, r4, #8
   849b0:	6964      	ldr	r4, [r4, #20]
   849b2:	42a3      	cmp	r3, r4
   849b4:	bf08      	it	eq
   849b6:	f10c 0c02 	addeq.w	ip, ip, #2
   849ba:	f43f ae67 	beq.w	8468c <_malloc_r+0xbc>
   849be:	e623      	b.n	84608 <_malloc_r+0x38>
   849c0:	4419      	add	r1, r3
   849c2:	6848      	ldr	r0, [r1, #4]
   849c4:	461c      	mov	r4, r3
   849c6:	f854 2f08 	ldr.w	r2, [r4, #8]!
   849ca:	68db      	ldr	r3, [r3, #12]
   849cc:	f040 0501 	orr.w	r5, r0, #1
   849d0:	604d      	str	r5, [r1, #4]
   849d2:	4630      	mov	r0, r6
   849d4:	60d3      	str	r3, [r2, #12]
   849d6:	609a      	str	r2, [r3, #8]
   849d8:	f000 f948 	bl	84c6c <__malloc_unlock>
   849dc:	e624      	b.n	84628 <_malloc_r+0x58>
   849de:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
   849e2:	ea4f 014c 	mov.w	r1, ip, lsl #1
   849e6:	e63b      	b.n	84660 <_malloc_r+0x90>
   849e8:	098a      	lsrs	r2, r1, #6
   849ea:	3238      	adds	r2, #56	; 0x38
   849ec:	0050      	lsls	r0, r2, #1
   849ee:	e7a8      	b.n	84942 <_malloc_r+0x372>
   849f0:	42bc      	cmp	r4, r7
   849f2:	f43f af02 	beq.w	847fa <_malloc_r+0x22a>
   849f6:	68bc      	ldr	r4, [r7, #8]
   849f8:	6862      	ldr	r2, [r4, #4]
   849fa:	f022 0203 	bic.w	r2, r2, #3
   849fe:	e761      	b.n	848c4 <_malloc_r+0x2f4>
   84a00:	f8d8 8000 	ldr.w	r8, [r8]
   84a04:	4598      	cmp	r8, r3
   84a06:	d17a      	bne.n	84afe <_malloc_r+0x52e>
   84a08:	f01c 0f03 	tst.w	ip, #3
   84a0c:	f1a8 0308 	sub.w	r3, r8, #8
   84a10:	f10c 3cff 	add.w	ip, ip, #4294967295
   84a14:	d1f4      	bne.n	84a00 <_malloc_r+0x430>
   84a16:	687b      	ldr	r3, [r7, #4]
   84a18:	ea23 0300 	bic.w	r3, r3, r0
   84a1c:	607b      	str	r3, [r7, #4]
   84a1e:	0040      	lsls	r0, r0, #1
   84a20:	4298      	cmp	r0, r3
   84a22:	f63f aebe 	bhi.w	847a2 <_malloc_r+0x1d2>
   84a26:	2800      	cmp	r0, #0
   84a28:	f43f aebb 	beq.w	847a2 <_malloc_r+0x1d2>
   84a2c:	4203      	tst	r3, r0
   84a2e:	46cc      	mov	ip, r9
   84a30:	f47f ae64 	bne.w	846fc <_malloc_r+0x12c>
   84a34:	0040      	lsls	r0, r0, #1
   84a36:	4203      	tst	r3, r0
   84a38:	f10c 0c04 	add.w	ip, ip, #4
   84a3c:	d0fa      	beq.n	84a34 <_malloc_r+0x464>
   84a3e:	e65d      	b.n	846fc <_malloc_r+0x12c>
   84a40:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
   84a44:	d819      	bhi.n	84a7a <_malloc_r+0x4aa>
   84a46:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
   84a4a:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
   84a4e:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84a52:	e605      	b.n	84660 <_malloc_r+0x90>
   84a54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
   84a58:	e6ee      	b.n	84838 <_malloc_r+0x268>
   84a5a:	2301      	movs	r3, #1
   84a5c:	f8c8 3004 	str.w	r3, [r8, #4]
   84a60:	4644      	mov	r4, r8
   84a62:	2200      	movs	r2, #0
   84a64:	e72e      	b.n	848c4 <_malloc_r+0x2f4>
   84a66:	1092      	asrs	r2, r2, #2
   84a68:	2001      	movs	r0, #1
   84a6a:	4090      	lsls	r0, r2
   84a6c:	f8d8 2004 	ldr.w	r2, [r8, #4]
   84a70:	4619      	mov	r1, r3
   84a72:	4302      	orrs	r2, r0
   84a74:	f8c8 2004 	str.w	r2, [r8, #4]
   84a78:	e775      	b.n	84966 <_malloc_r+0x396>
   84a7a:	f240 5354 	movw	r3, #1364	; 0x554
   84a7e:	459c      	cmp	ip, r3
   84a80:	d81b      	bhi.n	84aba <_malloc_r+0x4ea>
   84a82:	ea4f 4c95 	mov.w	ip, r5, lsr #18
   84a86:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
   84a8a:	ea4f 014c 	mov.w	r1, ip, lsl #1
   84a8e:	e5e7      	b.n	84660 <_malloc_r+0x90>
   84a90:	f10a 0a10 	add.w	sl, sl, #16
   84a94:	e6a3      	b.n	847de <_malloc_r+0x20e>
   84a96:	2b54      	cmp	r3, #84	; 0x54
   84a98:	d81f      	bhi.n	84ada <_malloc_r+0x50a>
   84a9a:	0b0a      	lsrs	r2, r1, #12
   84a9c:	326e      	adds	r2, #110	; 0x6e
   84a9e:	0050      	lsls	r0, r2, #1
   84aa0:	e74f      	b.n	84942 <_malloc_r+0x372>
   84aa2:	f3cb 010b 	ubfx	r1, fp, #0, #12
   84aa6:	2900      	cmp	r1, #0
   84aa8:	f47f aeb1 	bne.w	8480e <_malloc_r+0x23e>
   84aac:	eb0a 0109 	add.w	r1, sl, r9
   84ab0:	68ba      	ldr	r2, [r7, #8]
   84ab2:	f041 0101 	orr.w	r1, r1, #1
   84ab6:	6051      	str	r1, [r2, #4]
   84ab8:	e6f6      	b.n	848a8 <_malloc_r+0x2d8>
   84aba:	21fc      	movs	r1, #252	; 0xfc
   84abc:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
   84ac0:	e5ce      	b.n	84660 <_malloc_r+0x90>
   84ac2:	2201      	movs	r2, #1
   84ac4:	f04f 0a00 	mov.w	sl, #0
   84ac8:	e6cb      	b.n	84862 <_malloc_r+0x292>
   84aca:	f104 0108 	add.w	r1, r4, #8
   84ace:	4630      	mov	r0, r6
   84ad0:	f7ff fa80 	bl	83fd4 <_free_r>
   84ad4:	f8da 3000 	ldr.w	r3, [sl]
   84ad8:	e6e6      	b.n	848a8 <_malloc_r+0x2d8>
   84ada:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   84ade:	d803      	bhi.n	84ae8 <_malloc_r+0x518>
   84ae0:	0bca      	lsrs	r2, r1, #15
   84ae2:	3277      	adds	r2, #119	; 0x77
   84ae4:	0050      	lsls	r0, r2, #1
   84ae6:	e72c      	b.n	84942 <_malloc_r+0x372>
   84ae8:	f240 5254 	movw	r2, #1364	; 0x554
   84aec:	4293      	cmp	r3, r2
   84aee:	d803      	bhi.n	84af8 <_malloc_r+0x528>
   84af0:	0c8a      	lsrs	r2, r1, #18
   84af2:	327c      	adds	r2, #124	; 0x7c
   84af4:	0050      	lsls	r0, r2, #1
   84af6:	e724      	b.n	84942 <_malloc_r+0x372>
   84af8:	20fc      	movs	r0, #252	; 0xfc
   84afa:	227e      	movs	r2, #126	; 0x7e
   84afc:	e721      	b.n	84942 <_malloc_r+0x372>
   84afe:	687b      	ldr	r3, [r7, #4]
   84b00:	e78d      	b.n	84a1e <_malloc_r+0x44e>
   84b02:	bf00      	nop
   84b04:	20070590 	.word	0x20070590

00084b08 <memchr>:
   84b08:	0783      	lsls	r3, r0, #30
   84b0a:	b470      	push	{r4, r5, r6}
   84b0c:	b2c9      	uxtb	r1, r1
   84b0e:	d040      	beq.n	84b92 <memchr+0x8a>
   84b10:	1e54      	subs	r4, r2, #1
   84b12:	b32a      	cbz	r2, 84b60 <memchr+0x58>
   84b14:	7803      	ldrb	r3, [r0, #0]
   84b16:	428b      	cmp	r3, r1
   84b18:	d023      	beq.n	84b62 <memchr+0x5a>
   84b1a:	1c43      	adds	r3, r0, #1
   84b1c:	e004      	b.n	84b28 <memchr+0x20>
   84b1e:	b1fc      	cbz	r4, 84b60 <memchr+0x58>
   84b20:	7805      	ldrb	r5, [r0, #0]
   84b22:	4614      	mov	r4, r2
   84b24:	428d      	cmp	r5, r1
   84b26:	d01c      	beq.n	84b62 <memchr+0x5a>
   84b28:	f013 0f03 	tst.w	r3, #3
   84b2c:	4618      	mov	r0, r3
   84b2e:	f104 32ff 	add.w	r2, r4, #4294967295
   84b32:	f103 0301 	add.w	r3, r3, #1
   84b36:	d1f2      	bne.n	84b1e <memchr+0x16>
   84b38:	2c03      	cmp	r4, #3
   84b3a:	d814      	bhi.n	84b66 <memchr+0x5e>
   84b3c:	1e65      	subs	r5, r4, #1
   84b3e:	b354      	cbz	r4, 84b96 <memchr+0x8e>
   84b40:	7803      	ldrb	r3, [r0, #0]
   84b42:	428b      	cmp	r3, r1
   84b44:	d00d      	beq.n	84b62 <memchr+0x5a>
   84b46:	1c42      	adds	r2, r0, #1
   84b48:	2300      	movs	r3, #0
   84b4a:	e002      	b.n	84b52 <memchr+0x4a>
   84b4c:	7804      	ldrb	r4, [r0, #0]
   84b4e:	428c      	cmp	r4, r1
   84b50:	d007      	beq.n	84b62 <memchr+0x5a>
   84b52:	42ab      	cmp	r3, r5
   84b54:	4610      	mov	r0, r2
   84b56:	f103 0301 	add.w	r3, r3, #1
   84b5a:	f102 0201 	add.w	r2, r2, #1
   84b5e:	d1f5      	bne.n	84b4c <memchr+0x44>
   84b60:	2000      	movs	r0, #0
   84b62:	bc70      	pop	{r4, r5, r6}
   84b64:	4770      	bx	lr
   84b66:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
   84b6a:	4603      	mov	r3, r0
   84b6c:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   84b70:	681a      	ldr	r2, [r3, #0]
   84b72:	4618      	mov	r0, r3
   84b74:	4072      	eors	r2, r6
   84b76:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
   84b7a:	ea25 0202 	bic.w	r2, r5, r2
   84b7e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   84b82:	f103 0304 	add.w	r3, r3, #4
   84b86:	d1d9      	bne.n	84b3c <memchr+0x34>
   84b88:	3c04      	subs	r4, #4
   84b8a:	2c03      	cmp	r4, #3
   84b8c:	4618      	mov	r0, r3
   84b8e:	d8ef      	bhi.n	84b70 <memchr+0x68>
   84b90:	e7d4      	b.n	84b3c <memchr+0x34>
   84b92:	4614      	mov	r4, r2
   84b94:	e7d0      	b.n	84b38 <memchr+0x30>
   84b96:	4620      	mov	r0, r4
   84b98:	e7e3      	b.n	84b62 <memchr+0x5a>
   84b9a:	bf00      	nop

00084b9c <memmove>:
   84b9c:	4288      	cmp	r0, r1
   84b9e:	b4f0      	push	{r4, r5, r6, r7}
   84ba0:	d910      	bls.n	84bc4 <memmove+0x28>
   84ba2:	188c      	adds	r4, r1, r2
   84ba4:	42a0      	cmp	r0, r4
   84ba6:	d20d      	bcs.n	84bc4 <memmove+0x28>
   84ba8:	1885      	adds	r5, r0, r2
   84baa:	1e53      	subs	r3, r2, #1
   84bac:	b142      	cbz	r2, 84bc0 <memmove+0x24>
   84bae:	4621      	mov	r1, r4
   84bb0:	462a      	mov	r2, r5
   84bb2:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
   84bb6:	3b01      	subs	r3, #1
   84bb8:	f802 4d01 	strb.w	r4, [r2, #-1]!
   84bbc:	1c5c      	adds	r4, r3, #1
   84bbe:	d1f8      	bne.n	84bb2 <memmove+0x16>
   84bc0:	bcf0      	pop	{r4, r5, r6, r7}
   84bc2:	4770      	bx	lr
   84bc4:	2a0f      	cmp	r2, #15
   84bc6:	d944      	bls.n	84c52 <memmove+0xb6>
   84bc8:	ea40 0301 	orr.w	r3, r0, r1
   84bcc:	079b      	lsls	r3, r3, #30
   84bce:	d144      	bne.n	84c5a <memmove+0xbe>
   84bd0:	f1a2 0710 	sub.w	r7, r2, #16
   84bd4:	093f      	lsrs	r7, r7, #4
   84bd6:	eb00 1607 	add.w	r6, r0, r7, lsl #4
   84bda:	3610      	adds	r6, #16
   84bdc:	460c      	mov	r4, r1
   84bde:	4603      	mov	r3, r0
   84be0:	6825      	ldr	r5, [r4, #0]
   84be2:	3310      	adds	r3, #16
   84be4:	f843 5c10 	str.w	r5, [r3, #-16]
   84be8:	6865      	ldr	r5, [r4, #4]
   84bea:	3410      	adds	r4, #16
   84bec:	f843 5c0c 	str.w	r5, [r3, #-12]
   84bf0:	f854 5c08 	ldr.w	r5, [r4, #-8]
   84bf4:	f843 5c08 	str.w	r5, [r3, #-8]
   84bf8:	f854 5c04 	ldr.w	r5, [r4, #-4]
   84bfc:	f843 5c04 	str.w	r5, [r3, #-4]
   84c00:	42b3      	cmp	r3, r6
   84c02:	d1ed      	bne.n	84be0 <memmove+0x44>
   84c04:	1c7b      	adds	r3, r7, #1
   84c06:	f002 0c0f 	and.w	ip, r2, #15
   84c0a:	011b      	lsls	r3, r3, #4
   84c0c:	f1bc 0f03 	cmp.w	ip, #3
   84c10:	4419      	add	r1, r3
   84c12:	4403      	add	r3, r0
   84c14:	d923      	bls.n	84c5e <memmove+0xc2>
   84c16:	460e      	mov	r6, r1
   84c18:	461d      	mov	r5, r3
   84c1a:	4664      	mov	r4, ip
   84c1c:	f856 7b04 	ldr.w	r7, [r6], #4
   84c20:	3c04      	subs	r4, #4
   84c22:	2c03      	cmp	r4, #3
   84c24:	f845 7b04 	str.w	r7, [r5], #4
   84c28:	d8f8      	bhi.n	84c1c <memmove+0x80>
   84c2a:	f1ac 0404 	sub.w	r4, ip, #4
   84c2e:	f024 0403 	bic.w	r4, r4, #3
   84c32:	3404      	adds	r4, #4
   84c34:	f002 0203 	and.w	r2, r2, #3
   84c38:	4423      	add	r3, r4
   84c3a:	4421      	add	r1, r4
   84c3c:	2a00      	cmp	r2, #0
   84c3e:	d0bf      	beq.n	84bc0 <memmove+0x24>
   84c40:	441a      	add	r2, r3
   84c42:	f811 4b01 	ldrb.w	r4, [r1], #1
   84c46:	f803 4b01 	strb.w	r4, [r3], #1
   84c4a:	4293      	cmp	r3, r2
   84c4c:	d1f9      	bne.n	84c42 <memmove+0xa6>
   84c4e:	bcf0      	pop	{r4, r5, r6, r7}
   84c50:	4770      	bx	lr
   84c52:	4603      	mov	r3, r0
   84c54:	2a00      	cmp	r2, #0
   84c56:	d1f3      	bne.n	84c40 <memmove+0xa4>
   84c58:	e7b2      	b.n	84bc0 <memmove+0x24>
   84c5a:	4603      	mov	r3, r0
   84c5c:	e7f0      	b.n	84c40 <memmove+0xa4>
   84c5e:	4662      	mov	r2, ip
   84c60:	2a00      	cmp	r2, #0
   84c62:	d1ed      	bne.n	84c40 <memmove+0xa4>
   84c64:	e7ac      	b.n	84bc0 <memmove+0x24>
   84c66:	bf00      	nop

00084c68 <__malloc_lock>:
   84c68:	4770      	bx	lr
   84c6a:	bf00      	nop

00084c6c <__malloc_unlock>:
   84c6c:	4770      	bx	lr
   84c6e:	bf00      	nop

00084c70 <_realloc_r>:
   84c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84c74:	460c      	mov	r4, r1
   84c76:	b083      	sub	sp, #12
   84c78:	4690      	mov	r8, r2
   84c7a:	4681      	mov	r9, r0
   84c7c:	2900      	cmp	r1, #0
   84c7e:	f000 80ba 	beq.w	84df6 <_realloc_r+0x186>
   84c82:	f7ff fff1 	bl	84c68 <__malloc_lock>
   84c86:	f108 060b 	add.w	r6, r8, #11
   84c8a:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84c8e:	2e16      	cmp	r6, #22
   84c90:	f023 0503 	bic.w	r5, r3, #3
   84c94:	f1a4 0708 	sub.w	r7, r4, #8
   84c98:	d84b      	bhi.n	84d32 <_realloc_r+0xc2>
   84c9a:	2110      	movs	r1, #16
   84c9c:	460e      	mov	r6, r1
   84c9e:	45b0      	cmp	r8, r6
   84ca0:	d84c      	bhi.n	84d3c <_realloc_r+0xcc>
   84ca2:	428d      	cmp	r5, r1
   84ca4:	da51      	bge.n	84d4a <_realloc_r+0xda>
   84ca6:	f8df b384 	ldr.w	fp, [pc, #900]	; 8502c <_realloc_r+0x3bc>
   84caa:	1978      	adds	r0, r7, r5
   84cac:	f8db e008 	ldr.w	lr, [fp, #8]
   84cb0:	4586      	cmp	lr, r0
   84cb2:	f000 80a6 	beq.w	84e02 <_realloc_r+0x192>
   84cb6:	6842      	ldr	r2, [r0, #4]
   84cb8:	f022 0c01 	bic.w	ip, r2, #1
   84cbc:	4484      	add	ip, r0
   84cbe:	f8dc c004 	ldr.w	ip, [ip, #4]
   84cc2:	f01c 0f01 	tst.w	ip, #1
   84cc6:	d054      	beq.n	84d72 <_realloc_r+0x102>
   84cc8:	2200      	movs	r2, #0
   84cca:	4610      	mov	r0, r2
   84ccc:	07db      	lsls	r3, r3, #31
   84cce:	d46f      	bmi.n	84db0 <_realloc_r+0x140>
   84cd0:	f854 3c08 	ldr.w	r3, [r4, #-8]
   84cd4:	ebc3 0a07 	rsb	sl, r3, r7
   84cd8:	f8da 3004 	ldr.w	r3, [sl, #4]
   84cdc:	f023 0303 	bic.w	r3, r3, #3
   84ce0:	442b      	add	r3, r5
   84ce2:	2800      	cmp	r0, #0
   84ce4:	d062      	beq.n	84dac <_realloc_r+0x13c>
   84ce6:	4570      	cmp	r0, lr
   84ce8:	f000 80e9 	beq.w	84ebe <_realloc_r+0x24e>
   84cec:	eb02 0e03 	add.w	lr, r2, r3
   84cf0:	458e      	cmp	lr, r1
   84cf2:	db5b      	blt.n	84dac <_realloc_r+0x13c>
   84cf4:	68c3      	ldr	r3, [r0, #12]
   84cf6:	6882      	ldr	r2, [r0, #8]
   84cf8:	46d0      	mov	r8, sl
   84cfa:	60d3      	str	r3, [r2, #12]
   84cfc:	609a      	str	r2, [r3, #8]
   84cfe:	f858 1f08 	ldr.w	r1, [r8, #8]!
   84d02:	f8da 300c 	ldr.w	r3, [sl, #12]
   84d06:	1f2a      	subs	r2, r5, #4
   84d08:	2a24      	cmp	r2, #36	; 0x24
   84d0a:	60cb      	str	r3, [r1, #12]
   84d0c:	6099      	str	r1, [r3, #8]
   84d0e:	f200 8123 	bhi.w	84f58 <_realloc_r+0x2e8>
   84d12:	2a13      	cmp	r2, #19
   84d14:	f240 80b0 	bls.w	84e78 <_realloc_r+0x208>
   84d18:	6823      	ldr	r3, [r4, #0]
   84d1a:	2a1b      	cmp	r2, #27
   84d1c:	f8ca 3008 	str.w	r3, [sl, #8]
   84d20:	6863      	ldr	r3, [r4, #4]
   84d22:	f8ca 300c 	str.w	r3, [sl, #12]
   84d26:	f200 812b 	bhi.w	84f80 <_realloc_r+0x310>
   84d2a:	3408      	adds	r4, #8
   84d2c:	f10a 0310 	add.w	r3, sl, #16
   84d30:	e0a3      	b.n	84e7a <_realloc_r+0x20a>
   84d32:	f026 0607 	bic.w	r6, r6, #7
   84d36:	2e00      	cmp	r6, #0
   84d38:	4631      	mov	r1, r6
   84d3a:	dab0      	bge.n	84c9e <_realloc_r+0x2e>
   84d3c:	230c      	movs	r3, #12
   84d3e:	2000      	movs	r0, #0
   84d40:	f8c9 3000 	str.w	r3, [r9]
   84d44:	b003      	add	sp, #12
   84d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d4a:	46a0      	mov	r8, r4
   84d4c:	1baa      	subs	r2, r5, r6
   84d4e:	2a0f      	cmp	r2, #15
   84d50:	f003 0301 	and.w	r3, r3, #1
   84d54:	d81a      	bhi.n	84d8c <_realloc_r+0x11c>
   84d56:	432b      	orrs	r3, r5
   84d58:	607b      	str	r3, [r7, #4]
   84d5a:	443d      	add	r5, r7
   84d5c:	686b      	ldr	r3, [r5, #4]
   84d5e:	f043 0301 	orr.w	r3, r3, #1
   84d62:	606b      	str	r3, [r5, #4]
   84d64:	4648      	mov	r0, r9
   84d66:	f7ff ff81 	bl	84c6c <__malloc_unlock>
   84d6a:	4640      	mov	r0, r8
   84d6c:	b003      	add	sp, #12
   84d6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84d72:	f022 0203 	bic.w	r2, r2, #3
   84d76:	eb02 0c05 	add.w	ip, r2, r5
   84d7a:	458c      	cmp	ip, r1
   84d7c:	dba6      	blt.n	84ccc <_realloc_r+0x5c>
   84d7e:	68c2      	ldr	r2, [r0, #12]
   84d80:	6881      	ldr	r1, [r0, #8]
   84d82:	46a0      	mov	r8, r4
   84d84:	60ca      	str	r2, [r1, #12]
   84d86:	4665      	mov	r5, ip
   84d88:	6091      	str	r1, [r2, #8]
   84d8a:	e7df      	b.n	84d4c <_realloc_r+0xdc>
   84d8c:	19b9      	adds	r1, r7, r6
   84d8e:	4333      	orrs	r3, r6
   84d90:	f042 0001 	orr.w	r0, r2, #1
   84d94:	607b      	str	r3, [r7, #4]
   84d96:	440a      	add	r2, r1
   84d98:	6048      	str	r0, [r1, #4]
   84d9a:	6853      	ldr	r3, [r2, #4]
   84d9c:	3108      	adds	r1, #8
   84d9e:	f043 0301 	orr.w	r3, r3, #1
   84da2:	6053      	str	r3, [r2, #4]
   84da4:	4648      	mov	r0, r9
   84da6:	f7ff f915 	bl	83fd4 <_free_r>
   84daa:	e7db      	b.n	84d64 <_realloc_r+0xf4>
   84dac:	428b      	cmp	r3, r1
   84dae:	da33      	bge.n	84e18 <_realloc_r+0x1a8>
   84db0:	4641      	mov	r1, r8
   84db2:	4648      	mov	r0, r9
   84db4:	f7ff fc0c 	bl	845d0 <_malloc_r>
   84db8:	4680      	mov	r8, r0
   84dba:	2800      	cmp	r0, #0
   84dbc:	d0d2      	beq.n	84d64 <_realloc_r+0xf4>
   84dbe:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84dc2:	f1a0 0108 	sub.w	r1, r0, #8
   84dc6:	f023 0201 	bic.w	r2, r3, #1
   84dca:	443a      	add	r2, r7
   84dcc:	4291      	cmp	r1, r2
   84dce:	f000 80bc 	beq.w	84f4a <_realloc_r+0x2da>
   84dd2:	1f2a      	subs	r2, r5, #4
   84dd4:	2a24      	cmp	r2, #36	; 0x24
   84dd6:	d86e      	bhi.n	84eb6 <_realloc_r+0x246>
   84dd8:	2a13      	cmp	r2, #19
   84dda:	d842      	bhi.n	84e62 <_realloc_r+0x1f2>
   84ddc:	4603      	mov	r3, r0
   84dde:	4622      	mov	r2, r4
   84de0:	6811      	ldr	r1, [r2, #0]
   84de2:	6019      	str	r1, [r3, #0]
   84de4:	6851      	ldr	r1, [r2, #4]
   84de6:	6059      	str	r1, [r3, #4]
   84de8:	6892      	ldr	r2, [r2, #8]
   84dea:	609a      	str	r2, [r3, #8]
   84dec:	4621      	mov	r1, r4
   84dee:	4648      	mov	r0, r9
   84df0:	f7ff f8f0 	bl	83fd4 <_free_r>
   84df4:	e7b6      	b.n	84d64 <_realloc_r+0xf4>
   84df6:	4611      	mov	r1, r2
   84df8:	b003      	add	sp, #12
   84dfa:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84dfe:	f7ff bbe7 	b.w	845d0 <_malloc_r>
   84e02:	f8de 2004 	ldr.w	r2, [lr, #4]
   84e06:	f106 0c10 	add.w	ip, r6, #16
   84e0a:	f022 0203 	bic.w	r2, r2, #3
   84e0e:	1950      	adds	r0, r2, r5
   84e10:	4560      	cmp	r0, ip
   84e12:	da3d      	bge.n	84e90 <_realloc_r+0x220>
   84e14:	4670      	mov	r0, lr
   84e16:	e759      	b.n	84ccc <_realloc_r+0x5c>
   84e18:	46d0      	mov	r8, sl
   84e1a:	f858 0f08 	ldr.w	r0, [r8, #8]!
   84e1e:	f8da 100c 	ldr.w	r1, [sl, #12]
   84e22:	1f2a      	subs	r2, r5, #4
   84e24:	2a24      	cmp	r2, #36	; 0x24
   84e26:	60c1      	str	r1, [r0, #12]
   84e28:	6088      	str	r0, [r1, #8]
   84e2a:	f200 80a0 	bhi.w	84f6e <_realloc_r+0x2fe>
   84e2e:	2a13      	cmp	r2, #19
   84e30:	f240 809b 	bls.w	84f6a <_realloc_r+0x2fa>
   84e34:	6821      	ldr	r1, [r4, #0]
   84e36:	2a1b      	cmp	r2, #27
   84e38:	f8ca 1008 	str.w	r1, [sl, #8]
   84e3c:	6861      	ldr	r1, [r4, #4]
   84e3e:	f8ca 100c 	str.w	r1, [sl, #12]
   84e42:	f200 80b2 	bhi.w	84faa <_realloc_r+0x33a>
   84e46:	3408      	adds	r4, #8
   84e48:	f10a 0210 	add.w	r2, sl, #16
   84e4c:	6821      	ldr	r1, [r4, #0]
   84e4e:	461d      	mov	r5, r3
   84e50:	6011      	str	r1, [r2, #0]
   84e52:	6861      	ldr	r1, [r4, #4]
   84e54:	4657      	mov	r7, sl
   84e56:	6051      	str	r1, [r2, #4]
   84e58:	68a3      	ldr	r3, [r4, #8]
   84e5a:	6093      	str	r3, [r2, #8]
   84e5c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84e60:	e774      	b.n	84d4c <_realloc_r+0xdc>
   84e62:	6823      	ldr	r3, [r4, #0]
   84e64:	2a1b      	cmp	r2, #27
   84e66:	6003      	str	r3, [r0, #0]
   84e68:	6863      	ldr	r3, [r4, #4]
   84e6a:	6043      	str	r3, [r0, #4]
   84e6c:	d862      	bhi.n	84f34 <_realloc_r+0x2c4>
   84e6e:	f100 0308 	add.w	r3, r0, #8
   84e72:	f104 0208 	add.w	r2, r4, #8
   84e76:	e7b3      	b.n	84de0 <_realloc_r+0x170>
   84e78:	4643      	mov	r3, r8
   84e7a:	6822      	ldr	r2, [r4, #0]
   84e7c:	4675      	mov	r5, lr
   84e7e:	601a      	str	r2, [r3, #0]
   84e80:	6862      	ldr	r2, [r4, #4]
   84e82:	4657      	mov	r7, sl
   84e84:	605a      	str	r2, [r3, #4]
   84e86:	68a2      	ldr	r2, [r4, #8]
   84e88:	609a      	str	r2, [r3, #8]
   84e8a:	f8da 3004 	ldr.w	r3, [sl, #4]
   84e8e:	e75d      	b.n	84d4c <_realloc_r+0xdc>
   84e90:	1b83      	subs	r3, r0, r6
   84e92:	4437      	add	r7, r6
   84e94:	f043 0301 	orr.w	r3, r3, #1
   84e98:	f8cb 7008 	str.w	r7, [fp, #8]
   84e9c:	607b      	str	r3, [r7, #4]
   84e9e:	f854 3c04 	ldr.w	r3, [r4, #-4]
   84ea2:	4648      	mov	r0, r9
   84ea4:	f003 0301 	and.w	r3, r3, #1
   84ea8:	431e      	orrs	r6, r3
   84eaa:	f844 6c04 	str.w	r6, [r4, #-4]
   84eae:	f7ff fedd 	bl	84c6c <__malloc_unlock>
   84eb2:	4620      	mov	r0, r4
   84eb4:	e75a      	b.n	84d6c <_realloc_r+0xfc>
   84eb6:	4621      	mov	r1, r4
   84eb8:	f7ff fe70 	bl	84b9c <memmove>
   84ebc:	e796      	b.n	84dec <_realloc_r+0x17c>
   84ebe:	eb02 0c03 	add.w	ip, r2, r3
   84ec2:	f106 0210 	add.w	r2, r6, #16
   84ec6:	4594      	cmp	ip, r2
   84ec8:	f6ff af70 	blt.w	84dac <_realloc_r+0x13c>
   84ecc:	4657      	mov	r7, sl
   84ece:	f857 1f08 	ldr.w	r1, [r7, #8]!
   84ed2:	f8da 300c 	ldr.w	r3, [sl, #12]
   84ed6:	1f2a      	subs	r2, r5, #4
   84ed8:	2a24      	cmp	r2, #36	; 0x24
   84eda:	60cb      	str	r3, [r1, #12]
   84edc:	6099      	str	r1, [r3, #8]
   84ede:	f200 8086 	bhi.w	84fee <_realloc_r+0x37e>
   84ee2:	2a13      	cmp	r2, #19
   84ee4:	d977      	bls.n	84fd6 <_realloc_r+0x366>
   84ee6:	6823      	ldr	r3, [r4, #0]
   84ee8:	2a1b      	cmp	r2, #27
   84eea:	f8ca 3008 	str.w	r3, [sl, #8]
   84eee:	6863      	ldr	r3, [r4, #4]
   84ef0:	f8ca 300c 	str.w	r3, [sl, #12]
   84ef4:	f200 8084 	bhi.w	85000 <_realloc_r+0x390>
   84ef8:	3408      	adds	r4, #8
   84efa:	f10a 0310 	add.w	r3, sl, #16
   84efe:	6822      	ldr	r2, [r4, #0]
   84f00:	601a      	str	r2, [r3, #0]
   84f02:	6862      	ldr	r2, [r4, #4]
   84f04:	605a      	str	r2, [r3, #4]
   84f06:	68a2      	ldr	r2, [r4, #8]
   84f08:	609a      	str	r2, [r3, #8]
   84f0a:	ebc6 020c 	rsb	r2, r6, ip
   84f0e:	eb0a 0306 	add.w	r3, sl, r6
   84f12:	f042 0201 	orr.w	r2, r2, #1
   84f16:	f8cb 3008 	str.w	r3, [fp, #8]
   84f1a:	605a      	str	r2, [r3, #4]
   84f1c:	f8da 3004 	ldr.w	r3, [sl, #4]
   84f20:	4648      	mov	r0, r9
   84f22:	f003 0301 	and.w	r3, r3, #1
   84f26:	431e      	orrs	r6, r3
   84f28:	f8ca 6004 	str.w	r6, [sl, #4]
   84f2c:	f7ff fe9e 	bl	84c6c <__malloc_unlock>
   84f30:	4638      	mov	r0, r7
   84f32:	e71b      	b.n	84d6c <_realloc_r+0xfc>
   84f34:	68a3      	ldr	r3, [r4, #8]
   84f36:	2a24      	cmp	r2, #36	; 0x24
   84f38:	6083      	str	r3, [r0, #8]
   84f3a:	68e3      	ldr	r3, [r4, #12]
   84f3c:	60c3      	str	r3, [r0, #12]
   84f3e:	d02b      	beq.n	84f98 <_realloc_r+0x328>
   84f40:	f100 0310 	add.w	r3, r0, #16
   84f44:	f104 0210 	add.w	r2, r4, #16
   84f48:	e74a      	b.n	84de0 <_realloc_r+0x170>
   84f4a:	f850 2c04 	ldr.w	r2, [r0, #-4]
   84f4e:	46a0      	mov	r8, r4
   84f50:	f022 0203 	bic.w	r2, r2, #3
   84f54:	4415      	add	r5, r2
   84f56:	e6f9      	b.n	84d4c <_realloc_r+0xdc>
   84f58:	4621      	mov	r1, r4
   84f5a:	4640      	mov	r0, r8
   84f5c:	4675      	mov	r5, lr
   84f5e:	4657      	mov	r7, sl
   84f60:	f7ff fe1c 	bl	84b9c <memmove>
   84f64:	f8da 3004 	ldr.w	r3, [sl, #4]
   84f68:	e6f0      	b.n	84d4c <_realloc_r+0xdc>
   84f6a:	4642      	mov	r2, r8
   84f6c:	e76e      	b.n	84e4c <_realloc_r+0x1dc>
   84f6e:	4621      	mov	r1, r4
   84f70:	4640      	mov	r0, r8
   84f72:	461d      	mov	r5, r3
   84f74:	4657      	mov	r7, sl
   84f76:	f7ff fe11 	bl	84b9c <memmove>
   84f7a:	f8da 3004 	ldr.w	r3, [sl, #4]
   84f7e:	e6e5      	b.n	84d4c <_realloc_r+0xdc>
   84f80:	68a3      	ldr	r3, [r4, #8]
   84f82:	2a24      	cmp	r2, #36	; 0x24
   84f84:	f8ca 3010 	str.w	r3, [sl, #16]
   84f88:	68e3      	ldr	r3, [r4, #12]
   84f8a:	f8ca 3014 	str.w	r3, [sl, #20]
   84f8e:	d018      	beq.n	84fc2 <_realloc_r+0x352>
   84f90:	3410      	adds	r4, #16
   84f92:	f10a 0318 	add.w	r3, sl, #24
   84f96:	e770      	b.n	84e7a <_realloc_r+0x20a>
   84f98:	6922      	ldr	r2, [r4, #16]
   84f9a:	f100 0318 	add.w	r3, r0, #24
   84f9e:	6102      	str	r2, [r0, #16]
   84fa0:	6961      	ldr	r1, [r4, #20]
   84fa2:	f104 0218 	add.w	r2, r4, #24
   84fa6:	6141      	str	r1, [r0, #20]
   84fa8:	e71a      	b.n	84de0 <_realloc_r+0x170>
   84faa:	68a1      	ldr	r1, [r4, #8]
   84fac:	2a24      	cmp	r2, #36	; 0x24
   84fae:	f8ca 1010 	str.w	r1, [sl, #16]
   84fb2:	68e1      	ldr	r1, [r4, #12]
   84fb4:	f8ca 1014 	str.w	r1, [sl, #20]
   84fb8:	d00f      	beq.n	84fda <_realloc_r+0x36a>
   84fba:	3410      	adds	r4, #16
   84fbc:	f10a 0218 	add.w	r2, sl, #24
   84fc0:	e744      	b.n	84e4c <_realloc_r+0x1dc>
   84fc2:	6922      	ldr	r2, [r4, #16]
   84fc4:	f10a 0320 	add.w	r3, sl, #32
   84fc8:	f8ca 2018 	str.w	r2, [sl, #24]
   84fcc:	6962      	ldr	r2, [r4, #20]
   84fce:	3418      	adds	r4, #24
   84fd0:	f8ca 201c 	str.w	r2, [sl, #28]
   84fd4:	e751      	b.n	84e7a <_realloc_r+0x20a>
   84fd6:	463b      	mov	r3, r7
   84fd8:	e791      	b.n	84efe <_realloc_r+0x28e>
   84fda:	6921      	ldr	r1, [r4, #16]
   84fdc:	f10a 0220 	add.w	r2, sl, #32
   84fe0:	f8ca 1018 	str.w	r1, [sl, #24]
   84fe4:	6961      	ldr	r1, [r4, #20]
   84fe6:	3418      	adds	r4, #24
   84fe8:	f8ca 101c 	str.w	r1, [sl, #28]
   84fec:	e72e      	b.n	84e4c <_realloc_r+0x1dc>
   84fee:	4621      	mov	r1, r4
   84ff0:	4638      	mov	r0, r7
   84ff2:	f8cd c004 	str.w	ip, [sp, #4]
   84ff6:	f7ff fdd1 	bl	84b9c <memmove>
   84ffa:	f8dd c004 	ldr.w	ip, [sp, #4]
   84ffe:	e784      	b.n	84f0a <_realloc_r+0x29a>
   85000:	68a3      	ldr	r3, [r4, #8]
   85002:	2a24      	cmp	r2, #36	; 0x24
   85004:	f8ca 3010 	str.w	r3, [sl, #16]
   85008:	68e3      	ldr	r3, [r4, #12]
   8500a:	f8ca 3014 	str.w	r3, [sl, #20]
   8500e:	d003      	beq.n	85018 <_realloc_r+0x3a8>
   85010:	3410      	adds	r4, #16
   85012:	f10a 0318 	add.w	r3, sl, #24
   85016:	e772      	b.n	84efe <_realloc_r+0x28e>
   85018:	6922      	ldr	r2, [r4, #16]
   8501a:	f10a 0320 	add.w	r3, sl, #32
   8501e:	f8ca 2018 	str.w	r2, [sl, #24]
   85022:	6962      	ldr	r2, [r4, #20]
   85024:	3418      	adds	r4, #24
   85026:	f8ca 201c 	str.w	r2, [sl, #28]
   8502a:	e768      	b.n	84efe <_realloc_r+0x28e>
   8502c:	20070590 	.word	0x20070590

00085030 <_sbrk_r>:
   85030:	b538      	push	{r3, r4, r5, lr}
   85032:	4c07      	ldr	r4, [pc, #28]	; (85050 <_sbrk_r+0x20>)
   85034:	2300      	movs	r3, #0
   85036:	4605      	mov	r5, r0
   85038:	4608      	mov	r0, r1
   8503a:	6023      	str	r3, [r4, #0]
   8503c:	f7fd fc12 	bl	82864 <_sbrk>
   85040:	1c43      	adds	r3, r0, #1
   85042:	d000      	beq.n	85046 <_sbrk_r+0x16>
   85044:	bd38      	pop	{r3, r4, r5, pc}
   85046:	6823      	ldr	r3, [r4, #0]
   85048:	2b00      	cmp	r3, #0
   8504a:	d0fb      	beq.n	85044 <_sbrk_r+0x14>
   8504c:	602b      	str	r3, [r5, #0]
   8504e:	bd38      	pop	{r3, r4, r5, pc}
   85050:	20078c88 	.word	0x20078c88

00085054 <__sread>:
   85054:	b510      	push	{r4, lr}
   85056:	460c      	mov	r4, r1
   85058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   8505c:	f000 f9c2 	bl	853e4 <_read_r>
   85060:	2800      	cmp	r0, #0
   85062:	db03      	blt.n	8506c <__sread+0x18>
   85064:	6d23      	ldr	r3, [r4, #80]	; 0x50
   85066:	4403      	add	r3, r0
   85068:	6523      	str	r3, [r4, #80]	; 0x50
   8506a:	bd10      	pop	{r4, pc}
   8506c:	89a3      	ldrh	r3, [r4, #12]
   8506e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   85072:	81a3      	strh	r3, [r4, #12]
   85074:	bd10      	pop	{r4, pc}
   85076:	bf00      	nop

00085078 <__swrite>:
   85078:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   8507c:	460c      	mov	r4, r1
   8507e:	8989      	ldrh	r1, [r1, #12]
   85080:	461d      	mov	r5, r3
   85082:	05cb      	lsls	r3, r1, #23
   85084:	4616      	mov	r6, r2
   85086:	4607      	mov	r7, r0
   85088:	d506      	bpl.n	85098 <__swrite+0x20>
   8508a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8508e:	2200      	movs	r2, #0
   85090:	2302      	movs	r3, #2
   85092:	f000 f993 	bl	853bc <_lseek_r>
   85096:	89a1      	ldrh	r1, [r4, #12]
   85098:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8509c:	81a1      	strh	r1, [r4, #12]
   8509e:	4638      	mov	r0, r7
   850a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   850a4:	4632      	mov	r2, r6
   850a6:	462b      	mov	r3, r5
   850a8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   850ac:	f000 b89e 	b.w	851ec <_write_r>

000850b0 <__sseek>:
   850b0:	b510      	push	{r4, lr}
   850b2:	460c      	mov	r4, r1
   850b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   850b8:	f000 f980 	bl	853bc <_lseek_r>
   850bc:	89a3      	ldrh	r3, [r4, #12]
   850be:	1c42      	adds	r2, r0, #1
   850c0:	bf0e      	itee	eq
   850c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   850c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   850ca:	6520      	strne	r0, [r4, #80]	; 0x50
   850cc:	81a3      	strh	r3, [r4, #12]
   850ce:	bd10      	pop	{r4, pc}

000850d0 <__sclose>:
   850d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   850d4:	f000 b8f2 	b.w	852bc <_close_r>

000850d8 <__swbuf_r>:
   850d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   850da:	460d      	mov	r5, r1
   850dc:	4614      	mov	r4, r2
   850de:	4607      	mov	r7, r0
   850e0:	b110      	cbz	r0, 850e8 <__swbuf_r+0x10>
   850e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
   850e4:	2b00      	cmp	r3, #0
   850e6:	d048      	beq.n	8517a <__swbuf_r+0xa2>
   850e8:	89a2      	ldrh	r2, [r4, #12]
   850ea:	69a0      	ldr	r0, [r4, #24]
   850ec:	b293      	uxth	r3, r2
   850ee:	60a0      	str	r0, [r4, #8]
   850f0:	0718      	lsls	r0, r3, #28
   850f2:	d538      	bpl.n	85166 <__swbuf_r+0x8e>
   850f4:	6926      	ldr	r6, [r4, #16]
   850f6:	2e00      	cmp	r6, #0
   850f8:	d035      	beq.n	85166 <__swbuf_r+0x8e>
   850fa:	0499      	lsls	r1, r3, #18
   850fc:	b2ed      	uxtb	r5, r5
   850fe:	d515      	bpl.n	8512c <__swbuf_r+0x54>
   85100:	6823      	ldr	r3, [r4, #0]
   85102:	6962      	ldr	r2, [r4, #20]
   85104:	1b9e      	subs	r6, r3, r6
   85106:	4296      	cmp	r6, r2
   85108:	da1c      	bge.n	85144 <__swbuf_r+0x6c>
   8510a:	3601      	adds	r6, #1
   8510c:	68a2      	ldr	r2, [r4, #8]
   8510e:	1c59      	adds	r1, r3, #1
   85110:	3a01      	subs	r2, #1
   85112:	60a2      	str	r2, [r4, #8]
   85114:	6021      	str	r1, [r4, #0]
   85116:	701d      	strb	r5, [r3, #0]
   85118:	6963      	ldr	r3, [r4, #20]
   8511a:	42b3      	cmp	r3, r6
   8511c:	d01a      	beq.n	85154 <__swbuf_r+0x7c>
   8511e:	89a3      	ldrh	r3, [r4, #12]
   85120:	07db      	lsls	r3, r3, #31
   85122:	d501      	bpl.n	85128 <__swbuf_r+0x50>
   85124:	2d0a      	cmp	r5, #10
   85126:	d015      	beq.n	85154 <__swbuf_r+0x7c>
   85128:	4628      	mov	r0, r5
   8512a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8512c:	6e63      	ldr	r3, [r4, #100]	; 0x64
   8512e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   85132:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   85136:	6663      	str	r3, [r4, #100]	; 0x64
   85138:	6823      	ldr	r3, [r4, #0]
   8513a:	81a2      	strh	r2, [r4, #12]
   8513c:	6962      	ldr	r2, [r4, #20]
   8513e:	1b9e      	subs	r6, r3, r6
   85140:	4296      	cmp	r6, r2
   85142:	dbe2      	blt.n	8510a <__swbuf_r+0x32>
   85144:	4638      	mov	r0, r7
   85146:	4621      	mov	r1, r4
   85148:	f7fe fde4 	bl	83d14 <_fflush_r>
   8514c:	b940      	cbnz	r0, 85160 <__swbuf_r+0x88>
   8514e:	6823      	ldr	r3, [r4, #0]
   85150:	2601      	movs	r6, #1
   85152:	e7db      	b.n	8510c <__swbuf_r+0x34>
   85154:	4638      	mov	r0, r7
   85156:	4621      	mov	r1, r4
   85158:	f7fe fddc 	bl	83d14 <_fflush_r>
   8515c:	2800      	cmp	r0, #0
   8515e:	d0e3      	beq.n	85128 <__swbuf_r+0x50>
   85160:	f04f 30ff 	mov.w	r0, #4294967295
   85164:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85166:	4638      	mov	r0, r7
   85168:	4621      	mov	r1, r4
   8516a:	f7fe fcbd 	bl	83ae8 <__swsetup_r>
   8516e:	2800      	cmp	r0, #0
   85170:	d1f6      	bne.n	85160 <__swbuf_r+0x88>
   85172:	89a2      	ldrh	r2, [r4, #12]
   85174:	6926      	ldr	r6, [r4, #16]
   85176:	b293      	uxth	r3, r2
   85178:	e7bf      	b.n	850fa <__swbuf_r+0x22>
   8517a:	f7fe fde7 	bl	83d4c <__sinit>
   8517e:	e7b3      	b.n	850e8 <__swbuf_r+0x10>

00085180 <_wcrtomb_r>:
   85180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85184:	461e      	mov	r6, r3
   85186:	b086      	sub	sp, #24
   85188:	460c      	mov	r4, r1
   8518a:	4605      	mov	r5, r0
   8518c:	4617      	mov	r7, r2
   8518e:	4b0f      	ldr	r3, [pc, #60]	; (851cc <_wcrtomb_r+0x4c>)
   85190:	b191      	cbz	r1, 851b8 <_wcrtomb_r+0x38>
   85192:	f8d3 8000 	ldr.w	r8, [r3]
   85196:	f7ff f999 	bl	844cc <__locale_charset>
   8519a:	9600      	str	r6, [sp, #0]
   8519c:	4603      	mov	r3, r0
   8519e:	4621      	mov	r1, r4
   851a0:	463a      	mov	r2, r7
   851a2:	4628      	mov	r0, r5
   851a4:	47c0      	blx	r8
   851a6:	1c43      	adds	r3, r0, #1
   851a8:	d103      	bne.n	851b2 <_wcrtomb_r+0x32>
   851aa:	2200      	movs	r2, #0
   851ac:	238a      	movs	r3, #138	; 0x8a
   851ae:	6032      	str	r2, [r6, #0]
   851b0:	602b      	str	r3, [r5, #0]
   851b2:	b006      	add	sp, #24
   851b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   851b8:	681f      	ldr	r7, [r3, #0]
   851ba:	f7ff f987 	bl	844cc <__locale_charset>
   851be:	9600      	str	r6, [sp, #0]
   851c0:	4603      	mov	r3, r0
   851c2:	4622      	mov	r2, r4
   851c4:	4628      	mov	r0, r5
   851c6:	a903      	add	r1, sp, #12
   851c8:	47b8      	blx	r7
   851ca:	e7ec      	b.n	851a6 <_wcrtomb_r+0x26>
   851cc:	200709a0 	.word	0x200709a0

000851d0 <__ascii_wctomb>:
   851d0:	b121      	cbz	r1, 851dc <__ascii_wctomb+0xc>
   851d2:	2aff      	cmp	r2, #255	; 0xff
   851d4:	d804      	bhi.n	851e0 <__ascii_wctomb+0x10>
   851d6:	700a      	strb	r2, [r1, #0]
   851d8:	2001      	movs	r0, #1
   851da:	4770      	bx	lr
   851dc:	4608      	mov	r0, r1
   851de:	4770      	bx	lr
   851e0:	238a      	movs	r3, #138	; 0x8a
   851e2:	6003      	str	r3, [r0, #0]
   851e4:	f04f 30ff 	mov.w	r0, #4294967295
   851e8:	4770      	bx	lr
   851ea:	bf00      	nop

000851ec <_write_r>:
   851ec:	b570      	push	{r4, r5, r6, lr}
   851ee:	4c08      	ldr	r4, [pc, #32]	; (85210 <_write_r+0x24>)
   851f0:	4606      	mov	r6, r0
   851f2:	2500      	movs	r5, #0
   851f4:	4608      	mov	r0, r1
   851f6:	4611      	mov	r1, r2
   851f8:	461a      	mov	r2, r3
   851fa:	6025      	str	r5, [r4, #0]
   851fc:	f7fb fc04 	bl	80a08 <_write>
   85200:	1c43      	adds	r3, r0, #1
   85202:	d000      	beq.n	85206 <_write_r+0x1a>
   85204:	bd70      	pop	{r4, r5, r6, pc}
   85206:	6823      	ldr	r3, [r4, #0]
   85208:	2b00      	cmp	r3, #0
   8520a:	d0fb      	beq.n	85204 <_write_r+0x18>
   8520c:	6033      	str	r3, [r6, #0]
   8520e:	bd70      	pop	{r4, r5, r6, pc}
   85210:	20078c88 	.word	0x20078c88

00085214 <__register_exitproc>:
   85214:	b5f0      	push	{r4, r5, r6, r7, lr}
   85216:	4c27      	ldr	r4, [pc, #156]	; (852b4 <__register_exitproc+0xa0>)
   85218:	b085      	sub	sp, #20
   8521a:	6826      	ldr	r6, [r4, #0]
   8521c:	4607      	mov	r7, r0
   8521e:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   85222:	2c00      	cmp	r4, #0
   85224:	d040      	beq.n	852a8 <__register_exitproc+0x94>
   85226:	6865      	ldr	r5, [r4, #4]
   85228:	2d1f      	cmp	r5, #31
   8522a:	dd1e      	ble.n	8526a <__register_exitproc+0x56>
   8522c:	4822      	ldr	r0, [pc, #136]	; (852b8 <__register_exitproc+0xa4>)
   8522e:	b918      	cbnz	r0, 85238 <__register_exitproc+0x24>
   85230:	f04f 30ff 	mov.w	r0, #4294967295
   85234:	b005      	add	sp, #20
   85236:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85238:	f44f 70c8 	mov.w	r0, #400	; 0x190
   8523c:	9103      	str	r1, [sp, #12]
   8523e:	9202      	str	r2, [sp, #8]
   85240:	9301      	str	r3, [sp, #4]
   85242:	f7ff f9bd 	bl	845c0 <malloc>
   85246:	9903      	ldr	r1, [sp, #12]
   85248:	4604      	mov	r4, r0
   8524a:	9a02      	ldr	r2, [sp, #8]
   8524c:	9b01      	ldr	r3, [sp, #4]
   8524e:	2800      	cmp	r0, #0
   85250:	d0ee      	beq.n	85230 <__register_exitproc+0x1c>
   85252:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   85256:	2000      	movs	r0, #0
   85258:	6025      	str	r5, [r4, #0]
   8525a:	6060      	str	r0, [r4, #4]
   8525c:	4605      	mov	r5, r0
   8525e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   85262:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   85266:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   8526a:	b93f      	cbnz	r7, 8527c <__register_exitproc+0x68>
   8526c:	1c6b      	adds	r3, r5, #1
   8526e:	2000      	movs	r0, #0
   85270:	3502      	adds	r5, #2
   85272:	6063      	str	r3, [r4, #4]
   85274:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   85278:	b005      	add	sp, #20
   8527a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   8527c:	2601      	movs	r6, #1
   8527e:	40ae      	lsls	r6, r5
   85280:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   85284:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   85288:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   8528c:	2f02      	cmp	r7, #2
   8528e:	ea42 0206 	orr.w	r2, r2, r6
   85292:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   85296:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   8529a:	d1e7      	bne.n	8526c <__register_exitproc+0x58>
   8529c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   852a0:	431e      	orrs	r6, r3
   852a2:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   852a6:	e7e1      	b.n	8526c <__register_exitproc+0x58>
   852a8:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   852ac:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   852b0:	e7b9      	b.n	85226 <__register_exitproc+0x12>
   852b2:	bf00      	nop
   852b4:	00085b00 	.word	0x00085b00
   852b8:	000845c1 	.word	0x000845c1

000852bc <_close_r>:
   852bc:	b538      	push	{r3, r4, r5, lr}
   852be:	4c07      	ldr	r4, [pc, #28]	; (852dc <_close_r+0x20>)
   852c0:	2300      	movs	r3, #0
   852c2:	4605      	mov	r5, r0
   852c4:	4608      	mov	r0, r1
   852c6:	6023      	str	r3, [r4, #0]
   852c8:	f7fd fae6 	bl	82898 <_close>
   852cc:	1c43      	adds	r3, r0, #1
   852ce:	d000      	beq.n	852d2 <_close_r+0x16>
   852d0:	bd38      	pop	{r3, r4, r5, pc}
   852d2:	6823      	ldr	r3, [r4, #0]
   852d4:	2b00      	cmp	r3, #0
   852d6:	d0fb      	beq.n	852d0 <_close_r+0x14>
   852d8:	602b      	str	r3, [r5, #0]
   852da:	bd38      	pop	{r3, r4, r5, pc}
   852dc:	20078c88 	.word	0x20078c88

000852e0 <_fclose_r>:
   852e0:	b570      	push	{r4, r5, r6, lr}
   852e2:	460c      	mov	r4, r1
   852e4:	4605      	mov	r5, r0
   852e6:	b131      	cbz	r1, 852f6 <_fclose_r+0x16>
   852e8:	b110      	cbz	r0, 852f0 <_fclose_r+0x10>
   852ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
   852ec:	2b00      	cmp	r3, #0
   852ee:	d02f      	beq.n	85350 <_fclose_r+0x70>
   852f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   852f4:	b90b      	cbnz	r3, 852fa <_fclose_r+0x1a>
   852f6:	2000      	movs	r0, #0
   852f8:	bd70      	pop	{r4, r5, r6, pc}
   852fa:	4628      	mov	r0, r5
   852fc:	4621      	mov	r1, r4
   852fe:	f7fe fd09 	bl	83d14 <_fflush_r>
   85302:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   85304:	4606      	mov	r6, r0
   85306:	b133      	cbz	r3, 85316 <_fclose_r+0x36>
   85308:	4628      	mov	r0, r5
   8530a:	69e1      	ldr	r1, [r4, #28]
   8530c:	4798      	blx	r3
   8530e:	2800      	cmp	r0, #0
   85310:	bfb8      	it	lt
   85312:	f04f 36ff 	movlt.w	r6, #4294967295
   85316:	89a3      	ldrh	r3, [r4, #12]
   85318:	061b      	lsls	r3, r3, #24
   8531a:	d41c      	bmi.n	85356 <_fclose_r+0x76>
   8531c:	6b21      	ldr	r1, [r4, #48]	; 0x30
   8531e:	b141      	cbz	r1, 85332 <_fclose_r+0x52>
   85320:	f104 0340 	add.w	r3, r4, #64	; 0x40
   85324:	4299      	cmp	r1, r3
   85326:	d002      	beq.n	8532e <_fclose_r+0x4e>
   85328:	4628      	mov	r0, r5
   8532a:	f7fe fe53 	bl	83fd4 <_free_r>
   8532e:	2300      	movs	r3, #0
   85330:	6323      	str	r3, [r4, #48]	; 0x30
   85332:	6c61      	ldr	r1, [r4, #68]	; 0x44
   85334:	b121      	cbz	r1, 85340 <_fclose_r+0x60>
   85336:	4628      	mov	r0, r5
   85338:	f7fe fe4c 	bl	83fd4 <_free_r>
   8533c:	2300      	movs	r3, #0
   8533e:	6463      	str	r3, [r4, #68]	; 0x44
   85340:	f7fe fd7e 	bl	83e40 <__sfp_lock_acquire>
   85344:	2300      	movs	r3, #0
   85346:	81a3      	strh	r3, [r4, #12]
   85348:	f7fe fd7c 	bl	83e44 <__sfp_lock_release>
   8534c:	4630      	mov	r0, r6
   8534e:	bd70      	pop	{r4, r5, r6, pc}
   85350:	f7fe fcfc 	bl	83d4c <__sinit>
   85354:	e7cc      	b.n	852f0 <_fclose_r+0x10>
   85356:	4628      	mov	r0, r5
   85358:	6921      	ldr	r1, [r4, #16]
   8535a:	f7fe fe3b 	bl	83fd4 <_free_r>
   8535e:	e7dd      	b.n	8531c <_fclose_r+0x3c>

00085360 <fclose>:
   85360:	4b02      	ldr	r3, [pc, #8]	; (8536c <fclose+0xc>)
   85362:	4601      	mov	r1, r0
   85364:	6818      	ldr	r0, [r3, #0]
   85366:	f7ff bfbb 	b.w	852e0 <_fclose_r>
   8536a:	bf00      	nop
   8536c:	20070568 	.word	0x20070568

00085370 <_fstat_r>:
   85370:	b538      	push	{r3, r4, r5, lr}
   85372:	4c08      	ldr	r4, [pc, #32]	; (85394 <_fstat_r+0x24>)
   85374:	2300      	movs	r3, #0
   85376:	4605      	mov	r5, r0
   85378:	4608      	mov	r0, r1
   8537a:	4611      	mov	r1, r2
   8537c:	6023      	str	r3, [r4, #0]
   8537e:	f7fd fa8f 	bl	828a0 <_fstat>
   85382:	1c43      	adds	r3, r0, #1
   85384:	d000      	beq.n	85388 <_fstat_r+0x18>
   85386:	bd38      	pop	{r3, r4, r5, pc}
   85388:	6823      	ldr	r3, [r4, #0]
   8538a:	2b00      	cmp	r3, #0
   8538c:	d0fb      	beq.n	85386 <_fstat_r+0x16>
   8538e:	602b      	str	r3, [r5, #0]
   85390:	bd38      	pop	{r3, r4, r5, pc}
   85392:	bf00      	nop
   85394:	20078c88 	.word	0x20078c88

00085398 <_isatty_r>:
   85398:	b538      	push	{r3, r4, r5, lr}
   8539a:	4c07      	ldr	r4, [pc, #28]	; (853b8 <_isatty_r+0x20>)
   8539c:	2300      	movs	r3, #0
   8539e:	4605      	mov	r5, r0
   853a0:	4608      	mov	r0, r1
   853a2:	6023      	str	r3, [r4, #0]
   853a4:	f7fd fa82 	bl	828ac <_isatty>
   853a8:	1c43      	adds	r3, r0, #1
   853aa:	d000      	beq.n	853ae <_isatty_r+0x16>
   853ac:	bd38      	pop	{r3, r4, r5, pc}
   853ae:	6823      	ldr	r3, [r4, #0]
   853b0:	2b00      	cmp	r3, #0
   853b2:	d0fb      	beq.n	853ac <_isatty_r+0x14>
   853b4:	602b      	str	r3, [r5, #0]
   853b6:	bd38      	pop	{r3, r4, r5, pc}
   853b8:	20078c88 	.word	0x20078c88

000853bc <_lseek_r>:
   853bc:	b570      	push	{r4, r5, r6, lr}
   853be:	4c08      	ldr	r4, [pc, #32]	; (853e0 <_lseek_r+0x24>)
   853c0:	4606      	mov	r6, r0
   853c2:	2500      	movs	r5, #0
   853c4:	4608      	mov	r0, r1
   853c6:	4611      	mov	r1, r2
   853c8:	461a      	mov	r2, r3
   853ca:	6025      	str	r5, [r4, #0]
   853cc:	f7fd fa70 	bl	828b0 <_lseek>
   853d0:	1c43      	adds	r3, r0, #1
   853d2:	d000      	beq.n	853d6 <_lseek_r+0x1a>
   853d4:	bd70      	pop	{r4, r5, r6, pc}
   853d6:	6823      	ldr	r3, [r4, #0]
   853d8:	2b00      	cmp	r3, #0
   853da:	d0fb      	beq.n	853d4 <_lseek_r+0x18>
   853dc:	6033      	str	r3, [r6, #0]
   853de:	bd70      	pop	{r4, r5, r6, pc}
   853e0:	20078c88 	.word	0x20078c88

000853e4 <_read_r>:
   853e4:	b570      	push	{r4, r5, r6, lr}
   853e6:	4c08      	ldr	r4, [pc, #32]	; (85408 <_read_r+0x24>)
   853e8:	4606      	mov	r6, r0
   853ea:	2500      	movs	r5, #0
   853ec:	4608      	mov	r0, r1
   853ee:	4611      	mov	r1, r2
   853f0:	461a      	mov	r2, r3
   853f2:	6025      	str	r5, [r4, #0]
   853f4:	f7fa ffb0 	bl	80358 <_read>
   853f8:	1c43      	adds	r3, r0, #1
   853fa:	d000      	beq.n	853fe <_read_r+0x1a>
   853fc:	bd70      	pop	{r4, r5, r6, pc}
   853fe:	6823      	ldr	r3, [r4, #0]
   85400:	2b00      	cmp	r3, #0
   85402:	d0fb      	beq.n	853fc <_read_r+0x18>
   85404:	6033      	str	r3, [r6, #0]
   85406:	bd70      	pop	{r4, r5, r6, pc}
   85408:	20078c88 	.word	0x20078c88

0008540c <__aeabi_uldivmod>:
   8540c:	b94b      	cbnz	r3, 85422 <__aeabi_uldivmod+0x16>
   8540e:	b942      	cbnz	r2, 85422 <__aeabi_uldivmod+0x16>
   85410:	2900      	cmp	r1, #0
   85412:	bf08      	it	eq
   85414:	2800      	cmpeq	r0, #0
   85416:	d002      	beq.n	8541e <__aeabi_uldivmod+0x12>
   85418:	f04f 31ff 	mov.w	r1, #4294967295
   8541c:	4608      	mov	r0, r1
   8541e:	f000 b83b 	b.w	85498 <__aeabi_idiv0>
   85422:	b082      	sub	sp, #8
   85424:	46ec      	mov	ip, sp
   85426:	e92d 5000 	stmdb	sp!, {ip, lr}
   8542a:	f000 f81d 	bl	85468 <__gnu_uldivmod_helper>
   8542e:	f8dd e004 	ldr.w	lr, [sp, #4]
   85432:	b002      	add	sp, #8
   85434:	bc0c      	pop	{r2, r3}
   85436:	4770      	bx	lr

00085438 <__gnu_ldivmod_helper>:
   85438:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8543c:	9e08      	ldr	r6, [sp, #32]
   8543e:	4614      	mov	r4, r2
   85440:	461d      	mov	r5, r3
   85442:	4680      	mov	r8, r0
   85444:	4689      	mov	r9, r1
   85446:	f000 f829 	bl	8549c <__divdi3>
   8544a:	fb04 f301 	mul.w	r3, r4, r1
   8544e:	fba4 ab00 	umull	sl, fp, r4, r0
   85452:	fb00 3205 	mla	r2, r0, r5, r3
   85456:	4493      	add	fp, r2
   85458:	ebb8 080a 	subs.w	r8, r8, sl
   8545c:	eb69 090b 	sbc.w	r9, r9, fp
   85460:	e9c6 8900 	strd	r8, r9, [r6]
   85464:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085468 <__gnu_uldivmod_helper>:
   85468:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
   8546c:	9e08      	ldr	r6, [sp, #32]
   8546e:	4614      	mov	r4, r2
   85470:	461d      	mov	r5, r3
   85472:	4680      	mov	r8, r0
   85474:	4689      	mov	r9, r1
   85476:	f000 f961 	bl	8573c <__udivdi3>
   8547a:	fb00 f505 	mul.w	r5, r0, r5
   8547e:	fba0 ab04 	umull	sl, fp, r0, r4
   85482:	fb04 5401 	mla	r4, r4, r1, r5
   85486:	44a3      	add	fp, r4
   85488:	ebb8 080a 	subs.w	r8, r8, sl
   8548c:	eb69 090b 	sbc.w	r9, r9, fp
   85490:	e9c6 8900 	strd	r8, r9, [r6]
   85494:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00085498 <__aeabi_idiv0>:
   85498:	4770      	bx	lr
   8549a:	bf00      	nop

0008549c <__divdi3>:
   8549c:	2900      	cmp	r1, #0
   8549e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   854a2:	f2c0 80a1 	blt.w	855e8 <__divdi3+0x14c>
   854a6:	2400      	movs	r4, #0
   854a8:	2b00      	cmp	r3, #0
   854aa:	f2c0 8098 	blt.w	855de <__divdi3+0x142>
   854ae:	4615      	mov	r5, r2
   854b0:	4606      	mov	r6, r0
   854b2:	460f      	mov	r7, r1
   854b4:	2b00      	cmp	r3, #0
   854b6:	d13f      	bne.n	85538 <__divdi3+0x9c>
   854b8:	428a      	cmp	r2, r1
   854ba:	d958      	bls.n	8556e <__divdi3+0xd2>
   854bc:	fab2 f382 	clz	r3, r2
   854c0:	b14b      	cbz	r3, 854d6 <__divdi3+0x3a>
   854c2:	f1c3 0220 	rsb	r2, r3, #32
   854c6:	fa01 f703 	lsl.w	r7, r1, r3
   854ca:	fa20 f202 	lsr.w	r2, r0, r2
   854ce:	409d      	lsls	r5, r3
   854d0:	fa00 f603 	lsl.w	r6, r0, r3
   854d4:	4317      	orrs	r7, r2
   854d6:	0c29      	lsrs	r1, r5, #16
   854d8:	fbb7 f2f1 	udiv	r2, r7, r1
   854dc:	fb01 7712 	mls	r7, r1, r2, r7
   854e0:	b2a8      	uxth	r0, r5
   854e2:	fb00 f302 	mul.w	r3, r0, r2
   854e6:	ea4f 4c16 	mov.w	ip, r6, lsr #16
   854ea:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
   854ee:	42bb      	cmp	r3, r7
   854f0:	d909      	bls.n	85506 <__divdi3+0x6a>
   854f2:	197f      	adds	r7, r7, r5
   854f4:	f102 3cff 	add.w	ip, r2, #4294967295
   854f8:	f080 8105 	bcs.w	85706 <__divdi3+0x26a>
   854fc:	42bb      	cmp	r3, r7
   854fe:	f240 8102 	bls.w	85706 <__divdi3+0x26a>
   85502:	3a02      	subs	r2, #2
   85504:	442f      	add	r7, r5
   85506:	1aff      	subs	r7, r7, r3
   85508:	fbb7 f3f1 	udiv	r3, r7, r1
   8550c:	fb01 7113 	mls	r1, r1, r3, r7
   85510:	fb00 f003 	mul.w	r0, r0, r3
   85514:	b2b6      	uxth	r6, r6
   85516:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
   8551a:	4288      	cmp	r0, r1
   8551c:	d908      	bls.n	85530 <__divdi3+0x94>
   8551e:	1949      	adds	r1, r1, r5
   85520:	f103 37ff 	add.w	r7, r3, #4294967295
   85524:	f080 80f1 	bcs.w	8570a <__divdi3+0x26e>
   85528:	4288      	cmp	r0, r1
   8552a:	f240 80ee 	bls.w	8570a <__divdi3+0x26e>
   8552e:	3b02      	subs	r3, #2
   85530:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   85534:	2300      	movs	r3, #0
   85536:	e003      	b.n	85540 <__divdi3+0xa4>
   85538:	428b      	cmp	r3, r1
   8553a:	d90a      	bls.n	85552 <__divdi3+0xb6>
   8553c:	2300      	movs	r3, #0
   8553e:	461a      	mov	r2, r3
   85540:	4610      	mov	r0, r2
   85542:	4619      	mov	r1, r3
   85544:	b114      	cbz	r4, 8554c <__divdi3+0xb0>
   85546:	4240      	negs	r0, r0
   85548:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   8554c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85550:	4770      	bx	lr
   85552:	fab3 f883 	clz	r8, r3
   85556:	f1b8 0f00 	cmp.w	r8, #0
   8555a:	f040 8088 	bne.w	8566e <__divdi3+0x1d2>
   8555e:	428b      	cmp	r3, r1
   85560:	d302      	bcc.n	85568 <__divdi3+0xcc>
   85562:	4282      	cmp	r2, r0
   85564:	f200 80e2 	bhi.w	8572c <__divdi3+0x290>
   85568:	2300      	movs	r3, #0
   8556a:	2201      	movs	r2, #1
   8556c:	e7e8      	b.n	85540 <__divdi3+0xa4>
   8556e:	b912      	cbnz	r2, 85576 <__divdi3+0xda>
   85570:	2301      	movs	r3, #1
   85572:	fbb3 f5f2 	udiv	r5, r3, r2
   85576:	fab5 f285 	clz	r2, r5
   8557a:	2a00      	cmp	r2, #0
   8557c:	d13a      	bne.n	855f4 <__divdi3+0x158>
   8557e:	1b7f      	subs	r7, r7, r5
   85580:	0c28      	lsrs	r0, r5, #16
   85582:	fa1f fc85 	uxth.w	ip, r5
   85586:	2301      	movs	r3, #1
   85588:	fbb7 f1f0 	udiv	r1, r7, r0
   8558c:	fb00 7711 	mls	r7, r0, r1, r7
   85590:	fb0c f201 	mul.w	r2, ip, r1
   85594:	ea4f 4816 	mov.w	r8, r6, lsr #16
   85598:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   8559c:	42ba      	cmp	r2, r7
   8559e:	d907      	bls.n	855b0 <__divdi3+0x114>
   855a0:	197f      	adds	r7, r7, r5
   855a2:	f101 38ff 	add.w	r8, r1, #4294967295
   855a6:	d202      	bcs.n	855ae <__divdi3+0x112>
   855a8:	42ba      	cmp	r2, r7
   855aa:	f200 80c4 	bhi.w	85736 <__divdi3+0x29a>
   855ae:	4641      	mov	r1, r8
   855b0:	1abf      	subs	r7, r7, r2
   855b2:	fbb7 f2f0 	udiv	r2, r7, r0
   855b6:	fb00 7012 	mls	r0, r0, r2, r7
   855ba:	fb0c fc02 	mul.w	ip, ip, r2
   855be:	b2b6      	uxth	r6, r6
   855c0:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
   855c4:	4584      	cmp	ip, r0
   855c6:	d907      	bls.n	855d8 <__divdi3+0x13c>
   855c8:	1940      	adds	r0, r0, r5
   855ca:	f102 37ff 	add.w	r7, r2, #4294967295
   855ce:	d202      	bcs.n	855d6 <__divdi3+0x13a>
   855d0:	4584      	cmp	ip, r0
   855d2:	f200 80ae 	bhi.w	85732 <__divdi3+0x296>
   855d6:	463a      	mov	r2, r7
   855d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   855dc:	e7b0      	b.n	85540 <__divdi3+0xa4>
   855de:	43e4      	mvns	r4, r4
   855e0:	4252      	negs	r2, r2
   855e2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   855e6:	e762      	b.n	854ae <__divdi3+0x12>
   855e8:	4240      	negs	r0, r0
   855ea:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   855ee:	f04f 34ff 	mov.w	r4, #4294967295
   855f2:	e759      	b.n	854a8 <__divdi3+0xc>
   855f4:	4095      	lsls	r5, r2
   855f6:	f1c2 0920 	rsb	r9, r2, #32
   855fa:	fa27 f109 	lsr.w	r1, r7, r9
   855fe:	fa26 f909 	lsr.w	r9, r6, r9
   85602:	4097      	lsls	r7, r2
   85604:	0c28      	lsrs	r0, r5, #16
   85606:	fbb1 f8f0 	udiv	r8, r1, r0
   8560a:	fb00 1118 	mls	r1, r0, r8, r1
   8560e:	fa1f fc85 	uxth.w	ip, r5
   85612:	fb0c f308 	mul.w	r3, ip, r8
   85616:	ea49 0907 	orr.w	r9, r9, r7
   8561a:	ea4f 4719 	mov.w	r7, r9, lsr #16
   8561e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
   85622:	428b      	cmp	r3, r1
   85624:	fa06 f602 	lsl.w	r6, r6, r2
   85628:	d908      	bls.n	8563c <__divdi3+0x1a0>
   8562a:	1949      	adds	r1, r1, r5
   8562c:	f108 32ff 	add.w	r2, r8, #4294967295
   85630:	d27a      	bcs.n	85728 <__divdi3+0x28c>
   85632:	428b      	cmp	r3, r1
   85634:	d978      	bls.n	85728 <__divdi3+0x28c>
   85636:	f1a8 0802 	sub.w	r8, r8, #2
   8563a:	4429      	add	r1, r5
   8563c:	1ac9      	subs	r1, r1, r3
   8563e:	fbb1 f3f0 	udiv	r3, r1, r0
   85642:	fb00 1713 	mls	r7, r0, r3, r1
   85646:	fb0c f203 	mul.w	r2, ip, r3
   8564a:	fa1f f989 	uxth.w	r9, r9
   8564e:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
   85652:	42ba      	cmp	r2, r7
   85654:	d907      	bls.n	85666 <__divdi3+0x1ca>
   85656:	197f      	adds	r7, r7, r5
   85658:	f103 31ff 	add.w	r1, r3, #4294967295
   8565c:	d260      	bcs.n	85720 <__divdi3+0x284>
   8565e:	42ba      	cmp	r2, r7
   85660:	d95e      	bls.n	85720 <__divdi3+0x284>
   85662:	3b02      	subs	r3, #2
   85664:	442f      	add	r7, r5
   85666:	1abf      	subs	r7, r7, r2
   85668:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   8566c:	e78c      	b.n	85588 <__divdi3+0xec>
   8566e:	f1c8 0220 	rsb	r2, r8, #32
   85672:	fa25 f102 	lsr.w	r1, r5, r2
   85676:	fa03 fc08 	lsl.w	ip, r3, r8
   8567a:	fa27 f302 	lsr.w	r3, r7, r2
   8567e:	fa20 f202 	lsr.w	r2, r0, r2
   85682:	fa07 f708 	lsl.w	r7, r7, r8
   85686:	ea41 0c0c 	orr.w	ip, r1, ip
   8568a:	ea4f 491c 	mov.w	r9, ip, lsr #16
   8568e:	fbb3 f1f9 	udiv	r1, r3, r9
   85692:	fb09 3311 	mls	r3, r9, r1, r3
   85696:	fa1f fa8c 	uxth.w	sl, ip
   8569a:	fb0a fb01 	mul.w	fp, sl, r1
   8569e:	4317      	orrs	r7, r2
   856a0:	0c3a      	lsrs	r2, r7, #16
   856a2:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
   856a6:	459b      	cmp	fp, r3
   856a8:	fa05 f008 	lsl.w	r0, r5, r8
   856ac:	d908      	bls.n	856c0 <__divdi3+0x224>
   856ae:	eb13 030c 	adds.w	r3, r3, ip
   856b2:	f101 32ff 	add.w	r2, r1, #4294967295
   856b6:	d235      	bcs.n	85724 <__divdi3+0x288>
   856b8:	459b      	cmp	fp, r3
   856ba:	d933      	bls.n	85724 <__divdi3+0x288>
   856bc:	3902      	subs	r1, #2
   856be:	4463      	add	r3, ip
   856c0:	ebcb 0303 	rsb	r3, fp, r3
   856c4:	fbb3 f2f9 	udiv	r2, r3, r9
   856c8:	fb09 3312 	mls	r3, r9, r2, r3
   856cc:	fb0a fa02 	mul.w	sl, sl, r2
   856d0:	b2bf      	uxth	r7, r7
   856d2:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
   856d6:	45ba      	cmp	sl, r7
   856d8:	d908      	bls.n	856ec <__divdi3+0x250>
   856da:	eb17 070c 	adds.w	r7, r7, ip
   856de:	f102 33ff 	add.w	r3, r2, #4294967295
   856e2:	d21b      	bcs.n	8571c <__divdi3+0x280>
   856e4:	45ba      	cmp	sl, r7
   856e6:	d919      	bls.n	8571c <__divdi3+0x280>
   856e8:	3a02      	subs	r2, #2
   856ea:	4467      	add	r7, ip
   856ec:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
   856f0:	fba5 0100 	umull	r0, r1, r5, r0
   856f4:	ebca 0707 	rsb	r7, sl, r7
   856f8:	428f      	cmp	r7, r1
   856fa:	f04f 0300 	mov.w	r3, #0
   856fe:	d30a      	bcc.n	85716 <__divdi3+0x27a>
   85700:	d005      	beq.n	8570e <__divdi3+0x272>
   85702:	462a      	mov	r2, r5
   85704:	e71c      	b.n	85540 <__divdi3+0xa4>
   85706:	4662      	mov	r2, ip
   85708:	e6fd      	b.n	85506 <__divdi3+0x6a>
   8570a:	463b      	mov	r3, r7
   8570c:	e710      	b.n	85530 <__divdi3+0x94>
   8570e:	fa06 f608 	lsl.w	r6, r6, r8
   85712:	4286      	cmp	r6, r0
   85714:	d2f5      	bcs.n	85702 <__divdi3+0x266>
   85716:	1e6a      	subs	r2, r5, #1
   85718:	2300      	movs	r3, #0
   8571a:	e711      	b.n	85540 <__divdi3+0xa4>
   8571c:	461a      	mov	r2, r3
   8571e:	e7e5      	b.n	856ec <__divdi3+0x250>
   85720:	460b      	mov	r3, r1
   85722:	e7a0      	b.n	85666 <__divdi3+0x1ca>
   85724:	4611      	mov	r1, r2
   85726:	e7cb      	b.n	856c0 <__divdi3+0x224>
   85728:	4690      	mov	r8, r2
   8572a:	e787      	b.n	8563c <__divdi3+0x1a0>
   8572c:	4643      	mov	r3, r8
   8572e:	4642      	mov	r2, r8
   85730:	e706      	b.n	85540 <__divdi3+0xa4>
   85732:	3a02      	subs	r2, #2
   85734:	e750      	b.n	855d8 <__divdi3+0x13c>
   85736:	3902      	subs	r1, #2
   85738:	442f      	add	r7, r5
   8573a:	e739      	b.n	855b0 <__divdi3+0x114>

0008573c <__udivdi3>:
   8573c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   85740:	4614      	mov	r4, r2
   85742:	4605      	mov	r5, r0
   85744:	460e      	mov	r6, r1
   85746:	2b00      	cmp	r3, #0
   85748:	d143      	bne.n	857d2 <__udivdi3+0x96>
   8574a:	428a      	cmp	r2, r1
   8574c:	d953      	bls.n	857f6 <__udivdi3+0xba>
   8574e:	fab2 f782 	clz	r7, r2
   85752:	b157      	cbz	r7, 8576a <__udivdi3+0x2e>
   85754:	f1c7 0620 	rsb	r6, r7, #32
   85758:	fa20 f606 	lsr.w	r6, r0, r6
   8575c:	fa01 f307 	lsl.w	r3, r1, r7
   85760:	fa02 f407 	lsl.w	r4, r2, r7
   85764:	fa00 f507 	lsl.w	r5, r0, r7
   85768:	431e      	orrs	r6, r3
   8576a:	0c21      	lsrs	r1, r4, #16
   8576c:	fbb6 f2f1 	udiv	r2, r6, r1
   85770:	fb01 6612 	mls	r6, r1, r2, r6
   85774:	b2a0      	uxth	r0, r4
   85776:	fb00 f302 	mul.w	r3, r0, r2
   8577a:	0c2f      	lsrs	r7, r5, #16
   8577c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
   85780:	42b3      	cmp	r3, r6
   85782:	d909      	bls.n	85798 <__udivdi3+0x5c>
   85784:	1936      	adds	r6, r6, r4
   85786:	f102 37ff 	add.w	r7, r2, #4294967295
   8578a:	f080 80fd 	bcs.w	85988 <__udivdi3+0x24c>
   8578e:	42b3      	cmp	r3, r6
   85790:	f240 80fa 	bls.w	85988 <__udivdi3+0x24c>
   85794:	3a02      	subs	r2, #2
   85796:	4426      	add	r6, r4
   85798:	1af6      	subs	r6, r6, r3
   8579a:	fbb6 f3f1 	udiv	r3, r6, r1
   8579e:	fb01 6113 	mls	r1, r1, r3, r6
   857a2:	fb00 f003 	mul.w	r0, r0, r3
   857a6:	b2ad      	uxth	r5, r5
   857a8:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
   857ac:	4288      	cmp	r0, r1
   857ae:	d908      	bls.n	857c2 <__udivdi3+0x86>
   857b0:	1909      	adds	r1, r1, r4
   857b2:	f103 36ff 	add.w	r6, r3, #4294967295
   857b6:	f080 80e9 	bcs.w	8598c <__udivdi3+0x250>
   857ba:	4288      	cmp	r0, r1
   857bc:	f240 80e6 	bls.w	8598c <__udivdi3+0x250>
   857c0:	3b02      	subs	r3, #2
   857c2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
   857c6:	2300      	movs	r3, #0
   857c8:	4610      	mov	r0, r2
   857ca:	4619      	mov	r1, r3
   857cc:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   857d0:	4770      	bx	lr
   857d2:	428b      	cmp	r3, r1
   857d4:	d84c      	bhi.n	85870 <__udivdi3+0x134>
   857d6:	fab3 f683 	clz	r6, r3
   857da:	2e00      	cmp	r6, #0
   857dc:	d14f      	bne.n	8587e <__udivdi3+0x142>
   857de:	428b      	cmp	r3, r1
   857e0:	d302      	bcc.n	857e8 <__udivdi3+0xac>
   857e2:	4282      	cmp	r2, r0
   857e4:	f200 80dd 	bhi.w	859a2 <__udivdi3+0x266>
   857e8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   857ec:	2300      	movs	r3, #0
   857ee:	2201      	movs	r2, #1
   857f0:	4610      	mov	r0, r2
   857f2:	4619      	mov	r1, r3
   857f4:	4770      	bx	lr
   857f6:	b912      	cbnz	r2, 857fe <__udivdi3+0xc2>
   857f8:	2401      	movs	r4, #1
   857fa:	fbb4 f4f2 	udiv	r4, r4, r2
   857fe:	fab4 f284 	clz	r2, r4
   85802:	2a00      	cmp	r2, #0
   85804:	f040 8082 	bne.w	8590c <__udivdi3+0x1d0>
   85808:	1b09      	subs	r1, r1, r4
   8580a:	0c26      	lsrs	r6, r4, #16
   8580c:	b2a7      	uxth	r7, r4
   8580e:	2301      	movs	r3, #1
   85810:	fbb1 f0f6 	udiv	r0, r1, r6
   85814:	fb06 1110 	mls	r1, r6, r0, r1
   85818:	fb07 f200 	mul.w	r2, r7, r0
   8581c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   85820:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
   85824:	428a      	cmp	r2, r1
   85826:	d907      	bls.n	85838 <__udivdi3+0xfc>
   85828:	1909      	adds	r1, r1, r4
   8582a:	f100 3cff 	add.w	ip, r0, #4294967295
   8582e:	d202      	bcs.n	85836 <__udivdi3+0xfa>
   85830:	428a      	cmp	r2, r1
   85832:	f200 80c8 	bhi.w	859c6 <__udivdi3+0x28a>
   85836:	4660      	mov	r0, ip
   85838:	1a89      	subs	r1, r1, r2
   8583a:	fbb1 f2f6 	udiv	r2, r1, r6
   8583e:	fb06 1112 	mls	r1, r6, r2, r1
   85842:	fb07 f702 	mul.w	r7, r7, r2
   85846:	b2ad      	uxth	r5, r5
   85848:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   8584c:	42af      	cmp	r7, r5
   8584e:	d908      	bls.n	85862 <__udivdi3+0x126>
   85850:	192c      	adds	r4, r5, r4
   85852:	f102 31ff 	add.w	r1, r2, #4294967295
   85856:	f080 809b 	bcs.w	85990 <__udivdi3+0x254>
   8585a:	42a7      	cmp	r7, r4
   8585c:	f240 8098 	bls.w	85990 <__udivdi3+0x254>
   85860:	3a02      	subs	r2, #2
   85862:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
   85866:	4610      	mov	r0, r2
   85868:	4619      	mov	r1, r3
   8586a:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8586e:	4770      	bx	lr
   85870:	2300      	movs	r3, #0
   85872:	461a      	mov	r2, r3
   85874:	4610      	mov	r0, r2
   85876:	4619      	mov	r1, r3
   85878:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
   8587c:	4770      	bx	lr
   8587e:	f1c6 0520 	rsb	r5, r6, #32
   85882:	fa22 f705 	lsr.w	r7, r2, r5
   85886:	fa03 f406 	lsl.w	r4, r3, r6
   8588a:	fa21 f305 	lsr.w	r3, r1, r5
   8588e:	fa01 fb06 	lsl.w	fp, r1, r6
   85892:	fa20 f505 	lsr.w	r5, r0, r5
   85896:	433c      	orrs	r4, r7
   85898:	ea4f 4814 	mov.w	r8, r4, lsr #16
   8589c:	fbb3 fcf8 	udiv	ip, r3, r8
   858a0:	fb08 331c 	mls	r3, r8, ip, r3
   858a4:	fa1f f984 	uxth.w	r9, r4
   858a8:	fb09 fa0c 	mul.w	sl, r9, ip
   858ac:	ea45 0b0b 	orr.w	fp, r5, fp
   858b0:	ea4f 451b 	mov.w	r5, fp, lsr #16
   858b4:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
   858b8:	459a      	cmp	sl, r3
   858ba:	fa02 f206 	lsl.w	r2, r2, r6
   858be:	d904      	bls.n	858ca <__udivdi3+0x18e>
   858c0:	191b      	adds	r3, r3, r4
   858c2:	f10c 35ff 	add.w	r5, ip, #4294967295
   858c6:	d36f      	bcc.n	859a8 <__udivdi3+0x26c>
   858c8:	46ac      	mov	ip, r5
   858ca:	ebca 0303 	rsb	r3, sl, r3
   858ce:	fbb3 f5f8 	udiv	r5, r3, r8
   858d2:	fb08 3315 	mls	r3, r8, r5, r3
   858d6:	fb09 f905 	mul.w	r9, r9, r5
   858da:	fa1f fb8b 	uxth.w	fp, fp
   858de:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
   858e2:	45b9      	cmp	r9, r7
   858e4:	d904      	bls.n	858f0 <__udivdi3+0x1b4>
   858e6:	193f      	adds	r7, r7, r4
   858e8:	f105 33ff 	add.w	r3, r5, #4294967295
   858ec:	d362      	bcc.n	859b4 <__udivdi3+0x278>
   858ee:	461d      	mov	r5, r3
   858f0:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
   858f4:	fbac 2302 	umull	r2, r3, ip, r2
   858f8:	ebc9 0707 	rsb	r7, r9, r7
   858fc:	429f      	cmp	r7, r3
   858fe:	f04f 0500 	mov.w	r5, #0
   85902:	d34a      	bcc.n	8599a <__udivdi3+0x25e>
   85904:	d046      	beq.n	85994 <__udivdi3+0x258>
   85906:	4662      	mov	r2, ip
   85908:	462b      	mov	r3, r5
   8590a:	e75d      	b.n	857c8 <__udivdi3+0x8c>
   8590c:	4094      	lsls	r4, r2
   8590e:	f1c2 0920 	rsb	r9, r2, #32
   85912:	fa21 fc09 	lsr.w	ip, r1, r9
   85916:	4091      	lsls	r1, r2
   85918:	fa20 f909 	lsr.w	r9, r0, r9
   8591c:	0c26      	lsrs	r6, r4, #16
   8591e:	fbbc f8f6 	udiv	r8, ip, r6
   85922:	fb06 cc18 	mls	ip, r6, r8, ip
   85926:	b2a7      	uxth	r7, r4
   85928:	fb07 f308 	mul.w	r3, r7, r8
   8592c:	ea49 0901 	orr.w	r9, r9, r1
   85930:	ea4f 4119 	mov.w	r1, r9, lsr #16
   85934:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
   85938:	4563      	cmp	r3, ip
   8593a:	fa00 f502 	lsl.w	r5, r0, r2
   8593e:	d909      	bls.n	85954 <__udivdi3+0x218>
   85940:	eb1c 0c04 	adds.w	ip, ip, r4
   85944:	f108 32ff 	add.w	r2, r8, #4294967295
   85948:	d23b      	bcs.n	859c2 <__udivdi3+0x286>
   8594a:	4563      	cmp	r3, ip
   8594c:	d939      	bls.n	859c2 <__udivdi3+0x286>
   8594e:	f1a8 0802 	sub.w	r8, r8, #2
   85952:	44a4      	add	ip, r4
   85954:	ebc3 0c0c 	rsb	ip, r3, ip
   85958:	fbbc f3f6 	udiv	r3, ip, r6
   8595c:	fb06 c113 	mls	r1, r6, r3, ip
   85960:	fb07 f203 	mul.w	r2, r7, r3
   85964:	fa1f f989 	uxth.w	r9, r9
   85968:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
   8596c:	428a      	cmp	r2, r1
   8596e:	d907      	bls.n	85980 <__udivdi3+0x244>
   85970:	1909      	adds	r1, r1, r4
   85972:	f103 30ff 	add.w	r0, r3, #4294967295
   85976:	d222      	bcs.n	859be <__udivdi3+0x282>
   85978:	428a      	cmp	r2, r1
   8597a:	d920      	bls.n	859be <__udivdi3+0x282>
   8597c:	3b02      	subs	r3, #2
   8597e:	4421      	add	r1, r4
   85980:	1a89      	subs	r1, r1, r2
   85982:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
   85986:	e743      	b.n	85810 <__udivdi3+0xd4>
   85988:	463a      	mov	r2, r7
   8598a:	e705      	b.n	85798 <__udivdi3+0x5c>
   8598c:	4633      	mov	r3, r6
   8598e:	e718      	b.n	857c2 <__udivdi3+0x86>
   85990:	460a      	mov	r2, r1
   85992:	e766      	b.n	85862 <__udivdi3+0x126>
   85994:	40b0      	lsls	r0, r6
   85996:	4290      	cmp	r0, r2
   85998:	d2b5      	bcs.n	85906 <__udivdi3+0x1ca>
   8599a:	f10c 32ff 	add.w	r2, ip, #4294967295
   8599e:	2300      	movs	r3, #0
   859a0:	e712      	b.n	857c8 <__udivdi3+0x8c>
   859a2:	4633      	mov	r3, r6
   859a4:	4632      	mov	r2, r6
   859a6:	e70f      	b.n	857c8 <__udivdi3+0x8c>
   859a8:	459a      	cmp	sl, r3
   859aa:	d98d      	bls.n	858c8 <__udivdi3+0x18c>
   859ac:	f1ac 0c02 	sub.w	ip, ip, #2
   859b0:	4423      	add	r3, r4
   859b2:	e78a      	b.n	858ca <__udivdi3+0x18e>
   859b4:	45b9      	cmp	r9, r7
   859b6:	d99a      	bls.n	858ee <__udivdi3+0x1b2>
   859b8:	3d02      	subs	r5, #2
   859ba:	4427      	add	r7, r4
   859bc:	e798      	b.n	858f0 <__udivdi3+0x1b4>
   859be:	4603      	mov	r3, r0
   859c0:	e7de      	b.n	85980 <__udivdi3+0x244>
   859c2:	4690      	mov	r8, r2
   859c4:	e7c6      	b.n	85954 <__udivdi3+0x218>
   859c6:	3802      	subs	r0, #2
   859c8:	4421      	add	r1, r4
   859ca:	e735      	b.n	85838 <__udivdi3+0xfc>

000859cc <all_twi_definitions>:
   859cc:	c000 4008 c100 4008 0016 0000 0016 0000     ...@...@........
   859dc:	0000 4009 0100 4009 0017 0000 0017 0000     ...@...@........
   859ec:	7325 0909 6325 2509 0975 7525 2509 0d75     %s..%c.%u.%u.%u.
   859fc:	000a 0000 4449 454c 0000 0000 6d54 2072     ....IDLE....Tmr 
   85a0c:	7653 0063 2d2d 2520 0a73 000d 7241 7564     Svc.-- %s...Ardu
   85a1c:	6e69 206f 7544 2f65 0058 0000 2d2d 4320     ino Due/X...-- C
   85a2c:	6d6f 6970 656c 3a64 2520 2073 7325 2d20     ompiled: %s %s -
   85a3c:	0a2d 000d 614d 2079 3920 3220 3130 0037     -...May  9 2017.
   85a4c:	3930 343a 3a33 3333 0000 0000 7453 7065     09:43:33....Step
   85a5c:	0000 0000 6146 6c69 6465 7420 206f 6574     ....Failed to te
   85a6c:	7473 5f20 7453 7065 6f43 6e75 6574 2072     st _StepCounter 
   85a7c:	6174 6b73 0a0d 0000 47a8 7465 0000 0000     task.....Get....
   85a8c:	6146 6c69 6465 7420 206f 6574 7473 4720     Failed to test G
   85a9c:	7465 6f43 6472 6e69 7461 7365 7420 7361     etCordinates tas
   85aac:	0d6b 000a 6f4d 6576 0000 0000 6146 6c69     k...Move....Fail
   85abc:	6465 7420 206f 6574 7473 7420 7361 5f6b     ed to test task_
   85acc:	6f4d 6576 7420 7361 0d6b 000a 4e55 004f     Move task...UNO.
   85adc:	6146 6c69 6465 7420 206f 6574 7473 5520     Failed to test U
   85aec:	6f6e 6f43 6d6d 7420 7361 0d6b 000a 0000     noComm task.....
   85afc:	0043 0000                                   C...

00085b00 <_global_impure_ptr>:
   85b00:	0140 2007 3130 3332 3534 3736 3938 4241     @.. 0123456789AB
   85b10:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
   85b20:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
   85b30:	296c 0000                                   l)..

00085b34 <zeroes.6721>:
   85b34:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00085b44 <blanks.6720>:
   85b44:	2020 2020 2020 2020 2020 2020 2020 2020                     

00085b54 <_init>:
   85b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85b56:	bf00      	nop
   85b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85b5a:	bc08      	pop	{r3}
   85b5c:	469e      	mov	lr, r3
   85b5e:	4770      	bx	lr

00085b60 <__init_array_start>:
   85b60:	00083bad 	.word	0x00083bad

00085b64 <__frame_dummy_init_array_entry>:
   85b64:	00080119                                ....

00085b68 <_fini>:
   85b68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85b6a:	bf00      	nop
   85b6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   85b6e:	bc08      	pop	{r3}
   85b70:	469e      	mov	lr, r3
   85b72:	4770      	bx	lr

00085b74 <__fini_array_start>:
   85b74:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
20070000:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070004:	4a20      	ldr	r2, [pc, #128]	; (20070088 <SystemInit+0x88>)
20070006:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070008:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007000c:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007000e:	4b1f      	ldr	r3, [pc, #124]	; (2007008c <SystemInit+0x8c>)
20070010:	6a1b      	ldr	r3, [r3, #32]
20070012:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070016:	d107      	bne.n	20070028 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070018:	4a1d      	ldr	r2, [pc, #116]	; (20070090 <SystemInit+0x90>)
2007001a:	4b1c      	ldr	r3, [pc, #112]	; (2007008c <SystemInit+0x8c>)
2007001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007001e:	461a      	mov	r2, r3
20070020:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070022:	f013 0f01 	tst.w	r3, #1
20070026:	d0fb      	beq.n	20070020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070028:	4a1a      	ldr	r2, [pc, #104]	; (20070094 <SystemInit+0x94>)
2007002a:	4b18      	ldr	r3, [pc, #96]	; (2007008c <SystemInit+0x8c>)
2007002c:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007002e:	461a      	mov	r2, r3
20070030:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070032:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070036:	d0fb      	beq.n	20070030 <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070038:	4b14      	ldr	r3, [pc, #80]	; (2007008c <SystemInit+0x8c>)
2007003a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
2007003c:	f022 0203 	bic.w	r2, r2, #3
20070040:	f042 0201 	orr.w	r2, r2, #1
20070044:	631a      	str	r2, [r3, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070046:	461a      	mov	r2, r3
20070048:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007004a:	f013 0f08 	tst.w	r3, #8
2007004e:	d0fb      	beq.n	20070048 <SystemInit+0x48>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20070050:	4a11      	ldr	r2, [pc, #68]	; (20070098 <SystemInit+0x98>)
20070052:	4b0e      	ldr	r3, [pc, #56]	; (2007008c <SystemInit+0x8c>)
20070054:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070056:	461a      	mov	r2, r3
20070058:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007005a:	f013 0f02 	tst.w	r3, #2
2007005e:	d0fb      	beq.n	20070058 <SystemInit+0x58>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
20070060:	2211      	movs	r2, #17
20070062:	4b0a      	ldr	r3, [pc, #40]	; (2007008c <SystemInit+0x8c>)
20070064:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070066:	461a      	mov	r2, r3
20070068:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007006a:	f013 0f08 	tst.w	r3, #8
2007006e:	d0fb      	beq.n	20070068 <SystemInit+0x68>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20070070:	2212      	movs	r2, #18
20070072:	4b06      	ldr	r3, [pc, #24]	; (2007008c <SystemInit+0x8c>)
20070074:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070076:	461a      	mov	r2, r3
20070078:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007007a:	f013 0f08 	tst.w	r3, #8
2007007e:	d0fb      	beq.n	20070078 <SystemInit+0x78>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20070080:	4a06      	ldr	r2, [pc, #24]	; (2007009c <SystemInit+0x9c>)
20070082:	4b07      	ldr	r3, [pc, #28]	; (200700a0 <SystemInit+0xa0>)
20070084:	601a      	str	r2, [r3, #0]
20070086:	4770      	bx	lr
20070088:	400e0a00 	.word	0x400e0a00
2007008c:	400e0600 	.word	0x400e0600
20070090:	00370809 	.word	0x00370809
20070094:	01370809 	.word	0x01370809
20070098:	200d3f01 	.word	0x200d3f01
2007009c:	0501bd00 	.word	0x0501bd00
200700a0:	2007013c 	.word	0x2007013c

200700a4 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700a4:	4b1b      	ldr	r3, [pc, #108]	; (20070114 <system_init_flash+0x70>)
200700a6:	4298      	cmp	r0, r3
200700a8:	d806      	bhi.n	200700b8 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700aa:	2300      	movs	r3, #0
200700ac:	4a1a      	ldr	r2, [pc, #104]	; (20070118 <system_init_flash+0x74>)
200700ae:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700b0:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700b4:	6013      	str	r3, [r2, #0]
200700b6:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700b8:	4b18      	ldr	r3, [pc, #96]	; (2007011c <system_init_flash+0x78>)
200700ba:	4298      	cmp	r0, r3
200700bc:	d807      	bhi.n	200700ce <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700be:	f44f 7380 	mov.w	r3, #256	; 0x100
200700c2:	4a15      	ldr	r2, [pc, #84]	; (20070118 <system_init_flash+0x74>)
200700c4:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700c6:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ca:	6013      	str	r3, [r2, #0]
200700cc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700ce:	4b14      	ldr	r3, [pc, #80]	; (20070120 <system_init_flash+0x7c>)
200700d0:	4298      	cmp	r0, r3
200700d2:	d807      	bhi.n	200700e4 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700d4:	f44f 7300 	mov.w	r3, #512	; 0x200
200700d8:	4a0f      	ldr	r2, [pc, #60]	; (20070118 <system_init_flash+0x74>)
200700da:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700dc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700e0:	6013      	str	r3, [r2, #0]
200700e2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700e4:	4b0f      	ldr	r3, [pc, #60]	; (20070124 <system_init_flash+0x80>)
200700e6:	4298      	cmp	r0, r3
200700e8:	d807      	bhi.n	200700fa <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700ea:	f44f 7340 	mov.w	r3, #768	; 0x300
200700ee:	4a0a      	ldr	r2, [pc, #40]	; (20070118 <system_init_flash+0x74>)
200700f0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700f2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700f6:	6013      	str	r3, [r2, #0]
200700f8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
200700fa:	4b0b      	ldr	r3, [pc, #44]	; (20070128 <system_init_flash+0x84>)
200700fc:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
200700fe:	bf94      	ite	ls
20070100:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070104:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070108:	4a03      	ldr	r2, [pc, #12]	; (20070118 <system_init_flash+0x74>)
2007010a:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
2007010c:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070110:	6013      	str	r3, [r2, #0]
20070112:	4770      	bx	lr
20070114:	0121eabf 	.word	0x0121eabf
20070118:	400e0a00 	.word	0x400e0a00
2007011c:	02faf07f 	.word	0x02faf07f
20070120:	03d08fff 	.word	0x03d08fff
20070124:	04c4b3ff 	.word	0x04c4b3ff
20070128:	055d4a7f 	.word	0x055d4a7f

2007012c <tx_buffer>:
2007012c:	00000020                                 ...

20070130 <uxCriticalNesting>:
20070130:	aaaaaaaa                                ....

20070134 <xFreeBytesRemaining>:
20070134:	00008000                                ....

20070138 <xNextTaskUnblockTime>:
20070138:	0000ffff                                ....

2007013c <SystemCoreClock>:
2007013c:	003d0900                                ..=.

20070140 <impure_data>:
20070140:	00000000 2007042c 20070494 200704fc     ....,.. ... ... 
	...
20070174:	00085afc 00000000 00000000 00000000     .Z..............
	...
200701e8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200701f8:	0005deec 0000000b 00000000 00000000     ................
	...

20070568 <_impure_ptr>:
20070568:	20070140                                @.. 

2007056c <lc_ctype_charset>:
2007056c:	49435341 00000049 00000000 00000000     ASCII...........
	...

2007058c <__mb_cur_max>:
2007058c:	00000001                                ....

20070590 <__malloc_av_>:
	...
20070598:	20070590 20070590 20070598 20070598     ... ... ... ... 
200705a8:	200705a0 200705a0 200705a8 200705a8     ... ... ... ... 
200705b8:	200705b0 200705b0 200705b8 200705b8     ... ... ... ... 
200705c8:	200705c0 200705c0 200705c8 200705c8     ... ... ... ... 
200705d8:	200705d0 200705d0 200705d8 200705d8     ... ... ... ... 
200705e8:	200705e0 200705e0 200705e8 200705e8     ... ... ... ... 
200705f8:	200705f0 200705f0 200705f8 200705f8     ... ... ... ... 
20070608:	20070600 20070600 20070608 20070608     ... ... ... ... 
20070618:	20070610 20070610 20070618 20070618     ... ... ... ... 
20070628:	20070620 20070620 20070628 20070628      ..  .. (.. (.. 
20070638:	20070630 20070630 20070638 20070638     0.. 0.. 8.. 8.. 
20070648:	20070640 20070640 20070648 20070648     @.. @.. H.. H.. 
20070658:	20070650 20070650 20070658 20070658     P.. P.. X.. X.. 
20070668:	20070660 20070660 20070668 20070668     `.. `.. h.. h.. 
20070678:	20070670 20070670 20070678 20070678     p.. p.. x.. x.. 
20070688:	20070680 20070680 20070688 20070688     ... ... ... ... 
20070698:	20070690 20070690 20070698 20070698     ... ... ... ... 
200706a8:	200706a0 200706a0 200706a8 200706a8     ... ... ... ... 
200706b8:	200706b0 200706b0 200706b8 200706b8     ... ... ... ... 
200706c8:	200706c0 200706c0 200706c8 200706c8     ... ... ... ... 
200706d8:	200706d0 200706d0 200706d8 200706d8     ... ... ... ... 
200706e8:	200706e0 200706e0 200706e8 200706e8     ... ... ... ... 
200706f8:	200706f0 200706f0 200706f8 200706f8     ... ... ... ... 
20070708:	20070700 20070700 20070708 20070708     ... ... ... ... 
20070718:	20070710 20070710 20070718 20070718     ... ... ... ... 
20070728:	20070720 20070720 20070728 20070728      ..  .. (.. (.. 
20070738:	20070730 20070730 20070738 20070738     0.. 0.. 8.. 8.. 
20070748:	20070740 20070740 20070748 20070748     @.. @.. H.. H.. 
20070758:	20070750 20070750 20070758 20070758     P.. P.. X.. X.. 
20070768:	20070760 20070760 20070768 20070768     `.. `.. h.. h.. 
20070778:	20070770 20070770 20070778 20070778     p.. p.. x.. x.. 
20070788:	20070780 20070780 20070788 20070788     ... ... ... ... 
20070798:	20070790 20070790 20070798 20070798     ... ... ... ... 
200707a8:	200707a0 200707a0 200707a8 200707a8     ... ... ... ... 
200707b8:	200707b0 200707b0 200707b8 200707b8     ... ... ... ... 
200707c8:	200707c0 200707c0 200707c8 200707c8     ... ... ... ... 
200707d8:	200707d0 200707d0 200707d8 200707d8     ... ... ... ... 
200707e8:	200707e0 200707e0 200707e8 200707e8     ... ... ... ... 
200707f8:	200707f0 200707f0 200707f8 200707f8     ... ... ... ... 
20070808:	20070800 20070800 20070808 20070808     ... ... ... ... 
20070818:	20070810 20070810 20070818 20070818     ... ... ... ... 
20070828:	20070820 20070820 20070828 20070828      ..  .. (.. (.. 
20070838:	20070830 20070830 20070838 20070838     0.. 0.. 8.. 8.. 
20070848:	20070840 20070840 20070848 20070848     @.. @.. H.. H.. 
20070858:	20070850 20070850 20070858 20070858     P.. P.. X.. X.. 
20070868:	20070860 20070860 20070868 20070868     `.. `.. h.. h.. 
20070878:	20070870 20070870 20070878 20070878     p.. p.. x.. x.. 
20070888:	20070880 20070880 20070888 20070888     ... ... ... ... 
20070898:	20070890 20070890 20070898 20070898     ... ... ... ... 
200708a8:	200708a0 200708a0 200708a8 200708a8     ... ... ... ... 
200708b8:	200708b0 200708b0 200708b8 200708b8     ... ... ... ... 
200708c8:	200708c0 200708c0 200708c8 200708c8     ... ... ... ... 
200708d8:	200708d0 200708d0 200708d8 200708d8     ... ... ... ... 
200708e8:	200708e0 200708e0 200708e8 200708e8     ... ... ... ... 
200708f8:	200708f0 200708f0 200708f8 200708f8     ... ... ... ... 
20070908:	20070900 20070900 20070908 20070908     ... ... ... ... 
20070918:	20070910 20070910 20070918 20070918     ... ... ... ... 
20070928:	20070920 20070920 20070928 20070928      ..  .. (.. (.. 
20070938:	20070930 20070930 20070938 20070938     0.. 0.. 8.. 8.. 
20070948:	20070940 20070940 20070948 20070948     @.. @.. H.. H.. 
20070958:	20070950 20070950 20070958 20070958     P.. P.. X.. X.. 
20070968:	20070960 20070960 20070968 20070968     `.. `.. h.. h.. 
20070978:	20070970 20070970 20070978 20070978     p.. p.. x.. x.. 
20070988:	20070980 20070980 20070988 20070988     ... ... ... ... 

20070998 <__malloc_trim_threshold>:
20070998:	00020000                                ....

2007099c <__malloc_sbrk_base>:
2007099c:	ffffffff                                ....

200709a0 <__wctomb>:
200709a0:	000851d1                                .Q..
