Protel Design System Design Rule Check
PCB File : D:\FSAE2021\WirelessBMS\BMS_Slave\BMS_Slave.PcbDoc
Date     : 7/13/2021
Time     : 7:48:03 AM

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('NetQ24_3','NetQ23_3','NetQ22_3','NetQ21_3','NetQ20_3','NetQ19_3','NetQ18_3','NetQ17_3','NetQ16_3','NetQ15_3','NetQ14_3','NetQ13_3','NetQ12_3','NetQ11_3','NetQ10_3','NetQ9_3','NetQ8_3','NetQ7_3','NetQ6_3','NetQ5_3','NetQ4_3','NetQ3_3','NetQ2_3','NetQ1_3','NetQ0_3')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('CELL24','CELL23','CELL22','CELL21','CELL20','CELL19','CELL18','CELL17','CELL16','CELL15','CELL14','CELL13','CELL12','CELL11','CELL10','CELL9','CELL8','CELL7','CELL6','CELL5','CELL4','CELL3','CELL2','CELL1','CELL0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('CELL_UF_24','CELL_UF_23','CELL_UF_22','CELL_UF_21','CELL_UF_20','CELL_UF_19','CELL_UF_18','CELL_UF_17','CELL_UF_16','CELL_UF_15','CELL_UF_14','CELL_UF_13','CELL_UF_12','CELL_UF_11','CELL_UF_10','CELL_UF_9','CELL_UF_8','CELL_UF_7','CELL_UF_6','CELL_UF_5','CELL_UF_4','CELL_UF_3','CELL_UF_2','CELL_UF_1','CELL_UF_0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InNet('C24','C23','C22','C21','C20','C19','C18','C17','C16','C15','C14','C13','C12','C11','C10','C9','C8','C7','C6','C5','C4','C3','C2','C1','C0')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=40mil) (OnLayer('Layer 2')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Un-Connected Pin Constraint ( (All) )
   Violation between Un-Connected Pin Constraint: Pad BRD1-12(500mil,1915.669mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-13(500mil,1876.299mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-14(500mil,1836.929mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-2(500mil,2309.37mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-22(500mil,1521.968mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-23(500mil,1482.598mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-24(500mil,1443.228mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-29(500mil,1246.377mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-3(500mil,2270mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-52(1413.386mil,1797.559mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-53(1413.386mil,1836.929mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-54(1413.386mil,1876.299mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad BRD1-65(1413.386mil,2309.37mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U1-39(4603.623mil,703.898mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-39(7643.623mil,703.898mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-43(7722.363mil,703.898mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U2-44(7742.048mil,703.898mil) on Top Layer 
   Violation between Un-Connected Pin Constraint: Pad U3-5(2414.036mil,1516.811mil) on Top Layer 
Rule Violations :18

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=60mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (9.81mil < 10mil) Between Arc (3836.22mil,955mil) on Top Overlay And Pad J1-1(3786.22mil,905mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Arc (5516.857mil,870.079mil) on Top Overlay And Pad Q26-1(5518.314mil,822.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.81mil < 10mil) Between Arc (6876.22mil,955mil) on Top Overlay And Pad J2-1(6826.22mil,905mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.268mil < 10mil) Between Arc (8558mil,870.078mil) on Top Overlay And Pad Q25-1(8559.456mil,822.441mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.268mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Area Fill (2507.406mil,1329.52mil) (2517.406mil,1409.52mil) on Top Overlay And Pad D52-1(2455.406mil,1369.52mil) on Top Layer [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad BRD1-1(500mil,2348.74mil) on Top Layer And Track (482.252mil,2368.425mil)(482.252mil,2821.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad BRD1-30(500mil,1207.007mil) on Top Layer And Track (482.252mil,1167.637mil)(482.252mil,1187.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad BRD1-31(720.472mil,1183.386mil) on Top Layer And Track (482.252mil,1167.637mil)(700.787mil,1167.637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad BRD1-33(799.212mil,1183.386mil) on Top Layer And Track (818.897mil,1167.637mil)(1094.488mil,1167.637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad BRD1-34(1114.173mil,1183.386mil) on Top Layer And Track (818.897mil,1167.637mil)(1094.488mil,1167.637mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.374mil < 10mil) Between Pad BRD1-36(1192.913mil,1183.386mil) on Top Layer And Track (1212.598mil,1167.74mil)(1427.134mil,1167.74mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.374mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.303mil < 10mil) Between Pad BRD1-37(1413.386mil,1207.007mil) on Top Layer And Track (1427.134mil,1167.74mil)(1427.134mil,1187.425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.406mil < 10mil) Between Pad BRD1-66(1413.386mil,2348.74mil) on Top Layer And Track (1427.134mil,2368.425mil)(1427.134mil,2821.181mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.406mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-1(8715.902mil,1258.661mil) on Top Layer And Track (8633.902mil,1236.661mil)(8734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-1(8715.902mil,1258.661mil) on Top Layer And Track (8633.902mil,1280.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C100-1(8715.902mil,1258.661mil) on Top Layer And Track (8690.402mil,1287.661mil)(8734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C100-1(8715.902mil,1258.661mil) on Top Layer And Track (8734.402mil,1287.661mil)(8734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C100-1(8715.902mil,1258.661mil) on Top Layer And Track (8734.902mil,1236.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C100-2(8652.902mil,1258.661mil) on Top Layer And Track (8615.598mil,1287.661mil)(8659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C100-2(8652.902mil,1258.661mil) on Top Layer And Track (8633.902mil,1236.661mil)(8633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-2(8652.902mil,1258.661mil) on Top Layer And Track (8633.902mil,1236.661mil)(8734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C100-2(8652.902mil,1258.661mil) on Top Layer And Track (8633.902mil,1280.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C100-2(8652.902mil,1258.661mil) on Top Layer And Track (8659.598mil,1287.661mil)(8659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C10-1(5583.417mil,1855mil) on Top Layer And Track (5492mil,1819mil)(5608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C10-1(5583.417mil,1855mil) on Top Layer And Track (5492mil,1891mil)(5608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C10-1(5583.417mil,1855mil) on Top Layer And Track (5608mil,1819mil)(5608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C101-1(8965.902mil,1258.661mil) on Top Layer And Track (8883.902mil,1236.661mil)(8984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C101-1(8965.902mil,1258.661mil) on Top Layer And Track (8883.902mil,1280.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C101-1(8965.902mil,1258.661mil) on Top Layer And Track (8940.402mil,1287.661mil)(8984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C101-1(8965.902mil,1258.661mil) on Top Layer And Track (8984.402mil,1287.661mil)(8984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C101-1(8965.902mil,1258.661mil) on Top Layer And Track (8984.902mil,1236.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C101-2(8902.902mil,1258.661mil) on Top Layer And Track (8865.598mil,1287.661mil)(8909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C101-2(8902.902mil,1258.661mil) on Top Layer And Track (8883.902mil,1236.661mil)(8883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C101-2(8902.902mil,1258.661mil) on Top Layer And Track (8883.902mil,1236.661mil)(8984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C101-2(8902.902mil,1258.661mil) on Top Layer And Track (8883.902mil,1280.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C101-2(8902.902mil,1258.661mil) on Top Layer And Track (8909.598mil,1287.661mil)(8909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C10-2(5516.583mil,1855mil) on Top Layer And Track (5492mil,1819mil)(5492mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C10-2(5516.583mil,1855mil) on Top Layer And Track (5492mil,1819mil)(5608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C10-2(5516.583mil,1855mil) on Top Layer And Track (5492mil,1891mil)(5608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.181mil < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1481.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.181mil < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1540.086mil)(2165.217mil,1540.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2064.717mil,1488.905mil)(2165.717mil,1488.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2064.717mil,1532.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.499mil < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2165.217mil,1437.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.499mil < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2165.217mil,1540.086mil)(2165.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.499mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C102-1(2146.717mil,1510.905mil) on Top Layer And Track (2165.717mil,1488.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.794mil < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1437.724mil)(2064.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.181mil < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1481.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.794mil < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1540.086mil)(2064.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.181mil < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.217mil,1540.086mil)(2165.217mil,1540.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.181mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.717mil,1488.905mil)(2064.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.717mil,1488.905mil)(2165.717mil,1488.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C102-2(2083.717mil,1510.905mil) on Top Layer And Track (2064.717mil,1532.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C103-1(2145.657mil,1303.661mil) on Top Layer And Track (2121.075mil,1267.661mil)(2121.075mil,1339.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C103-1(2145.657mil,1303.661mil) on Top Layer And Track (2121.075mil,1267.661mil)(2237.075mil,1267.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C103-1(2145.657mil,1303.661mil) on Top Layer And Track (2121.075mil,1339.661mil)(2237.075mil,1339.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C103-2(2212.492mil,1303.661mil) on Top Layer And Track (2121.075mil,1267.661mil)(2237.075mil,1267.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C103-2(2212.492mil,1303.661mil) on Top Layer And Track (2121.075mil,1339.661mil)(2237.075mil,1339.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C103-2(2212.492mil,1303.661mil) on Top Layer And Track (2237.075mil,1267.661mil)(2237.075mil,1339.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C104-1(2150.217mil,1630mil) on Top Layer And Track (2068.217mil,1608mil)(2169.217mil,1608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C104-1(2150.217mil,1630mil) on Top Layer And Track (2068.217mil,1652mil)(2169.217mil,1652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C104-1(2150.217mil,1630mil) on Top Layer And Track (2169.217mil,1608mil)(2169.217mil,1652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C104-2(2087.217mil,1630mil) on Top Layer And Track (2068.217mil,1608mil)(2068.217mil,1652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C104-2(2087.217mil,1630mil) on Top Layer And Track (2068.217mil,1608mil)(2169.217mil,1608mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C104-2(2087.217mil,1630mil) on Top Layer And Track (2068.217mil,1652mil)(2169.217mil,1652mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.673mil < 10mil) Between Pad C105-1(1878.439mil,1206mil) on Bottom Layer And Track (1735.447mil,1160mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C105-1(1878.439mil,1206mil) on Bottom Layer And Track (1735.447mil,1166mil)(1895.447mil,1166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C105-1(1878.439mil,1206mil) on Bottom Layer And Track (1735.447mil,1246mil)(1895.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad C105-1(1878.439mil,1206mil) on Bottom Layer And Track (1895.447mil,1080mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C105-1(1878.439mil,1206mil) on Bottom Layer And Track (1895.447mil,1166mil)(1895.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad C105-2(1752.455mil,1206mil) on Bottom Layer And Track (1735.447mil,1080mil)(1735.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.673mil < 10mil) Between Pad C105-2(1752.455mil,1206mil) on Bottom Layer And Track (1735.447mil,1160mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C105-2(1752.455mil,1206mil) on Bottom Layer And Track (1735.447mil,1166mil)(1735.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C105-2(1752.455mil,1206mil) on Bottom Layer And Track (1735.447mil,1166mil)(1895.447mil,1166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C105-2(1752.455mil,1206mil) on Bottom Layer And Track (1735.447mil,1246mil)(1895.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C106-1(1878.439mil,1120mil) on Bottom Layer And Track (1735.447mil,1080mil)(1895.447mil,1080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C106-1(1878.439mil,1120mil) on Bottom Layer And Track (1735.447mil,1160mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.673mil < 10mil) Between Pad C106-1(1878.439mil,1120mil) on Bottom Layer And Track (1735.447mil,1166mil)(1895.447mil,1166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C106-1(1878.439mil,1120mil) on Bottom Layer And Track (1895.447mil,1080mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad C106-1(1878.439mil,1120mil) on Bottom Layer And Track (1895.447mil,1166mil)(1895.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C106-2(1752.455mil,1120mil) on Bottom Layer And Track (1735.447mil,1080mil)(1735.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C106-2(1752.455mil,1120mil) on Bottom Layer And Track (1735.447mil,1080mil)(1895.447mil,1080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C106-2(1752.455mil,1120mil) on Bottom Layer And Track (1735.447mil,1160mil)(1895.447mil,1160mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.75mil < 10mil) Between Pad C106-2(1752.455mil,1120mil) on Bottom Layer And Track (1735.447mil,1166mil)(1735.447mil,1246mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.75mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.673mil < 10mil) Between Pad C106-2(1752.455mil,1120mil) on Bottom Layer And Track (1735.447mil,1166mil)(1895.447mil,1166mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C107-1(1340mil,1030.472mil) on Bottom Layer And Track (1300mil,1047.48mil)(1380mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C107-1(1340mil,1030.472mil) on Bottom Layer And Track (1300mil,887.48mil)(1300mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C107-1(1340mil,1030.472mil) on Bottom Layer And Track (1380mil,887.48mil)(1380mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C107-2(1340mil,904.488mil) on Bottom Layer And Track (1300mil,887.48mil)(1300mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C107-2(1340mil,904.488mil) on Bottom Layer And Track (1300mil,887.48mil)(1380mil,887.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C107-2(1340mil,904.488mil) on Bottom Layer And Track (1380mil,887.48mil)(1380mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C108-1(1433.599mil,1030.472mil) on Bottom Layer And Track (1393.599mil,1047.48mil)(1473.599mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C108-1(1433.599mil,1030.472mil) on Bottom Layer And Track (1393.599mil,887.48mil)(1393.599mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C108-1(1433.599mil,1030.472mil) on Bottom Layer And Track (1473.599mil,887.48mil)(1473.599mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C108-2(1433.599mil,904.488mil) on Bottom Layer And Track (1393.599mil,887.48mil)(1393.599mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C108-2(1433.599mil,904.488mil) on Bottom Layer And Track (1393.599mil,887.48mil)(1473.599mil,887.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C108-2(1433.599mil,904.488mil) on Bottom Layer And Track (1473.599mil,887.48mil)(1473.599mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C109-1(1530mil,1030.472mil) on Bottom Layer And Track (1490mil,1047.48mil)(1570mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C109-1(1530mil,1030.472mil) on Bottom Layer And Track (1490mil,887.48mil)(1490mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C109-1(1530mil,1030.472mil) on Bottom Layer And Track (1570mil,887.48mil)(1570mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C109-2(1530mil,904.488mil) on Bottom Layer And Track (1490mil,887.48mil)(1490mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C109-2(1530mil,904.488mil) on Bottom Layer And Track (1490mil,887.48mil)(1570mil,887.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C109-2(1530mil,904.488mil) on Bottom Layer And Track (1570mil,887.48mil)(1570mil,1047.48mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C1-1(3333.417mil,1855mil) on Top Layer And Track (3242mil,1819mil)(3358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C1-1(3333.417mil,1855mil) on Top Layer And Track (3242mil,1891mil)(3358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C1-1(3333.417mil,1855mil) on Top Layer And Track (3358mil,1819mil)(3358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C110-1(2116.083mil,1122.657mil) on Top Layer And Track (2099.075mil,1082.657mil)(2099.075mil,1162.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C110-1(2116.083mil,1122.657mil) on Top Layer And Track (2099.075mil,1082.657mil)(2259.075mil,1082.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C110-1(2116.083mil,1122.657mil) on Top Layer And Track (2099.075mil,1162.657mil)(2259.075mil,1162.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C110-2(2242.067mil,1122.657mil) on Top Layer And Track (2099.075mil,1082.657mil)(2259.075mil,1082.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C110-2(2242.067mil,1122.657mil) on Top Layer And Track (2099.075mil,1162.657mil)(2259.075mil,1162.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C110-2(2242.067mil,1122.657mil) on Top Layer And Track (2259.075mil,1082.657mil)(2259.075mil,1162.657mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C11-1(5833.417mil,1855mil) on Top Layer And Track (5742mil,1819mil)(5858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C11-1(5833.417mil,1855mil) on Top Layer And Track (5742mil,1891mil)(5858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C11-1(5833.417mil,1855mil) on Top Layer And Track (5858mil,1819mil)(5858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C111-1(2116.083mil,1215mil) on Top Layer And Track (2099.075mil,1175mil)(2099.075mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C111-1(2116.083mil,1215mil) on Top Layer And Track (2099.075mil,1175mil)(2259.075mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C111-1(2116.083mil,1215mil) on Top Layer And Track (2099.075mil,1255mil)(2259.075mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C111-2(2242.067mil,1215mil) on Top Layer And Track (2099.075mil,1175mil)(2259.075mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C111-2(2242.067mil,1215mil) on Top Layer And Track (2099.075mil,1255mil)(2259.075mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C111-2(2242.067mil,1215mil) on Top Layer And Track (2259.075mil,1175mil)(2259.075mil,1255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C11-2(5766.583mil,1855mil) on Top Layer And Track (5742mil,1819mil)(5742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C11-2(5766.583mil,1855mil) on Top Layer And Track (5742mil,1819mil)(5858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C11-2(5766.583mil,1855mil) on Top Layer And Track (5742mil,1891mil)(5858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C112-1(1598.559mil,885.951mil) on Bottom Layer And Track (1579.559mil,863.951mil)(1579.559mil,907.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C112-1(1598.559mil,885.951mil) on Bottom Layer And Track (1579.559mil,863.951mil)(1680.559mil,863.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C112-1(1598.559mil,885.951mil) on Bottom Layer And Track (1579.559mil,907.951mil)(1680.559mil,907.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C112-2(1661.559mil,885.951mil) on Bottom Layer And Track (1579.559mil,863.951mil)(1680.559mil,863.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C112-2(1661.559mil,885.951mil) on Bottom Layer And Track (1579.559mil,907.951mil)(1680.559mil,907.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C112-2(1661.559mil,885.951mil) on Bottom Layer And Track (1680.559mil,863.951mil)(1680.559mil,907.951mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C1-2(3266.583mil,1855mil) on Top Layer And Track (3242mil,1819mil)(3242mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C1-2(3266.583mil,1855mil) on Top Layer And Track (3242mil,1819mil)(3358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C1-2(3266.583mil,1855mil) on Top Layer And Track (3242mil,1891mil)(3358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C12-1(6083.417mil,1855mil) on Top Layer And Track (5992mil,1819mil)(6108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C12-1(6083.417mil,1855mil) on Top Layer And Track (5992mil,1891mil)(6108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C12-1(6083.417mil,1855mil) on Top Layer And Track (6108mil,1819mil)(6108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C12-2(6016.583mil,1855mil) on Top Layer And Track (5992mil,1819mil)(5992mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C12-2(6016.583mil,1855mil) on Top Layer And Track (5992mil,1819mil)(6108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C12-2(6016.583mil,1855mil) on Top Layer And Track (5992mil,1891mil)(6108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C13-1(6333.417mil,1855mil) on Top Layer And Track (6242mil,1819mil)(6358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C13-1(6333.417mil,1855mil) on Top Layer And Track (6242mil,1891mil)(6358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C13-1(6333.417mil,1855mil) on Top Layer And Track (6358mil,1819mil)(6358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C13-2(6266.583mil,1855mil) on Top Layer And Track (6242mil,1819mil)(6242mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C13-2(6266.583mil,1855mil) on Top Layer And Track (6242mil,1819mil)(6358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C13-2(6266.583mil,1855mil) on Top Layer And Track (6242mil,1891mil)(6358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-1(6583.417mil,1855mil) on Top Layer And Track (6492mil,1819mil)(6608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-1(6583.417mil,1855mil) on Top Layer And Track (6492mil,1891mil)(6608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C14-1(6583.417mil,1855mil) on Top Layer And Track (6608mil,1819mil)(6608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C14-2(6516.583mil,1855mil) on Top Layer And Track (6492mil,1819mil)(6492mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-2(6516.583mil,1855mil) on Top Layer And Track (6492mil,1819mil)(6608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C14-2(6516.583mil,1855mil) on Top Layer And Track (6492mil,1891mil)(6608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-1(6833.417mil,1855mil) on Top Layer And Track (6742mil,1819mil)(6858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-1(6833.417mil,1855mil) on Top Layer And Track (6742mil,1891mil)(6858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C15-1(6833.417mil,1855mil) on Top Layer And Track (6858mil,1819mil)(6858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C15-2(6766.583mil,1855mil) on Top Layer And Track (6742mil,1819mil)(6742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-2(6766.583mil,1855mil) on Top Layer And Track (6742mil,1819mil)(6858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C15-2(6766.583mil,1855mil) on Top Layer And Track (6742mil,1891mil)(6858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-1(7078.417mil,1855mil) on Top Layer And Track (6987mil,1819mil)(7103mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-1(7078.417mil,1855mil) on Top Layer And Track (6987mil,1891mil)(7103mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C16-1(7078.417mil,1855mil) on Top Layer And Track (7103mil,1819mil)(7103mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C16-2(7011.583mil,1855mil) on Top Layer And Track (6987mil,1819mil)(6987mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-2(7011.583mil,1855mil) on Top Layer And Track (6987mil,1819mil)(7103mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C16-2(7011.583mil,1855mil) on Top Layer And Track (6987mil,1891mil)(7103mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-1(7333.417mil,1855mil) on Top Layer And Track (7242mil,1819mil)(7358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-1(7333.417mil,1855mil) on Top Layer And Track (7242mil,1891mil)(7358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C17-1(7333.417mil,1855mil) on Top Layer And Track (7358mil,1819mil)(7358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C17-2(7266.583mil,1855mil) on Top Layer And Track (7242mil,1819mil)(7242mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-2(7266.583mil,1855mil) on Top Layer And Track (7242mil,1819mil)(7358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C17-2(7266.583mil,1855mil) on Top Layer And Track (7242mil,1891mil)(7358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C18-1(7580.78mil,1855mil) on Top Layer And Track (7489.362mil,1819mil)(7605.362mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C18-1(7580.78mil,1855mil) on Top Layer And Track (7489.362mil,1891mil)(7605.362mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C18-1(7580.78mil,1855mil) on Top Layer And Track (7605.362mil,1819mil)(7605.362mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C18-2(7513.945mil,1855mil) on Top Layer And Track (7489.362mil,1819mil)(7489.362mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C18-2(7513.945mil,1855mil) on Top Layer And Track (7489.362mil,1819mil)(7605.362mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C18-2(7513.945mil,1855mil) on Top Layer And Track (7489.362mil,1891mil)(7605.362mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C19-1(7833.417mil,1855mil) on Top Layer And Track (7742mil,1819mil)(7858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C19-1(7833.417mil,1855mil) on Top Layer And Track (7742mil,1891mil)(7858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C19-1(7833.417mil,1855mil) on Top Layer And Track (7858mil,1819mil)(7858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C19-2(7766.583mil,1855mil) on Top Layer And Track (7742mil,1819mil)(7742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C19-2(7766.583mil,1855mil) on Top Layer And Track (7742mil,1819mil)(7858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C19-2(7766.583mil,1855mil) on Top Layer And Track (7742mil,1891mil)(7858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C20-1(8083.417mil,1855mil) on Top Layer And Track (7992mil,1819mil)(8108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C20-1(8083.417mil,1855mil) on Top Layer And Track (7992mil,1891mil)(8108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C20-1(8083.417mil,1855mil) on Top Layer And Track (8108mil,1819mil)(8108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C20-2(8016.583mil,1855mil) on Top Layer And Track (7992mil,1819mil)(7992mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C20-2(8016.583mil,1855mil) on Top Layer And Track (7992mil,1819mil)(8108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C20-2(8016.583mil,1855mil) on Top Layer And Track (7992mil,1891mil)(8108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-1(3583.417mil,1855mil) on Top Layer And Track (3492mil,1819mil)(3608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-1(3583.417mil,1855mil) on Top Layer And Track (3492mil,1891mil)(3608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C2-1(3583.417mil,1855mil) on Top Layer And Track (3608mil,1819mil)(3608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C21-1(8333.417mil,1855mil) on Top Layer And Track (8242mil,1819mil)(8358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C21-1(8333.417mil,1855mil) on Top Layer And Track (8242mil,1891mil)(8358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C21-1(8333.417mil,1855mil) on Top Layer And Track (8358mil,1819mil)(8358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C21-2(8266.583mil,1855mil) on Top Layer And Track (8242mil,1819mil)(8242mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C21-2(8266.583mil,1855mil) on Top Layer And Track (8242mil,1819mil)(8358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C21-2(8266.583mil,1855mil) on Top Layer And Track (8242mil,1891mil)(8358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C2-2(3516.583mil,1855mil) on Top Layer And Track (3492mil,1819mil)(3492mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-2(3516.583mil,1855mil) on Top Layer And Track (3492mil,1819mil)(3608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C2-2(3516.583mil,1855mil) on Top Layer And Track (3492mil,1891mil)(3608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C22-1(8583.417mil,1855mil) on Top Layer And Track (8492mil,1819mil)(8608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C22-1(8583.417mil,1855mil) on Top Layer And Track (8492mil,1891mil)(8608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C22-1(8583.417mil,1855mil) on Top Layer And Track (8608mil,1819mil)(8608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C22-2(8516.583mil,1855mil) on Top Layer And Track (8492mil,1819mil)(8492mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C22-2(8516.583mil,1855mil) on Top Layer And Track (8492mil,1819mil)(8608mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C22-2(8516.583mil,1855mil) on Top Layer And Track (8492mil,1891mil)(8608mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C23-1(8833.417mil,1855mil) on Top Layer And Track (8742mil,1819mil)(8858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C23-1(8833.417mil,1855mil) on Top Layer And Track (8742mil,1891mil)(8858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C23-1(8833.417mil,1855mil) on Top Layer And Track (8858mil,1819mil)(8858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C23-2(8766.583mil,1855mil) on Top Layer And Track (8742mil,1819mil)(8742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C23-2(8766.583mil,1855mil) on Top Layer And Track (8742mil,1819mil)(8858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C23-2(8766.583mil,1855mil) on Top Layer And Track (8742mil,1891mil)(8858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C24-1(9083.417mil,1855mil) on Top Layer And Track (8992mil,1819mil)(9108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C24-1(9083.417mil,1855mil) on Top Layer And Track (8992mil,1891mil)(9108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C24-1(9083.417mil,1855mil) on Top Layer And Track (9108mil,1819mil)(9108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C24-2(9016.583mil,1855mil) on Top Layer And Track (8992mil,1819mil)(8992mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C24-2(9016.583mil,1855mil) on Top Layer And Track (8992mil,1819mil)(9108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C24-2(9016.583mil,1855mil) on Top Layer And Track (8992mil,1891mil)(9108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C25-1(3300mil,1257.079mil) on Bottom Layer And Track (3264mil,1165.661mil)(3264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C25-1(3300mil,1257.079mil) on Bottom Layer And Track (3264mil,1281.661mil)(3336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C25-1(3300mil,1257.079mil) on Bottom Layer And Track (3336mil,1165.661mil)(3336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C25-2(3300mil,1190.244mil) on Bottom Layer And Track (3264mil,1165.661mil)(3264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C25-2(3300mil,1190.244mil) on Bottom Layer And Track (3264mil,1165.661mil)(3336mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C25-2(3300mil,1190.244mil) on Bottom Layer And Track (3336mil,1165.661mil)(3336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C26-1(3550mil,1257.079mil) on Bottom Layer And Track (3514mil,1165.661mil)(3514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C26-1(3550mil,1257.079mil) on Bottom Layer And Track (3514mil,1281.661mil)(3586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C26-1(3550mil,1257.079mil) on Bottom Layer And Track (3586mil,1165.661mil)(3586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C26-2(3550mil,1190.244mil) on Bottom Layer And Track (3514mil,1165.661mil)(3514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C26-2(3550mil,1190.244mil) on Bottom Layer And Track (3514mil,1165.661mil)(3586mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C26-2(3550mil,1190.244mil) on Bottom Layer And Track (3586mil,1165.661mil)(3586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C27-1(3800mil,1257.079mil) on Bottom Layer And Track (3764mil,1165.661mil)(3764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C27-1(3800mil,1257.079mil) on Bottom Layer And Track (3764mil,1281.661mil)(3836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C27-1(3800mil,1257.079mil) on Bottom Layer And Track (3836mil,1165.661mil)(3836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C27-2(3800mil,1190.244mil) on Bottom Layer And Track (3764mil,1165.661mil)(3764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C27-2(3800mil,1190.244mil) on Bottom Layer And Track (3764mil,1165.661mil)(3836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C27-2(3800mil,1190.244mil) on Bottom Layer And Track (3836mil,1165.661mil)(3836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C28-1(4050mil,1257.079mil) on Bottom Layer And Track (4014mil,1165.661mil)(4014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C28-1(4050mil,1257.079mil) on Bottom Layer And Track (4014mil,1281.661mil)(4086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C28-1(4050mil,1257.079mil) on Bottom Layer And Track (4086mil,1165.661mil)(4086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C28-2(4050mil,1190.244mil) on Bottom Layer And Track (4014mil,1165.661mil)(4014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C28-2(4050mil,1190.244mil) on Bottom Layer And Track (4014mil,1165.661mil)(4086mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C28-2(4050mil,1190.244mil) on Bottom Layer And Track (4086mil,1165.661mil)(4086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C29-1(4300mil,1257.079mil) on Bottom Layer And Track (4264mil,1165.661mil)(4264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C29-1(4300mil,1257.079mil) on Bottom Layer And Track (4264mil,1281.661mil)(4336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C29-1(4300mil,1257.079mil) on Bottom Layer And Track (4336mil,1165.661mil)(4336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C29-2(4300mil,1190.244mil) on Bottom Layer And Track (4264mil,1165.661mil)(4264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C29-2(4300mil,1190.244mil) on Bottom Layer And Track (4264mil,1165.661mil)(4336mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C29-2(4300mil,1190.244mil) on Bottom Layer And Track (4336mil,1165.661mil)(4336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-1(4550mil,1257.079mil) on Bottom Layer And Track (4514mil,1165.661mil)(4514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C30-1(4550mil,1257.079mil) on Bottom Layer And Track (4514mil,1281.661mil)(4586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-1(4550mil,1257.079mil) on Bottom Layer And Track (4586mil,1165.661mil)(4586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-2(4550mil,1190.244mil) on Bottom Layer And Track (4514mil,1165.661mil)(4514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C30-2(4550mil,1190.244mil) on Bottom Layer And Track (4514mil,1165.661mil)(4586mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C30-2(4550mil,1190.244mil) on Bottom Layer And Track (4586mil,1165.661mil)(4586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-1(3833.417mil,1855mil) on Top Layer And Track (3742mil,1819mil)(3858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-1(3833.417mil,1855mil) on Top Layer And Track (3742mil,1891mil)(3858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C3-1(3833.417mil,1855mil) on Top Layer And Track (3858mil,1819mil)(3858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-1(4800mil,1257.079mil) on Bottom Layer And Track (4764mil,1165.661mil)(4764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C31-1(4800mil,1257.079mil) on Bottom Layer And Track (4764mil,1281.661mil)(4836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-1(4800mil,1257.079mil) on Bottom Layer And Track (4836mil,1165.661mil)(4836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-2(4800mil,1190.244mil) on Bottom Layer And Track (4764mil,1165.661mil)(4764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C31-2(4800mil,1190.244mil) on Bottom Layer And Track (4764mil,1165.661mil)(4836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C31-2(4800mil,1190.244mil) on Bottom Layer And Track (4836mil,1165.661mil)(4836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C3-2(3766.583mil,1855mil) on Top Layer And Track (3742mil,1819mil)(3742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-2(3766.583mil,1855mil) on Top Layer And Track (3742mil,1819mil)(3858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C3-2(3766.583mil,1855mil) on Top Layer And Track (3742mil,1891mil)(3858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C32-1(5050mil,1257.079mil) on Bottom Layer And Track (5014mil,1165.661mil)(5014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C32-1(5050mil,1257.079mil) on Bottom Layer And Track (5014mil,1281.661mil)(5086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C32-1(5050mil,1257.079mil) on Bottom Layer And Track (5086mil,1165.661mil)(5086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C32-2(5050mil,1190.244mil) on Bottom Layer And Track (5014mil,1165.661mil)(5014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C32-2(5050mil,1190.244mil) on Bottom Layer And Track (5014mil,1165.661mil)(5086mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C32-2(5050mil,1190.244mil) on Bottom Layer And Track (5086mil,1165.661mil)(5086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C33-2(5300mil,1190.244mil) on Bottom Layer And Track (5264mil,1165.661mil)(5264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C33-2(5300mil,1190.244mil) on Bottom Layer And Track (5264mil,1165.661mil)(5336mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C33-2(5300mil,1190.244mil) on Bottom Layer And Track (5336mil,1165.661mil)(5336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C35-1(5800mil,1257.079mil) on Bottom Layer And Track (5764mil,1165.661mil)(5764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C35-1(5800mil,1257.079mil) on Bottom Layer And Track (5764mil,1281.661mil)(5836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C35-1(5800mil,1257.079mil) on Bottom Layer And Track (5836mil,1165.661mil)(5836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C35-2(5800mil,1190.244mil) on Bottom Layer And Track (5764mil,1165.661mil)(5764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C35-2(5800mil,1190.244mil) on Bottom Layer And Track (5764mil,1165.661mil)(5836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C35-2(5800mil,1190.244mil) on Bottom Layer And Track (5836mil,1165.661mil)(5836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C36-1(6025mil,1257.079mil) on Bottom Layer And Track (5989mil,1165.661mil)(5989mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C36-1(6025mil,1257.079mil) on Bottom Layer And Track (5989mil,1281.661mil)(6061mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C36-1(6025mil,1257.079mil) on Bottom Layer And Track (6061mil,1165.661mil)(6061mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C36-2(6025mil,1190.244mil) on Bottom Layer And Track (5989mil,1165.661mil)(5989mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C36-2(6025mil,1190.244mil) on Bottom Layer And Track (5989mil,1165.661mil)(6061mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C36-2(6025mil,1190.244mil) on Bottom Layer And Track (6061mil,1165.661mil)(6061mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C37-1(6300mil,1257.079mil) on Bottom Layer And Track (6264mil,1165.661mil)(6264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C37-1(6300mil,1257.079mil) on Bottom Layer And Track (6264mil,1281.661mil)(6336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C37-1(6300mil,1257.079mil) on Bottom Layer And Track (6336mil,1165.661mil)(6336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C37-2(6300mil,1190.244mil) on Bottom Layer And Track (6264mil,1165.661mil)(6264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C37-2(6300mil,1190.244mil) on Bottom Layer And Track (6264mil,1165.661mil)(6336mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C37-2(6300mil,1190.244mil) on Bottom Layer And Track (6336mil,1165.661mil)(6336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C38-1(6550mil,1257.079mil) on Bottom Layer And Track (6514mil,1165.661mil)(6514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C38-1(6550mil,1257.079mil) on Bottom Layer And Track (6514mil,1281.661mil)(6586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C38-1(6550mil,1257.079mil) on Bottom Layer And Track (6586mil,1165.661mil)(6586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C38-2(6550mil,1190.244mil) on Bottom Layer And Track (6514mil,1165.661mil)(6514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C38-2(6550mil,1190.244mil) on Bottom Layer And Track (6514mil,1165.661mil)(6586mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C38-2(6550mil,1190.244mil) on Bottom Layer And Track (6586mil,1165.661mil)(6586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C39-1(6800mil,1257.079mil) on Bottom Layer And Track (6764mil,1165.661mil)(6764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C39-1(6800mil,1257.079mil) on Bottom Layer And Track (6764mil,1281.661mil)(6836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C39-1(6800mil,1257.079mil) on Bottom Layer And Track (6836mil,1165.661mil)(6836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C39-2(6800mil,1190.244mil) on Bottom Layer And Track (6764mil,1165.661mil)(6764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C39-2(6800mil,1190.244mil) on Bottom Layer And Track (6764mil,1165.661mil)(6836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C39-2(6800mil,1190.244mil) on Bottom Layer And Track (6836mil,1165.661mil)(6836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C40-1(7050mil,1257.079mil) on Bottom Layer And Track (7014mil,1165.661mil)(7014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C40-1(7050mil,1257.079mil) on Bottom Layer And Track (7014mil,1281.661mil)(7086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C40-1(7050mil,1257.079mil) on Bottom Layer And Track (7086mil,1165.661mil)(7086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C40-2(7050mil,1190.244mil) on Bottom Layer And Track (7014mil,1165.661mil)(7014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C40-2(7050mil,1190.244mil) on Bottom Layer And Track (7014mil,1165.661mil)(7086mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C40-2(7050mil,1190.244mil) on Bottom Layer And Track (7086mil,1165.661mil)(7086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-1(4083.417mil,1855mil) on Top Layer And Track (3992mil,1819mil)(4108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-1(4083.417mil,1855mil) on Top Layer And Track (3992mil,1891mil)(4108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C4-1(4083.417mil,1855mil) on Top Layer And Track (4108mil,1819mil)(4108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C41-1(7300mil,1257.079mil) on Bottom Layer And Track (7264mil,1165.661mil)(7264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C41-1(7300mil,1257.079mil) on Bottom Layer And Track (7264mil,1281.661mil)(7336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C41-1(7300mil,1257.079mil) on Bottom Layer And Track (7336mil,1165.661mil)(7336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C41-2(7300mil,1190.244mil) on Bottom Layer And Track (7264mil,1165.661mil)(7264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C41-2(7300mil,1190.244mil) on Bottom Layer And Track (7264mil,1165.661mil)(7336mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C41-2(7300mil,1190.244mil) on Bottom Layer And Track (7336mil,1165.661mil)(7336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C4-2(4016.583mil,1855mil) on Top Layer And Track (3992mil,1819mil)(3992mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-2(4016.583mil,1855mil) on Top Layer And Track (3992mil,1819mil)(4108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C4-2(4016.583mil,1855mil) on Top Layer And Track (3992mil,1891mil)(4108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-1(7550mil,1257.079mil) on Bottom Layer And Track (7514mil,1165.661mil)(7514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C42-1(7550mil,1257.079mil) on Bottom Layer And Track (7514mil,1281.661mil)(7586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-1(7550mil,1257.079mil) on Bottom Layer And Track (7586mil,1165.661mil)(7586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-2(7550mil,1190.244mil) on Bottom Layer And Track (7514mil,1165.661mil)(7514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C42-2(7550mil,1190.244mil) on Bottom Layer And Track (7514mil,1165.661mil)(7586mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C42-2(7550mil,1190.244mil) on Bottom Layer And Track (7586mil,1165.661mil)(7586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-1(7800mil,1257.079mil) on Bottom Layer And Track (7764mil,1165.661mil)(7764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C43-1(7800mil,1257.079mil) on Bottom Layer And Track (7764mil,1281.661mil)(7836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-1(7800mil,1257.079mil) on Bottom Layer And Track (7836mil,1165.661mil)(7836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-2(7800mil,1190.244mil) on Bottom Layer And Track (7764mil,1165.661mil)(7764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C43-2(7800mil,1190.244mil) on Bottom Layer And Track (7764mil,1165.661mil)(7836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C43-2(7800mil,1190.244mil) on Bottom Layer And Track (7836mil,1165.661mil)(7836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C44-1(8050mil,1257.079mil) on Bottom Layer And Track (8014mil,1165.661mil)(8014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C44-1(8050mil,1257.079mil) on Bottom Layer And Track (8014mil,1281.661mil)(8086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C44-1(8050mil,1257.079mil) on Bottom Layer And Track (8086mil,1165.661mil)(8086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C44-2(8050mil,1190.244mil) on Bottom Layer And Track (8014mil,1165.661mil)(8014mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C44-2(8050mil,1190.244mil) on Bottom Layer And Track (8014mil,1165.661mil)(8086mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C44-2(8050mil,1190.244mil) on Bottom Layer And Track (8086mil,1165.661mil)(8086mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C45-1(8300mil,1257.079mil) on Bottom Layer And Track (8264mil,1165.661mil)(8264mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C45-1(8300mil,1257.079mil) on Bottom Layer And Track (8264mil,1281.661mil)(8336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C45-1(8300mil,1257.079mil) on Bottom Layer And Track (8336mil,1165.661mil)(8336mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C46-2(8550mil,1190.244mil) on Bottom Layer And Track (8514mil,1165.661mil)(8514mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C46-2(8550mil,1190.244mil) on Bottom Layer And Track (8514mil,1165.661mil)(8586mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C46-2(8550mil,1190.244mil) on Bottom Layer And Track (8586mil,1165.661mil)(8586mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C47-2(8800mil,1190.244mil) on Bottom Layer And Track (8764mil,1165.661mil)(8764mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C47-2(8800mil,1190.244mil) on Bottom Layer And Track (8764mil,1165.661mil)(8836mil,1165.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C47-2(8800mil,1190.244mil) on Bottom Layer And Track (8836mil,1165.661mil)(8836mil,1281.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C48-1(9155mil,1198.417mil) on Bottom Layer And Track (9119mil,1107mil)(9119mil,1223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C48-1(9155mil,1198.417mil) on Bottom Layer And Track (9119mil,1223mil)(9191mil,1223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C48-1(9155mil,1198.417mil) on Bottom Layer And Track (9191mil,1107mil)(9191mil,1223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C48-2(9155mil,1131.583mil) on Bottom Layer And Track (9119mil,1107mil)(9119mil,1223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C48-2(9155mil,1131.583mil) on Bottom Layer And Track (9119mil,1107mil)(9191mil,1107mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C48-2(9155mil,1131.583mil) on Bottom Layer And Track (9191mil,1107mil)(9191mil,1223mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C50-1(7910.315mil,1012.078mil) on Top Layer And Track (7874.315mil,1036.661mil)(7946.315mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C50-1(7910.315mil,1012.078mil) on Top Layer And Track (7874.315mil,920.661mil)(7874.315mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C50-1(7910.315mil,1012.078mil) on Top Layer And Track (7946.315mil,920.661mil)(7946.315mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C50-2(7910.315mil,945.244mil) on Top Layer And Track (7874.315mil,920.661mil)(7874.315mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C50-2(7910.315mil,945.244mil) on Top Layer And Track (7874.315mil,920.661mil)(7946.315mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C50-2(7910.315mil,945.244mil) on Top Layer And Track (7946.315mil,920.661mil)(7946.315mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C5-1(4328.417mil,1855mil) on Top Layer And Track (4237mil,1819mil)(4353mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C5-1(4328.417mil,1855mil) on Top Layer And Track (4237mil,1891mil)(4353mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C5-1(4328.417mil,1855mil) on Top Layer And Track (4353mil,1819mil)(4353mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C51-1(4870mil,1012.079mil) on Top Layer And Track (4834mil,1036.661mil)(4906mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C51-1(4870mil,1012.079mil) on Top Layer And Track (4834mil,920.661mil)(4834mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C51-1(4870mil,1012.079mil) on Top Layer And Track (4906mil,920.661mil)(4906mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C51-2(4870mil,945.244mil) on Top Layer And Track (4834mil,920.661mil)(4834mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C51-2(4870mil,945.244mil) on Top Layer And Track (4834mil,920.661mil)(4906mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C51-2(4870mil,945.244mil) on Top Layer And Track (4906mil,920.661mil)(4906mil,1036.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C5-2(4261.583mil,1855mil) on Top Layer And Track (4237mil,1819mil)(4237mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C5-2(4261.583mil,1855mil) on Top Layer And Track (4237mil,1819mil)(4353mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C5-2(4261.583mil,1855mil) on Top Layer And Track (4237mil,1891mil)(4353mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C52-1(7262.5mil,868.658mil) on Top Layer And Track (7239.5mil,851.158mil)(7239.5mil,947.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C52-1(7262.5mil,868.658mil) on Top Layer And Track (7239.5mil,851.158mil)(7285.5mil,851.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C52-1(7262.5mil,868.658mil) on Top Layer And Track (7285.5mil,851.158mil)(7285.5mil,947.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C52-2(7262.5mil,929.658mil) on Top Layer And Track (7239.5mil,851.158mil)(7239.5mil,947.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C52-2(7262.5mil,929.658mil) on Top Layer And Track (7239.5mil,947.158mil)(7285.5mil,947.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C52-2(7262.5mil,929.658mil) on Top Layer And Track (7285.5mil,851.158mil)(7285.5mil,947.158mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-1(7263.662mil,808.235mil) on Top Layer And Track (7240.662mil,729.735mil)(7240.662mil,825.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C54-1(7263.662mil,808.235mil) on Top Layer And Track (7240.662mil,825.735mil)(7286.662mil,825.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-1(7263.662mil,808.235mil) on Top Layer And Track (7286.662mil,729.735mil)(7286.662mil,825.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-2(7263.662mil,747.235mil) on Top Layer And Track (7240.662mil,729.735mil)(7240.662mil,825.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C54-2(7263.662mil,747.235mil) on Top Layer And Track (7240.662mil,729.735mil)(7286.662mil,729.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C54-2(7263.662mil,747.235mil) on Top Layer And Track (7286.662mil,729.735mil)(7286.662mil,825.735mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-1(4233mil,805.5mil) on Top Layer And Track (4210mil,727mil)(4210mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C55-1(4233mil,805.5mil) on Top Layer And Track (4210mil,823mil)(4256mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-1(4233mil,805.5mil) on Top Layer And Track (4256mil,727mil)(4256mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-2(4233mil,744.5mil) on Top Layer And Track (4210mil,727mil)(4210mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C55-2(4233mil,744.5mil) on Top Layer And Track (4210mil,727mil)(4256mil,727mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C55-2(4233mil,744.5mil) on Top Layer And Track (4256mil,727mil)(4256mil,823mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C56-1(7452.5mil,567mil) on Top Layer And Track (7435mil,544mil)(7435mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-1(7452.5mil,567mil) on Top Layer And Track (7435mil,544mil)(7531mil,544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-1(7452.5mil,567mil) on Top Layer And Track (7435mil,590mil)(7531mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-2(7513.5mil,567mil) on Top Layer And Track (7435mil,544mil)(7531mil,544mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C56-2(7513.5mil,567mil) on Top Layer And Track (7435mil,590mil)(7531mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C56-2(7513.5mil,567mil) on Top Layer And Track (7531mil,544mil)(7531mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.589mil < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Text "C57" (4331mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Track (4392.905mil,540.764mil)(4392.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Track (4392.905mil,540.764mil)(4488.905mil,540.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Track (4392.905mil,586.764mil)(4488.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.508mil < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Track (4393mil,488mil)(4393mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.508mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.264mil < 10mil) Between Pad C57-1(4410.405mil,563.764mil) on Top Layer And Track (4393mil,532mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C57-2(4471.405mil,563.764mil) on Top Layer And Track (4392.905mil,540.764mil)(4488.905mil,540.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C57-2(4471.405mil,563.764mil) on Top Layer And Track (4392.905mil,586.764mil)(4488.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.264mil < 10mil) Between Pad C57-2(4471.405mil,563.764mil) on Top Layer And Track (4393mil,532mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C57-2(4471.405mil,563.764mil) on Top Layer And Track (4488.905mil,540.764mil)(4488.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad C58-1(7417.673mil,510mil) on Top Layer And Text "C56" (7368mil,542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C58-1(7417.673mil,510mil) on Top Layer And Track (7339.173mil,487mil)(7435.173mil,487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C58-1(7417.673mil,510mil) on Top Layer And Track (7339.173mil,533mil)(7435.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C58-1(7417.673mil,510mil) on Top Layer And Track (7435.173mil,487mil)(7435.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.5mil < 10mil) Between Pad C58-2(7356.673mil,510mil) on Top Layer And Text "C56" (7368mil,542mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C58-2(7356.673mil,510mil) on Top Layer And Track (7339.173mil,487mil)(7339.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C58-2(7356.673mil,510mil) on Top Layer And Track (7339.173mil,487mil)(7435.173mil,487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C58-2(7356.673mil,510mil) on Top Layer And Track (7339.173mil,533mil)(7435.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Text "C57" (4331mil,541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4289.173mil,487mil)(4385.173mil,487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4289.173mil,533mil)(4385.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4385.173mil,487mil)(4385.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4393mil,488mil)(4393mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.019mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4393mil,488mil)(4494mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.019mil < 10mil) Between Pad C59-1(4367.673mil,510mil) on Top Layer And Track (4393mil,532mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.019mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.341mil < 10mil) Between Pad C59-2(4306.673mil,510mil) on Top Layer And Text "C59" (4201.857mil,495mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C59-2(4306.673mil,510mil) on Top Layer And Track (4289.173mil,487mil)(4289.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C59-2(4306.673mil,510mil) on Top Layer And Track (4289.173mil,487mil)(4385.173mil,487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C59-2(4306.673mil,510mil) on Top Layer And Track (4289.173mil,533mil)(4385.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C60-1(7395.5mil,595mil) on Top Layer And Track (7317mil,572mil)(7413mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C60-1(7395.5mil,595mil) on Top Layer And Track (7317mil,618mil)(7413mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C60-1(7395.5mil,595mil) on Top Layer And Track (7413mil,572mil)(7413mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C60-2(7334.5mil,595mil) on Top Layer And Track (7317mil,572mil)(7317mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C60-2(7334.5mil,595mil) on Top Layer And Track (7317mil,572mil)(7413mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C60-2(7334.5mil,595mil) on Top Layer And Track (7317mil,618mil)(7413mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C6-1(4588.417mil,1855mil) on Top Layer And Track (4497mil,1819mil)(4613mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C6-1(4588.417mil,1855mil) on Top Layer And Track (4497mil,1891mil)(4613mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C6-1(4588.417mil,1855mil) on Top Layer And Track (4613mil,1819mil)(4613mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C61-1(4345.5mil,595mil) on Top Layer And Track (4267mil,572mil)(4363mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C61-1(4345.5mil,595mil) on Top Layer And Track (4267mil,618mil)(4363mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C61-1(4345.5mil,595mil) on Top Layer And Track (4363mil,572mil)(4363mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C61-2(4284.5mil,595mil) on Top Layer And Track (4267mil,572mil)(4267mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C61-2(4284.5mil,595mil) on Top Layer And Track (4267mil,572mil)(4363mil,572mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C61-2(4284.5mil,595mil) on Top Layer And Track (4267mil,618mil)(4363mil,618mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C6-2(4521.583mil,1855mil) on Top Layer And Track (4497mil,1819mil)(4497mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C6-2(4521.583mil,1855mil) on Top Layer And Track (4497mil,1819mil)(4613mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C6-2(4521.583mil,1855mil) on Top Layer And Track (4497mil,1891mil)(4613mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C62-1(7538.138mil,625.661mil) on Top Layer And Track (7459.638mil,602.661mil)(7555.638mil,602.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C62-1(7538.138mil,625.661mil) on Top Layer And Track (7459.638mil,648.661mil)(7555.638mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C62-1(7538.138mil,625.661mil) on Top Layer And Track (7555.638mil,602.661mil)(7555.638mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad C62-1(7538.138mil,625.661mil) on Top Layer And Track (7563mil,545mil)(7563mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.362mil < 10mil) Between Pad C62-1(7538.138mil,625.661mil) on Top Layer And Track (7563mil,641mil)(7609mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.362mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C62-2(7477.138mil,625.661mil) on Top Layer And Track (7459.638mil,602.661mil)(7459.638mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C62-2(7477.138mil,625.661mil) on Top Layer And Track (7459.638mil,602.661mil)(7555.638mil,602.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C62-2(7477.138mil,625.661mil) on Top Layer And Track (7459.638mil,648.661mil)(7555.638mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C63-1(4496.996mil,625.661mil) on Top Layer And Track (4418.496mil,602.661mil)(4514.496mil,602.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C63-1(4496.996mil,625.661mil) on Top Layer And Track (4418.496mil,648.661mil)(4514.496mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C63-1(4496.996mil,625.661mil) on Top Layer And Track (4514.496mil,602.661mil)(4514.496mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C63-2(4435.996mil,625.661mil) on Top Layer And Track (4418.496mil,602.661mil)(4418.496mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C63-2(4435.996mil,625.661mil) on Top Layer And Track (4418.496mil,602.661mil)(4514.496mil,602.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C63-2(4435.996mil,625.661mil) on Top Layer And Track (4418.496mil,648.661mil)(4514.496mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.394mil < 10mil) Between Pad C64-1(7586mil,623.5mil) on Top Layer And Track (7459.638mil,602.661mil)(7555.638mil,602.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.862mil < 10mil) Between Pad C64-1(7586mil,623.5mil) on Top Layer And Track (7555.638mil,602.661mil)(7555.638mil,648.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C64-1(7586mil,623.5mil) on Top Layer And Track (7563mil,545mil)(7563mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-1(7586mil,623.5mil) on Top Layer And Track (7563mil,641mil)(7609mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C64-1(7586mil,623.5mil) on Top Layer And Track (7609mil,545mil)(7609mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C64-2(7586mil,562.5mil) on Top Layer And Track (7563mil,545mil)(7563mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C64-2(7586mil,562.5mil) on Top Layer And Track (7563mil,545mil)(7609mil,545mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C64-2(7586mil,562.5mil) on Top Layer And Track (7609mil,545mil)(7609mil,641mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-1(5925.417mil,356mil) on Top Layer And Track (5834mil,320mil)(5950mil,320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-1(5925.417mil,356mil) on Top Layer And Track (5834mil,392mil)(5950mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C65-1(5925.417mil,356mil) on Top Layer And Track (5950mil,320mil)(5950mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C65-2(5858.583mil,356mil) on Top Layer And Track (5834mil,320mil)(5834mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-2(5858.583mil,356mil) on Top Layer And Track (5834mil,320mil)(5950mil,320mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C65-2(5858.583mil,356mil) on Top Layer And Track (5834mil,392mil)(5950mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C66-1(4548mil,631.5mil) on Top Layer And Track (4525mil,553mil)(4525mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C66-1(4548mil,631.5mil) on Top Layer And Track (4525mil,649mil)(4571mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C66-1(4548mil,631.5mil) on Top Layer And Track (4571mil,553mil)(4571mil,649mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C67-1(7645mil,624.5mil) on Top Layer And Track (7622mil,546mil)(7622mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C67-1(7645mil,624.5mil) on Top Layer And Track (7622mil,642mil)(7668mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C67-1(7645mil,624.5mil) on Top Layer And Track (7668mil,546mil)(7668mil,642mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-1(4604.332mil,635.5mil) on Top Layer And Track (4581.332mil,557mil)(4581.332mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C68-1(4604.332mil,635.5mil) on Top Layer And Track (4581.332mil,653mil)(4627.332mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-1(4604.332mil,635.5mil) on Top Layer And Track (4627.332mil,557mil)(4627.332mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-2(4604.332mil,574.5mil) on Top Layer And Track (4581.332mil,557mil)(4581.332mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C68-2(4604.332mil,574.5mil) on Top Layer And Track (4581.332mil,557mil)(4627.332mil,557mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C68-2(4604.332mil,574.5mil) on Top Layer And Track (4627.332mil,557mil)(4627.332mil,653mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-1(8687.663mil,810.244mil) on Top Layer And Track (8651.663mil,785.661mil)(8651.663mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C69-1(8687.663mil,810.244mil) on Top Layer And Track (8651.663mil,785.661mil)(8723.663mil,785.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C69-1(8687.663mil,810.244mil) on Top Layer And Track (8656.168mil,692.322mil)(8656.168mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C69-1(8687.663mil,810.244mil) on Top Layer And Track (8656.168mil,775mil)(8766.404mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-1(8687.663mil,810.244mil) on Top Layer And Track (8723.663mil,785.661mil)(8723.663mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-2(8687.663mil,877.078mil) on Top Layer And Track (8651.663mil,785.661mil)(8651.663mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C69-2(8687.663mil,877.078mil) on Top Layer And Track (8651.663mil,901.661mil)(8723.663mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C69-2(8687.663mil,877.078mil) on Top Layer And Track (8723.663mil,785.661mil)(8723.663mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-1(5646.521mil,810.244mil) on Top Layer And Track (5610.521mil,785.661mil)(5610.521mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C70-1(5646.521mil,810.244mil) on Top Layer And Track (5610.521mil,785.661mil)(5682.521mil,785.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C70-1(5646.521mil,810.244mil) on Top Layer And Track (5615.025mil,692.323mil)(5615.025mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.307mil < 10mil) Between Pad C70-1(5646.521mil,810.244mil) on Top Layer And Track (5615.025mil,775mil)(5725.261mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.307mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-1(5646.521mil,810.244mil) on Top Layer And Track (5682.521mil,785.661mil)(5682.521mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-2(5646.521mil,877.079mil) on Top Layer And Track (5610.521mil,785.661mil)(5610.521mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C70-2(5646.521mil,877.079mil) on Top Layer And Track (5610.521mil,901.661mil)(5682.521mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C70-2(5646.521mil,877.079mil) on Top Layer And Track (5682.521mil,785.661mil)(5682.521mil,901.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C7-1(4833.417mil,1855mil) on Top Layer And Track (4742mil,1819mil)(4858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C7-1(4833.417mil,1855mil) on Top Layer And Track (4742mil,1891mil)(4858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C7-1(4833.417mil,1855mil) on Top Layer And Track (4858mil,1819mil)(4858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C71-1(6596.914mil,355mil) on Top Layer And Track (6572.331mil,319mil)(6572.331mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C71-1(6596.914mil,355mil) on Top Layer And Track (6572.331mil,319mil)(6688.331mil,319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C71-1(6596.914mil,355mil) on Top Layer And Track (6572.331mil,391mil)(6688.331mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C71-2(6663.749mil,355mil) on Top Layer And Track (6572.331mil,319mil)(6688.331mil,319mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C71-2(6663.749mil,355mil) on Top Layer And Track (6572.331mil,391mil)(6688.331mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C71-2(6663.749mil,355mil) on Top Layer And Track (6688.331mil,319mil)(6688.331mil,391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C7-2(4766.583mil,1855mil) on Top Layer And Track (4742mil,1819mil)(4742mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C7-2(4766.583mil,1855mil) on Top Layer And Track (4742mil,1819mil)(4858mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C7-2(4766.583mil,1855mil) on Top Layer And Track (4742mil,1891mil)(4858mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C72-1(6444.417mil,315.787mil) on Top Layer And Track (6353mil,279.787mil)(6469mil,279.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C72-1(6444.417mil,315.787mil) on Top Layer And Track (6353mil,351.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.925mil < 10mil) Between Pad C72-1(6444.417mil,315.787mil) on Top Layer And Track (6353mil,358.212mil)(6469mil,358.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C72-1(6444.417mil,315.787mil) on Top Layer And Track (6469mil,279.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.272mil < 10mil) Between Pad C72-1(6444.417mil,315.787mil) on Top Layer And Track (6469mil,358.212mil)(6469mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C72-2(6377.583mil,315.787mil) on Top Layer And Track (6353mil,279.787mil)(6353mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C72-2(6377.583mil,315.787mil) on Top Layer And Track (6353mil,279.787mil)(6469mil,279.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C72-2(6377.583mil,315.787mil) on Top Layer And Track (6353mil,351.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.272mil < 10mil) Between Pad C72-2(6377.583mil,315.787mil) on Top Layer And Track (6353mil,358.212mil)(6353mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.925mil < 10mil) Between Pad C72-2(6377.583mil,315.787mil) on Top Layer And Track (6353mil,358.212mil)(6469mil,358.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.925mil < 10mil) Between Pad C73-1(6444.417mil,394.212mil) on Top Layer And Track (6353mil,351.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C73-1(6444.417mil,394.212mil) on Top Layer And Track (6353mil,358.212mil)(6469mil,358.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C73-1(6444.417mil,394.212mil) on Top Layer And Track (6353mil,430.212mil)(6469mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.272mil < 10mil) Between Pad C73-1(6444.417mil,394.212mil) on Top Layer And Track (6469mil,279.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C73-1(6444.417mil,394.212mil) on Top Layer And Track (6469mil,358.212mil)(6469mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.272mil < 10mil) Between Pad C73-2(6377.583mil,394.212mil) on Top Layer And Track (6353mil,279.787mil)(6353mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.272mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.925mil < 10mil) Between Pad C73-2(6377.583mil,394.212mil) on Top Layer And Track (6353mil,351.787mil)(6469mil,351.787mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.925mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C73-2(6377.583mil,394.212mil) on Top Layer And Track (6353mil,358.212mil)(6353mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C73-2(6377.583mil,394.212mil) on Top Layer And Track (6353mil,358.212mil)(6469mil,358.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C73-2(6377.583mil,394.212mil) on Top Layer And Track (6353mil,430.212mil)(6469mil,430.212mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C74-1(2716.339mil,890.63mil) on Top Layer And Track (2605.339mil,656.661mil)(2605.339mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.35mil < 10mil) Between Pad C74-1(2716.339mil,890.63mil) on Top Layer And Track (2605.339mil,920.661mil)(2827.339mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C74-1(2716.339mil,890.63mil) on Top Layer And Track (2827.339mil,656.661mil)(2827.339mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C74-2(2716.339mil,686.693mil) on Top Layer And Track (2605.339mil,656.661mil)(2605.339mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.35mil < 10mil) Between Pad C74-2(2716.339mil,686.693mil) on Top Layer And Track (2605.339mil,656.661mil)(2827.339mil,656.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C74-2(2716.339mil,686.693mil) on Top Layer And Track (2827.339mil,656.661mil)(2827.339mil,920.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C75-1(2565.374mil,1201.101mil) on Top Layer And Track (2331.406mil,1090.101mil)(2595.406mil,1090.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C75-1(2565.374mil,1201.101mil) on Top Layer And Track (2331.406mil,1312.101mil)(2595.406mil,1312.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.35mil < 10mil) Between Pad C75-1(2565.374mil,1201.101mil) on Top Layer And Track (2595.406mil,1090.101mil)(2595.406mil,1312.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.35mil < 10mil) Between Pad C75-2(2361.437mil,1201.101mil) on Top Layer And Track (2331.406mil,1090.101mil)(2331.406mil,1312.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.35mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C75-2(2361.437mil,1201.101mil) on Top Layer And Track (2331.406mil,1090.101mil)(2595.406mil,1090.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.004mil < 10mil) Between Pad C75-2(2361.437mil,1201.101mil) on Top Layer And Track (2331.406mil,1312.101mil)(2595.406mil,1312.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.004mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C76-1(1879.76mil,1304.527mil) on Top Layer And Track (1839.76mil,1287.52mil)(1839.76mil,1447.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C76-1(1879.76mil,1304.527mil) on Top Layer And Track (1839.76mil,1287.52mil)(1919.76mil,1287.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C76-1(1879.76mil,1304.527mil) on Top Layer And Track (1919.76mil,1287.52mil)(1919.76mil,1447.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C76-2(1879.76mil,1430.512mil) on Top Layer And Track (1839.76mil,1287.52mil)(1839.76mil,1447.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.303mil < 10mil) Between Pad C76-2(1879.76mil,1430.512mil) on Top Layer And Track (1839.76mil,1447.52mil)(1919.76mil,1447.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.303mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.673mil < 10mil) Between Pad C76-2(1879.76mil,1430.512mil) on Top Layer And Track (1919.76mil,1287.52mil)(1919.76mil,1447.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.673mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3018mil,1182.982mil)(3018mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3018mil,1283.982mil)(3062mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.444mil < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3018mil,1292.661mil)(3018mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.179mil < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3018mil,1292.661mil)(3062mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.179mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3062mil,1182.982mil)(3062mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.444mil < 10mil) Between Pad C77-1(3040mil,1264.982mil) on Top Layer And Track (3062mil,1292.661mil)(3062mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.444mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C77-2(3040mil,1201.982mil) on Top Layer And Track (3018mil,1182.982mil)(3018mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C77-2(3040mil,1201.982mil) on Top Layer And Track (3018mil,1182.982mil)(3062mil,1182.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C77-2(3040mil,1201.982mil) on Top Layer And Track (3062mil,1182.982mil)(3062mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C78-1(3215.902mil,1258.661mil) on Top Layer And Track (3133.902mil,1236.661mil)(3234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C78-1(3215.902mil,1258.661mil) on Top Layer And Track (3133.902mil,1280.661mil)(3234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C78-1(3215.902mil,1258.661mil) on Top Layer And Track (3234.902mil,1236.661mil)(3234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C78-2(3152.902mil,1258.661mil) on Top Layer And Track (3133.902mil,1236.661mil)(3133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C78-2(3152.902mil,1258.661mil) on Top Layer And Track (3133.902mil,1236.661mil)(3234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C78-2(3152.902mil,1258.661mil) on Top Layer And Track (3133.902mil,1280.661mil)(3234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C79-1(3466.138mil,1258.898mil) on Top Layer And Track (3384.138mil,1236.898mil)(3485.138mil,1236.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C79-1(3466.138mil,1258.898mil) on Top Layer And Track (3384.138mil,1280.898mil)(3485.138mil,1280.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C79-1(3466.138mil,1258.898mil) on Top Layer And Track (3485.138mil,1236.898mil)(3485.138mil,1280.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C79-2(3403.138mil,1258.898mil) on Top Layer And Track (3384.138mil,1236.898mil)(3384.138mil,1280.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C79-2(3403.138mil,1258.898mil) on Top Layer And Track (3384.138mil,1236.898mil)(3485.138mil,1236.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C79-2(3403.138mil,1258.898mil) on Top Layer And Track (3384.138mil,1280.898mil)(3485.138mil,1280.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C80-1(3715.902mil,1258.661mil) on Top Layer And Track (3633.902mil,1236.661mil)(3734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C80-1(3715.902mil,1258.661mil) on Top Layer And Track (3633.902mil,1280.661mil)(3734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C80-1(3715.902mil,1258.661mil) on Top Layer And Track (3734.902mil,1236.661mil)(3734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C80-2(3652.902mil,1258.661mil) on Top Layer And Track (3633.902mil,1236.661mil)(3633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C80-2(3652.902mil,1258.661mil) on Top Layer And Track (3633.902mil,1236.661mil)(3734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C80-2(3652.902mil,1258.661mil) on Top Layer And Track (3633.902mil,1280.661mil)(3734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C8-1(5083.417mil,1855mil) on Top Layer And Track (4992mil,1819mil)(5108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C8-1(5083.417mil,1855mil) on Top Layer And Track (4992mil,1891mil)(5108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C8-1(5083.417mil,1855mil) on Top Layer And Track (5108mil,1819mil)(5108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C81-1(3965.902mil,1258.661mil) on Top Layer And Track (3883.902mil,1236.661mil)(3984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C81-1(3965.902mil,1258.661mil) on Top Layer And Track (3883.902mil,1280.661mil)(3984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C81-1(3965.902mil,1258.661mil) on Top Layer And Track (3984.902mil,1236.661mil)(3984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C81-2(3902.902mil,1258.661mil) on Top Layer And Track (3883.902mil,1236.661mil)(3883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C81-2(3902.902mil,1258.661mil) on Top Layer And Track (3883.902mil,1236.661mil)(3984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C81-2(3902.902mil,1258.661mil) on Top Layer And Track (3883.902mil,1280.661mil)(3984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C8-2(5016.583mil,1855mil) on Top Layer And Track (4992mil,1819mil)(4992mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C8-2(5016.583mil,1855mil) on Top Layer And Track (4992mil,1819mil)(5108mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C8-2(5016.583mil,1855mil) on Top Layer And Track (4992mil,1891mil)(5108mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C82-1(4215.902mil,1258.661mil) on Top Layer And Track (4133.902mil,1236.661mil)(4234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C82-1(4215.902mil,1258.661mil) on Top Layer And Track (4133.902mil,1280.661mil)(4234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C82-1(4215.902mil,1258.661mil) on Top Layer And Track (4234.902mil,1236.661mil)(4234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C82-2(4152.902mil,1258.661mil) on Top Layer And Track (4133.902mil,1236.661mil)(4133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C82-2(4152.902mil,1258.661mil) on Top Layer And Track (4133.902mil,1236.661mil)(4234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C82-2(4152.902mil,1258.661mil) on Top Layer And Track (4133.902mil,1280.661mil)(4234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C83-1(4465.902mil,1258.661mil) on Top Layer And Track (4383.902mil,1236.661mil)(4484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C83-1(4465.902mil,1258.661mil) on Top Layer And Track (4383.902mil,1280.661mil)(4484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C83-1(4465.902mil,1258.661mil) on Top Layer And Track (4484.902mil,1236.661mil)(4484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C83-2(4402.902mil,1258.661mil) on Top Layer And Track (4383.902mil,1236.661mil)(4383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C83-2(4402.902mil,1258.661mil) on Top Layer And Track (4383.902mil,1236.661mil)(4484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C83-2(4402.902mil,1258.661mil) on Top Layer And Track (4383.902mil,1280.661mil)(4484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C84-1(4715.902mil,1258.661mil) on Top Layer And Track (4633.902mil,1236.661mil)(4734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C84-1(4715.902mil,1258.661mil) on Top Layer And Track (4633.902mil,1280.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C84-1(4715.902mil,1258.661mil) on Top Layer And Track (4690.402mil,1287.661mil)(4734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C84-1(4715.902mil,1258.661mil) on Top Layer And Track (4734.402mil,1287.661mil)(4734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C84-1(4715.902mil,1258.661mil) on Top Layer And Track (4734.902mil,1236.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C84-2(4652.902mil,1258.661mil) on Top Layer And Track (4615.598mil,1287.661mil)(4659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C84-2(4652.902mil,1258.661mil) on Top Layer And Track (4633.902mil,1236.661mil)(4633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C84-2(4652.902mil,1258.661mil) on Top Layer And Track (4633.902mil,1236.661mil)(4734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C84-2(4652.902mil,1258.661mil) on Top Layer And Track (4633.902mil,1280.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C84-2(4652.902mil,1258.661mil) on Top Layer And Track (4659.598mil,1287.661mil)(4659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-1(4965.902mil,1258.661mil) on Top Layer And Track (4883.902mil,1236.661mil)(4984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-1(4965.902mil,1258.661mil) on Top Layer And Track (4883.902mil,1280.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C85-1(4965.902mil,1258.661mil) on Top Layer And Track (4940.402mil,1287.661mil)(4984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C85-1(4965.902mil,1258.661mil) on Top Layer And Track (4984.402mil,1287.661mil)(4984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C85-1(4965.902mil,1258.661mil) on Top Layer And Track (4984.902mil,1236.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C85-2(4902.902mil,1258.661mil) on Top Layer And Track (4865.598mil,1287.661mil)(4909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C85-2(4902.902mil,1258.661mil) on Top Layer And Track (4883.902mil,1236.661mil)(4883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-2(4902.902mil,1258.661mil) on Top Layer And Track (4883.902mil,1236.661mil)(4984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C85-2(4902.902mil,1258.661mil) on Top Layer And Track (4883.902mil,1280.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C85-2(4902.902mil,1258.661mil) on Top Layer And Track (4909.598mil,1287.661mil)(4909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C86-2(5152.902mil,1258.661mil) on Top Layer And Track (5115.598mil,1287.661mil)(5159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C86-2(5152.902mil,1258.661mil) on Top Layer And Track (5133.902mil,1236.661mil)(5133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-2(5152.902mil,1258.661mil) on Top Layer And Track (5133.902mil,1236.661mil)(5234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C86-2(5152.902mil,1258.661mil) on Top Layer And Track (5133.902mil,1280.661mil)(5234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C86-2(5152.902mil,1258.661mil) on Top Layer And Track (5159.598mil,1287.661mil)(5159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C87-2(5402.902mil,1258.661mil) on Top Layer And Track (5365.598mil,1287.661mil)(5409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C87-2(5402.902mil,1258.661mil) on Top Layer And Track (5383.902mil,1236.661mil)(5383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-2(5402.902mil,1258.661mil) on Top Layer And Track (5383.902mil,1236.661mil)(5484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C87-2(5402.902mil,1258.661mil) on Top Layer And Track (5383.902mil,1280.661mil)(5484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C87-2(5402.902mil,1258.661mil) on Top Layer And Track (5409.598mil,1287.661mil)(5409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C88-1(5715.902mil,1258.661mil) on Top Layer And Track (5633.902mil,1236.661mil)(5734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C88-1(5715.902mil,1258.661mil) on Top Layer And Track (5633.902mil,1280.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C88-1(5715.902mil,1258.661mil) on Top Layer And Track (5690.402mil,1287.661mil)(5734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C88-1(5715.902mil,1258.661mil) on Top Layer And Track (5734.402mil,1287.661mil)(5734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C88-1(5715.902mil,1258.661mil) on Top Layer And Track (5734.902mil,1236.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C88-2(5652.902mil,1258.661mil) on Top Layer And Track (5615.598mil,1287.661mil)(5659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C88-2(5652.902mil,1258.661mil) on Top Layer And Track (5633.902mil,1236.661mil)(5633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C88-2(5652.902mil,1258.661mil) on Top Layer And Track (5633.902mil,1236.661mil)(5734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C88-2(5652.902mil,1258.661mil) on Top Layer And Track (5633.902mil,1280.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C88-2(5652.902mil,1258.661mil) on Top Layer And Track (5659.598mil,1287.661mil)(5659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C89-1(5965.902mil,1258.661mil) on Top Layer And Track (5883.902mil,1236.661mil)(5984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C89-1(5965.902mil,1258.661mil) on Top Layer And Track (5883.902mil,1280.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C89-1(5965.902mil,1258.661mil) on Top Layer And Track (5940.402mil,1287.661mil)(5984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C89-1(5965.902mil,1258.661mil) on Top Layer And Track (5984.402mil,1287.661mil)(5984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C89-1(5965.902mil,1258.661mil) on Top Layer And Track (5984.902mil,1236.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C89-2(5902.902mil,1258.661mil) on Top Layer And Track (5865.598mil,1287.661mil)(5909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C89-2(5902.902mil,1258.661mil) on Top Layer And Track (5883.902mil,1236.661mil)(5883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C89-2(5902.902mil,1258.661mil) on Top Layer And Track (5883.902mil,1236.661mil)(5984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C89-2(5902.902mil,1258.661mil) on Top Layer And Track (5883.902mil,1280.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C89-2(5902.902mil,1258.661mil) on Top Layer And Track (5909.598mil,1287.661mil)(5909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C90-1(6215.902mil,1258.661mil) on Top Layer And Track (6133.902mil,1236.661mil)(6234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C90-1(6215.902mil,1258.661mil) on Top Layer And Track (6133.902mil,1280.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C90-1(6215.902mil,1258.661mil) on Top Layer And Track (6190.402mil,1287.661mil)(6234.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C90-1(6215.902mil,1258.661mil) on Top Layer And Track (6234.402mil,1287.661mil)(6234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C90-1(6215.902mil,1258.661mil) on Top Layer And Track (6234.902mil,1236.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C90-2(6152.902mil,1258.661mil) on Top Layer And Track (6115.598mil,1287.661mil)(6159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C90-2(6152.902mil,1258.661mil) on Top Layer And Track (6133.902mil,1236.661mil)(6133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C90-2(6152.902mil,1258.661mil) on Top Layer And Track (6133.902mil,1236.661mil)(6234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C90-2(6152.902mil,1258.661mil) on Top Layer And Track (6133.902mil,1280.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C90-2(6152.902mil,1258.661mil) on Top Layer And Track (6159.598mil,1287.661mil)(6159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C9-1(5333.417mil,1855mil) on Top Layer And Track (5242mil,1819mil)(5358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C9-1(5333.417mil,1855mil) on Top Layer And Track (5242mil,1891mil)(5358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C9-1(5333.417mil,1855mil) on Top Layer And Track (5358mil,1819mil)(5358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C91-1(6465.902mil,1258.661mil) on Top Layer And Track (6383.902mil,1236.661mil)(6484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C91-1(6465.902mil,1258.661mil) on Top Layer And Track (6383.902mil,1280.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C91-1(6465.902mil,1258.661mil) on Top Layer And Track (6440.402mil,1287.661mil)(6484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C91-1(6465.902mil,1258.661mil) on Top Layer And Track (6484.402mil,1287.661mil)(6484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C91-1(6465.902mil,1258.661mil) on Top Layer And Track (6484.902mil,1236.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C91-2(6402.902mil,1258.661mil) on Top Layer And Track (6365.598mil,1287.661mil)(6409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C91-2(6402.902mil,1258.661mil) on Top Layer And Track (6383.902mil,1236.661mil)(6383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C91-2(6402.902mil,1258.661mil) on Top Layer And Track (6383.902mil,1236.661mil)(6484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C91-2(6402.902mil,1258.661mil) on Top Layer And Track (6383.902mil,1280.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C91-2(6402.902mil,1258.661mil) on Top Layer And Track (6409.598mil,1287.661mil)(6409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mil < 10mil) Between Pad C9-2(5266.583mil,1855mil) on Top Layer And Track (5242mil,1819mil)(5242mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C9-2(5266.583mil,1855mil) on Top Layer And Track (5242mil,1819mil)(5358mil,1819mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C9-2(5266.583mil,1855mil) on Top Layer And Track (5242mil,1891mil)(5358mil,1891mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C92-1(6715.902mil,1258.661mil) on Top Layer And Track (6633.902mil,1236.661mil)(6734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C92-1(6715.902mil,1258.661mil) on Top Layer And Track (6633.902mil,1280.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C92-1(6715.902mil,1258.661mil) on Top Layer And Track (6690.402mil,1287.661mil)(6734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C92-1(6715.902mil,1258.661mil) on Top Layer And Track (6734.402mil,1287.661mil)(6734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C92-1(6715.902mil,1258.661mil) on Top Layer And Track (6734.902mil,1236.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C92-2(6652.902mil,1258.661mil) on Top Layer And Track (6615.598mil,1287.661mil)(6659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C92-2(6652.902mil,1258.661mil) on Top Layer And Track (6633.902mil,1236.661mil)(6633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C92-2(6652.902mil,1258.661mil) on Top Layer And Track (6633.902mil,1236.661mil)(6734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C92-2(6652.902mil,1258.661mil) on Top Layer And Track (6633.902mil,1280.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C92-2(6652.902mil,1258.661mil) on Top Layer And Track (6659.598mil,1287.661mil)(6659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C93-1(6965.902mil,1258.661mil) on Top Layer And Track (6883.902mil,1236.661mil)(6984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C93-1(6965.902mil,1258.661mil) on Top Layer And Track (6883.902mil,1280.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C93-1(6965.902mil,1258.661mil) on Top Layer And Track (6940.402mil,1287.661mil)(6984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C93-1(6965.902mil,1258.661mil) on Top Layer And Track (6984.402mil,1287.661mil)(6984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C93-1(6965.902mil,1258.661mil) on Top Layer And Track (6984.902mil,1236.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C93-2(6902.902mil,1258.661mil) on Top Layer And Track (6865.598mil,1287.661mil)(6909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C93-2(6902.902mil,1258.661mil) on Top Layer And Track (6883.902mil,1236.661mil)(6883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C93-2(6902.902mil,1258.661mil) on Top Layer And Track (6883.902mil,1236.661mil)(6984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C93-2(6902.902mil,1258.661mil) on Top Layer And Track (6883.902mil,1280.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C93-2(6902.902mil,1258.661mil) on Top Layer And Track (6909.598mil,1287.661mil)(6909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-1(7205.902mil,1258.661mil) on Top Layer And Track (7123.902mil,1236.661mil)(7224.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-1(7205.902mil,1258.661mil) on Top Layer And Track (7123.902mil,1280.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C94-1(7205.902mil,1258.661mil) on Top Layer And Track (7180.402mil,1287.661mil)(7224.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C94-1(7205.902mil,1258.661mil) on Top Layer And Track (7224.402mil,1287.661mil)(7224.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C94-1(7205.902mil,1258.661mil) on Top Layer And Track (7224.902mil,1236.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C94-2(7142.902mil,1258.661mil) on Top Layer And Track (7105.598mil,1287.661mil)(7149.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C94-2(7142.902mil,1258.661mil) on Top Layer And Track (7123.902mil,1236.661mil)(7123.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-2(7142.902mil,1258.661mil) on Top Layer And Track (7123.902mil,1236.661mil)(7224.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C94-2(7142.902mil,1258.661mil) on Top Layer And Track (7123.902mil,1280.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C94-2(7142.902mil,1258.661mil) on Top Layer And Track (7149.598mil,1287.661mil)(7149.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-1(7465.902mil,1258.661mil) on Top Layer And Track (7383.902mil,1236.661mil)(7484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-1(7465.902mil,1258.661mil) on Top Layer And Track (7383.902mil,1280.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C95-1(7465.902mil,1258.661mil) on Top Layer And Track (7440.402mil,1287.661mil)(7484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C95-1(7465.902mil,1258.661mil) on Top Layer And Track (7484.402mil,1287.661mil)(7484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C95-1(7465.902mil,1258.661mil) on Top Layer And Track (7484.902mil,1236.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C95-2(7402.902mil,1258.661mil) on Top Layer And Track (7365.598mil,1287.661mil)(7409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C95-2(7402.902mil,1258.661mil) on Top Layer And Track (7383.902mil,1236.661mil)(7383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-2(7402.902mil,1258.661mil) on Top Layer And Track (7383.902mil,1236.661mil)(7484.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C95-2(7402.902mil,1258.661mil) on Top Layer And Track (7383.902mil,1280.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C95-2(7402.902mil,1258.661mil) on Top Layer And Track (7409.598mil,1287.661mil)(7409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C96-1(7715.902mil,1258.661mil) on Top Layer And Track (7633.902mil,1236.661mil)(7734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C96-1(7715.902mil,1258.661mil) on Top Layer And Track (7633.902mil,1280.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C96-1(7715.902mil,1258.661mil) on Top Layer And Track (7690.402mil,1287.661mil)(7734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C96-1(7715.902mil,1258.661mil) on Top Layer And Track (7734.402mil,1287.661mil)(7734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C96-1(7715.902mil,1258.661mil) on Top Layer And Track (7734.902mil,1236.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C96-2(7652.902mil,1258.661mil) on Top Layer And Track (7615.598mil,1287.661mil)(7659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C96-2(7652.902mil,1258.661mil) on Top Layer And Track (7633.902mil,1236.661mil)(7633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C96-2(7652.902mil,1258.661mil) on Top Layer And Track (7633.902mil,1236.661mil)(7734.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C96-2(7652.902mil,1258.661mil) on Top Layer And Track (7633.902mil,1280.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C96-2(7652.902mil,1258.661mil) on Top Layer And Track (7659.598mil,1287.661mil)(7659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C97-1(7965.902mil,1258.661mil) on Top Layer And Track (7883.902mil,1236.661mil)(7984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C97-1(7965.902mil,1258.661mil) on Top Layer And Track (7883.902mil,1280.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C97-1(7965.902mil,1258.661mil) on Top Layer And Track (7940.402mil,1287.661mil)(7984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C97-1(7965.902mil,1258.661mil) on Top Layer And Track (7984.402mil,1287.661mil)(7984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C97-1(7965.902mil,1258.661mil) on Top Layer And Track (7984.902mil,1236.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C97-2(7902.902mil,1258.661mil) on Top Layer And Track (7865.598mil,1287.661mil)(7909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C97-2(7902.902mil,1258.661mil) on Top Layer And Track (7883.902mil,1236.661mil)(7883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C97-2(7902.902mil,1258.661mil) on Top Layer And Track (7883.902mil,1236.661mil)(7984.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C97-2(7902.902mil,1258.661mil) on Top Layer And Track (7883.902mil,1280.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C97-2(7902.902mil,1258.661mil) on Top Layer And Track (7909.598mil,1287.661mil)(7909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-1(8215.902mil,1258.661mil) on Top Layer And Track (8133.902mil,1236.661mil)(8234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-1(8215.902mil,1258.661mil) on Top Layer And Track (8133.902mil,1280.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-1(8215.902mil,1258.661mil) on Top Layer And Track (8190.402mil,1287.661mil)(8234.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.323mil < 10mil) Between Pad C98-1(8215.902mil,1258.661mil) on Top Layer And Track (8234.402mil,1287.661mil)(8234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.323mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C98-1(8215.902mil,1258.661mil) on Top Layer And Track (8234.902mil,1236.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-2(8152.902mil,1258.661mil) on Top Layer And Track (8115.598mil,1287.661mil)(8159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad C98-2(8152.902mil,1258.661mil) on Top Layer And Track (8133.902mil,1236.661mil)(8133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-2(8152.902mil,1258.661mil) on Top Layer And Track (8133.902mil,1236.661mil)(8234.902mil,1236.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad C98-2(8152.902mil,1258.661mil) on Top Layer And Track (8133.902mil,1280.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad C98-2(8152.902mil,1258.661mil) on Top Layer And Track (8159.598mil,1287.661mil)(8159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Text "D10" (5590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5430mil,1825mil)(5670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5430mil,1945mil)(5670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5550mil,1885mil)(5565mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5556mil,1875mil)(5556mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5600mil,1463.661mil)(5600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5600mil,1823.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5665mil,1825mil)(5665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D10-1(5616.146mil,1885mil) on Bottom Layer And Track (5670mil,1825mil)(5670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Text "D10" (5590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5350mil,1823.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5430mil,1825mil)(5430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5430mil,1825mil)(5670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5430mil,1945mil)(5670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5500mil,1463.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5535mil,1885mil)(5550mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5543mil,1875mil)(5543mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5543mil,1875mil)(5553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D10-2(5483.854mil,1885mil) on Bottom Layer And Track (5543mil,1895mil)(5553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Text "D1" (3305mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3145mil,1825mil)(3385mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3145mil,1945mil)(3385mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3265mil,1885mil)(3280mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3271mil,1875mil)(3271mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3350.236mil,1463.898mil)(3350.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3350.236mil,1823.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3380mil,1825mil)(3380mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D1-1(3331.146mil,1885mil) on Bottom Layer And Track (3385mil,1825mil)(3385mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Text "D11" (5840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5680mil,1825mil)(5920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5680mil,1945mil)(5920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5800mil,1885mil)(5815mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5806mil,1875mil)(5806mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5850mil,1463.661mil)(5850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5850mil,1823.661mil)(6000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5915mil,1825mil)(5915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D11-1(5866.146mil,1885mil) on Bottom Layer And Track (5920mil,1825mil)(5920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.169mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Text "D11" (5840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.169mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5600mil,1823.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5680mil,1825mil)(5680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5680mil,1825mil)(5920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5680mil,1945mil)(5920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5750mil,1463.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5785mil,1885mil)(5800mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5793mil,1875mil)(5793mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5793mil,1875mil)(5803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D11-2(5733.854mil,1885mil) on Bottom Layer And Track (5793mil,1895mil)(5803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3100mil,1823.661mil)(3250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3145mil,1825mil)(3145mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3145mil,1825mil)(3385mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3145mil,1945mil)(3385mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.995mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3250mil,1463.661mil)(3250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.995mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3250mil,1885mil)(3265mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3258mil,1875mil)(3258mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3258mil,1875mil)(3268mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D1-2(3198.854mil,1885mil) on Bottom Layer And Track (3258mil,1895mil)(3268mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Text "D12" (6090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (5930mil,1825mil)(6170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (5930mil,1945mil)(6170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6050mil,1885mil)(6065mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6056mil,1875mil)(6056mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6100mil,1463.661mil)(6100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6100mil,1823.661mil)(6250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6165mil,1825mil)(6165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D12-1(6116.146mil,1885mil) on Bottom Layer And Track (6170mil,1825mil)(6170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Text "D12" (6090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (5850mil,1823.661mil)(6000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (5930mil,1825mil)(5930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (5930mil,1825mil)(6170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (5930mil,1945mil)(6170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (6000mil,1463.661mil)(6000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (6035mil,1885mil)(6050mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (6043mil,1875mil)(6043mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (6043mil,1875mil)(6053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D12-2(5983.854mil,1885mil) on Bottom Layer And Track (6043mil,1895mil)(6053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Text "D13" (6340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6180mil,1825mil)(6420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6180mil,1945mil)(6420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6300mil,1885mil)(6315mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6306mil,1875mil)(6306mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6350mil,1463.661mil)(6350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6350mil,1823.661mil)(6500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6415mil,1825mil)(6415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D13-1(6366.146mil,1885mil) on Bottom Layer And Track (6420mil,1825mil)(6420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Text "D13" (6340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6100mil,1823.661mil)(6250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6180mil,1825mil)(6180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6180mil,1825mil)(6420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6180mil,1945mil)(6420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6250mil,1463.661mil)(6250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6285mil,1885mil)(6300mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6293mil,1875mil)(6293mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6293mil,1875mil)(6303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D13-2(6233.854mil,1885mil) on Bottom Layer And Track (6293mil,1895mil)(6303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Text "D14" (6590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6430mil,1825mil)(6670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6430mil,1945mil)(6670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6550mil,1885mil)(6565mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6556mil,1875mil)(6556mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6600mil,1463.661mil)(6600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6600mil,1823.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6665mil,1825mil)(6665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D14-1(6616.146mil,1885mil) on Bottom Layer And Track (6670mil,1825mil)(6670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Text "D14" (6590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6350mil,1823.661mil)(6500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6430mil,1825mil)(6430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6430mil,1825mil)(6670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6430mil,1945mil)(6670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6500mil,1463.661mil)(6500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6535mil,1885mil)(6550mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6543mil,1875mil)(6543mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6543mil,1875mil)(6553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D14-2(6483.854mil,1885mil) on Bottom Layer And Track (6543mil,1895mil)(6553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Text "D15" (6840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6680mil,1825mil)(6920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6680mil,1945mil)(6920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6800mil,1885mil)(6815mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6806mil,1875mil)(6806mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6850mil,1463.661mil)(6850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6850mil,1823.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6915mil,1825mil)(6915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D15-1(6866.146mil,1885mil) on Bottom Layer And Track (6920mil,1825mil)(6920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Text "D15" (6840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6600mil,1823.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6680mil,1825mil)(6680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6680mil,1825mil)(6920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6680mil,1945mil)(6920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6750mil,1463.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6785mil,1885mil)(6800mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6793mil,1875mil)(6793mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6793mil,1875mil)(6803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D15-2(6733.854mil,1885mil) on Bottom Layer And Track (6793mil,1895mil)(6803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Text "D16" (7090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (6930mil,1825mil)(7170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (6930mil,1945mil)(7170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7050mil,1885mil)(7065mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7056mil,1875mil)(7056mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7100mil,1463.661mil)(7100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7100mil,1823.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7165mil,1825mil)(7165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D16-1(7116.146mil,1885mil) on Bottom Layer And Track (7170mil,1825mil)(7170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Text "D16" (7090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (6850mil,1823.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (6930mil,1825mil)(6930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (6930mil,1825mil)(7170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (6930mil,1945mil)(7170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (7000mil,1463.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (7035mil,1885mil)(7050mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (7043mil,1875mil)(7043mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (7043mil,1875mil)(7053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D16-2(6983.854mil,1885mil) on Bottom Layer And Track (7043mil,1895mil)(7053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Text "D17" (7340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7180mil,1825mil)(7420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7180mil,1945mil)(7420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7300mil,1885mil)(7315mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7306mil,1875mil)(7306mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7350mil,1463.661mil)(7350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7350mil,1823.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7415mil,1825mil)(7415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D17-1(7366.146mil,1885mil) on Bottom Layer And Track (7420mil,1825mil)(7420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Text "D17" (7340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7100mil,1823.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7180mil,1825mil)(7180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7180mil,1825mil)(7420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7180mil,1945mil)(7420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7250mil,1463.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7285mil,1885mil)(7300mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7293mil,1875mil)(7293mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7293mil,1875mil)(7303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D17-2(7233.854mil,1885mil) on Bottom Layer And Track (7293mil,1895mil)(7303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Text "D18" (7590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7430mil,1825mil)(7670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7430mil,1945mil)(7670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7550mil,1885mil)(7565mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7556mil,1875mil)(7556mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7600mil,1463.661mil)(7600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7600mil,1823.661mil)(7750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7665mil,1825mil)(7665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D18-1(7616.146mil,1885mil) on Bottom Layer And Track (7670mil,1825mil)(7670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Text "D18" (7590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7350mil,1823.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7430mil,1825mil)(7430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7430mil,1825mil)(7670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7430mil,1945mil)(7670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7500mil,1463.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7535mil,1885mil)(7550mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7543mil,1875mil)(7543mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7543mil,1875mil)(7553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D18-2(7483.854mil,1885mil) on Bottom Layer And Track (7543mil,1895mil)(7553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Text "D2" (3560mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3400mil,1825mil)(3640mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3400mil,1945mil)(3640mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3520mil,1885mil)(3535mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3526mil,1875mil)(3526mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3600mil,1463.661mil)(3600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3600mil,1823.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3635mil,1825mil)(3635mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D2-1(3586.146mil,1885mil) on Bottom Layer And Track (3640mil,1825mil)(3640mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Text "D21" (8340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8180mil,1825mil)(8420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8180mil,1945mil)(8420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8300mil,1885mil)(8315mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8306mil,1875mil)(8306mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8350mil,1463.661mil)(8350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8350mil,1823.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8415mil,1825mil)(8415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D21-1(8366.146mil,1885mil) on Bottom Layer And Track (8420mil,1825mil)(8420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Text "D21" (8340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8100mil,1823.661mil)(8250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8180mil,1825mil)(8180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8180mil,1825mil)(8420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8180mil,1945mil)(8420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8250mil,1463.661mil)(8250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8285mil,1885mil)(8300mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8293mil,1875mil)(8293mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8293mil,1875mil)(8303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D21-2(8233.854mil,1885mil) on Bottom Layer And Track (8293mil,1895mil)(8303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.446mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3350.236mil,1823.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3400mil,1825mil)(3400mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3400mil,1825mil)(3640mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3400mil,1945mil)(3640mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.446mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3500.236mil,1463.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.446mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3505mil,1885mil)(3520mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3513mil,1875mil)(3513mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3513mil,1875mil)(3523mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D2-2(3453.854mil,1885mil) on Bottom Layer And Track (3513mil,1895mil)(3523mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Text "D22" (8590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8430mil,1825mil)(8670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8430mil,1945mil)(8670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8550mil,1885mil)(8565mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8556mil,1875mil)(8556mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8600mil,1463.661mil)(8600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8600mil,1823.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8665mil,1825mil)(8665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D22-1(8616.146mil,1885mil) on Bottom Layer And Track (8670mil,1825mil)(8670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Text "D22" (8590mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8350mil,1823.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8430mil,1825mil)(8430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8430mil,1825mil)(8670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8430mil,1945mil)(8670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8500mil,1463.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8535mil,1885mil)(8550mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8543mil,1875mil)(8543mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8543mil,1875mil)(8553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D22-2(8483.854mil,1885mil) on Bottom Layer And Track (8543mil,1895mil)(8553mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Text "D23" (8840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8680mil,1825mil)(8920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8680mil,1945mil)(8920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8800mil,1885mil)(8815mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8806mil,1875mil)(8806mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8850mil,1463.661mil)(8850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8850mil,1823.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8915mil,1825mil)(8915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D23-1(8866.146mil,1885mil) on Bottom Layer And Track (8920mil,1825mil)(8920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Text "D23" (8840mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8600mil,1823.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8680mil,1825mil)(8680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8680mil,1825mil)(8920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8680mil,1945mil)(8920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8750mil,1463.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8785mil,1885mil)(8800mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8793mil,1875mil)(8793mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8793mil,1875mil)(8803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D23-2(8733.854mil,1885mil) on Bottom Layer And Track (8793mil,1895mil)(8803mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Text "D24" (9090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (8930mil,1825mil)(9170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (8930mil,1945mil)(9170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (9050mil,1885mil)(9065mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (9056mil,1875mil)(9056mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (9165mil,1825mil)(9165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D24-1(9116.146mil,1885mil) on Bottom Layer And Track (9170mil,1825mil)(9170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Text "D24" (9090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (8850mil,1823.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (8930mil,1825mil)(8930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (8930mil,1825mil)(9170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (8930mil,1945mil)(9170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (9000mil,1463.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (9035mil,1885mil)(9050mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (9043mil,1875mil)(9043mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (9043mil,1875mil)(9053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D24-2(8983.854mil,1885mil) on Bottom Layer And Track (9043mil,1895mil)(9053mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8883.661mil,1714.291mil)(8883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8883.661mil,1824.527mil)(8966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8905mil,1743.661mil)(8925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8905mil,1763.661mil)(8945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8925mil,1763.661mil)(8925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8925mil,1763.661mil)(8945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8951mil,1759.661mil)(8958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8952mil,1766.661mil)(8958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8958mil,1760.661mil)(8958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D25-1(8925mil,1797.815mil) on Top Layer And Track (8966.339mil,1714.291mil)(8966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8883.661mil,1714.291mil)(8883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8903mil,1583.661mil)(8903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8903mil,1684.661mil)(8947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8905mil,1743.661mil)(8925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8905mil,1743.661mil)(8945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8925mil,1735.661mil)(8925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8925mil,1763.661mil)(8945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8947mil,1583.661mil)(8947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D25-2(8925mil,1709.508mil) on Top Layer And Track (8966.339mil,1714.291mil)(8966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8633.661mil,1714.291mil)(8633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8633.661mil,1824.527mil)(8716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8655mil,1743.661mil)(8675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8655mil,1763.661mil)(8695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8675mil,1763.661mil)(8675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8675mil,1763.661mil)(8695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8701mil,1759.661mil)(8708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8702mil,1766.661mil)(8708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8708mil,1760.661mil)(8708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D26-1(8675mil,1797.815mil) on Top Layer And Track (8716.339mil,1714.291mil)(8716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8633.661mil,1714.291mil)(8633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8653mil,1583.661mil)(8653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8653mil,1684.661mil)(8697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8655mil,1743.661mil)(8675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8655mil,1743.661mil)(8695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8675mil,1735.661mil)(8675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8675mil,1763.661mil)(8695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8697mil,1583.661mil)(8697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D26-2(8675mil,1709.508mil) on Top Layer And Track (8716.339mil,1714.291mil)(8716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8383.661mil,1714.291mil)(8383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8383.661mil,1824.527mil)(8466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8405mil,1743.661mil)(8425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8405mil,1763.661mil)(8445mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8425mil,1763.661mil)(8425mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8425mil,1763.661mil)(8445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8451mil,1759.661mil)(8458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8452mil,1766.661mil)(8458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8458mil,1760.661mil)(8458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-1(8425mil,1797.815mil) on Top Layer And Track (8466.339mil,1714.291mil)(8466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8383.661mil,1714.291mil)(8383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8403mil,1583.661mil)(8403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8403mil,1684.661mil)(8447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8405mil,1743.661mil)(8425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8405mil,1743.661mil)(8445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8425mil,1735.661mil)(8425mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8425mil,1763.661mil)(8445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8447mil,1583.661mil)(8447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D27-2(8425mil,1709.508mil) on Top Layer And Track (8466.339mil,1714.291mil)(8466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8133.661mil,1714.291mil)(8133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8133.661mil,1824.527mil)(8216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8155mil,1743.661mil)(8175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8155mil,1763.661mil)(8195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8175mil,1763.661mil)(8175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8175mil,1763.661mil)(8195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8201mil,1759.661mil)(8208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8202mil,1766.661mil)(8208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8208mil,1760.661mil)(8208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-1(8175mil,1797.815mil) on Top Layer And Track (8216.339mil,1714.291mil)(8216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8133.661mil,1714.291mil)(8133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8153mil,1583.661mil)(8153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8153mil,1684.661mil)(8197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8155mil,1743.661mil)(8175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8155mil,1743.661mil)(8195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8175mil,1735.661mil)(8175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8175mil,1763.661mil)(8195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8197mil,1583.661mil)(8197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D28-2(8175mil,1709.508mil) on Top Layer And Track (8216.339mil,1714.291mil)(8216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7883.661mil,1714.291mil)(7883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7883.661mil,1824.527mil)(7966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7905mil,1743.661mil)(7925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7905mil,1763.661mil)(7945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7925mil,1763.661mil)(7925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7925mil,1763.661mil)(7945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7951mil,1759.661mil)(7958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7952mil,1766.661mil)(7958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7958mil,1760.661mil)(7958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-1(7925mil,1797.815mil) on Top Layer And Track (7966.339mil,1714.291mil)(7966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7883.661mil,1714.291mil)(7883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7903mil,1583.661mil)(7903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7903mil,1684.661mil)(7947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7905mil,1743.661mil)(7925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7905mil,1743.661mil)(7945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7925mil,1735.661mil)(7925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7925mil,1763.661mil)(7945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7947mil,1583.661mil)(7947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D29-2(7925mil,1709.508mil) on Top Layer And Track (7966.339mil,1714.291mil)(7966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7633.661mil,1714.291mil)(7633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7633.661mil,1824.527mil)(7716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7655mil,1743.661mil)(7675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7655mil,1763.661mil)(7695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7675mil,1763.661mil)(7675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7675mil,1763.661mil)(7695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7701mil,1759.661mil)(7708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7702mil,1766.661mil)(7708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7708mil,1760.661mil)(7708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D30-1(7675mil,1797.815mil) on Top Layer And Track (7716.339mil,1714.291mil)(7716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7633.661mil,1714.291mil)(7633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7653mil,1583.661mil)(7653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7653mil,1684.661mil)(7697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7655mil,1743.661mil)(7675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7655mil,1743.661mil)(7695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7675mil,1735.661mil)(7675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7675mil,1763.661mil)(7695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7697mil,1583.661mil)(7697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D30-2(7675mil,1709.508mil) on Top Layer And Track (7716.339mil,1714.291mil)(7716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Text "D3" (3815mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3655mil,1825mil)(3895mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3655mil,1945mil)(3895mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3775mil,1885mil)(3790mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3781mil,1875mil)(3781mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3850mil,1463.661mil)(3850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3850mil,1823.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3890mil,1825mil)(3890mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D3-1(3841.146mil,1885mil) on Bottom Layer And Track (3895mil,1825mil)(3895mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7383.504mil,1714.291mil)(7383.504mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7383.504mil,1824.527mil)(7466.181mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7404.843mil,1743.661mil)(7424.843mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7404.843mil,1763.661mil)(7444.843mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7424.843mil,1763.661mil)(7424.843mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7424.843mil,1763.661mil)(7444.843mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7450.843mil,1759.661mil)(7457.843mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7451.843mil,1766.661mil)(7457.843mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7457.843mil,1760.661mil)(7457.843mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D31-1(7424.843mil,1797.815mil) on Top Layer And Track (7466.181mil,1714.291mil)(7466.181mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7383.504mil,1714.291mil)(7383.504mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7403mil,1583.661mil)(7403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7403mil,1684.661mil)(7447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7404.843mil,1743.661mil)(7424.843mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7404.843mil,1743.661mil)(7444.843mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7424.843mil,1735.661mil)(7424.843mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7424.843mil,1763.661mil)(7444.843mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.418mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7447mil,1583.661mil)(7447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.418mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D31-2(7424.843mil,1709.508mil) on Top Layer And Track (7466.181mil,1714.291mil)(7466.181mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.632mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3600mil,1823.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3655mil,1825mil)(3655mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3655mil,1825mil)(3895mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3655mil,1945mil)(3895mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.632mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3750mil,1463.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3760mil,1885mil)(3775mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3768mil,1875mil)(3768mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3768mil,1875mil)(3778mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D3-2(3708.854mil,1885mil) on Bottom Layer And Track (3768mil,1895mil)(3778mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7133.661mil,1714.291mil)(7133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7133.661mil,1824.527mil)(7216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7155mil,1743.661mil)(7175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7155mil,1763.661mil)(7195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7175mil,1763.661mil)(7175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7175mil,1763.661mil)(7195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7201mil,1759.661mil)(7208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7202mil,1766.661mil)(7208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7208mil,1760.661mil)(7208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D32-1(7175mil,1797.815mil) on Top Layer And Track (7216.339mil,1714.291mil)(7216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7133.661mil,1714.291mil)(7133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7153mil,1583.661mil)(7153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7153mil,1684.661mil)(7197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7155mil,1743.661mil)(7175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7155mil,1743.661mil)(7195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7175mil,1735.661mil)(7175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7175mil,1763.661mil)(7195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7197mil,1583.661mil)(7197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D32-2(7175mil,1709.508mil) on Top Layer And Track (7216.339mil,1714.291mil)(7216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6883.661mil,1714.291mil)(6883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6883.661mil,1824.527mil)(6966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6905mil,1743.661mil)(6925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6905mil,1763.661mil)(6945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6925mil,1763.661mil)(6925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6925mil,1763.661mil)(6945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6951mil,1759.661mil)(6958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6952mil,1766.661mil)(6958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6958mil,1760.661mil)(6958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D33-1(6925mil,1797.815mil) on Top Layer And Track (6966.339mil,1714.291mil)(6966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6883.661mil,1714.291mil)(6883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6903mil,1583.661mil)(6903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6903mil,1684.661mil)(6947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6905mil,1743.661mil)(6925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6905mil,1743.661mil)(6945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6925mil,1735.661mil)(6925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6925mil,1763.661mil)(6945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6947mil,1583.661mil)(6947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D33-2(6925mil,1709.508mil) on Top Layer And Track (6966.339mil,1714.291mil)(6966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6633.661mil,1714.291mil)(6633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6633.661mil,1824.527mil)(6716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6655mil,1743.661mil)(6675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6655mil,1763.661mil)(6695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6675mil,1763.661mil)(6675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6675mil,1763.661mil)(6695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6701mil,1759.661mil)(6708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6702mil,1766.661mil)(6708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6708mil,1760.661mil)(6708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D34-1(6675mil,1797.815mil) on Top Layer And Track (6716.339mil,1714.291mil)(6716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6633.661mil,1714.291mil)(6633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6653mil,1583.661mil)(6653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6653mil,1684.661mil)(6697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6655mil,1743.661mil)(6675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6655mil,1743.661mil)(6695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6675mil,1735.661mil)(6675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6675mil,1763.661mil)(6695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6697mil,1583.661mil)(6697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D34-2(6675mil,1709.508mil) on Top Layer And Track (6716.339mil,1714.291mil)(6716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6383.661mil,1714.291mil)(6383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6383.661mil,1824.527mil)(6466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6405mil,1743.661mil)(6425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6405mil,1763.661mil)(6445mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6425mil,1763.661mil)(6425mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6425mil,1763.661mil)(6445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6451mil,1759.661mil)(6458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6452mil,1766.661mil)(6458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6458mil,1760.661mil)(6458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D35-1(6425mil,1797.815mil) on Top Layer And Track (6466.339mil,1714.291mil)(6466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6383.661mil,1714.291mil)(6383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6403mil,1583.661mil)(6403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6403mil,1684.661mil)(6447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6405mil,1743.661mil)(6425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6405mil,1743.661mil)(6445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6425mil,1735.661mil)(6425mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6425mil,1763.661mil)(6445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6447mil,1583.661mil)(6447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D35-2(6425mil,1709.508mil) on Top Layer And Track (6466.339mil,1714.291mil)(6466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6133.661mil,1714.291mil)(6133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6133.661mil,1824.527mil)(6216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6155mil,1743.661mil)(6175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6155mil,1763.661mil)(6195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6175mil,1763.661mil)(6175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6175mil,1763.661mil)(6195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6201mil,1759.661mil)(6208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6202mil,1766.661mil)(6208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6208mil,1760.661mil)(6208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D36-1(6175mil,1797.815mil) on Top Layer And Track (6216.339mil,1714.291mil)(6216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6133.661mil,1714.291mil)(6133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6153mil,1583.661mil)(6153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6153mil,1684.661mil)(6197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6155mil,1743.661mil)(6175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6155mil,1743.661mil)(6195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6175mil,1735.661mil)(6175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6175mil,1763.661mil)(6195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6197mil,1583.661mil)(6197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D36-2(6175mil,1709.508mil) on Top Layer And Track (6216.339mil,1714.291mil)(6216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5883.661mil,1714.291mil)(5883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5883.661mil,1824.527mil)(5966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5905mil,1743.661mil)(5925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5905mil,1763.661mil)(5945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5925mil,1763.661mil)(5925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5925mil,1763.661mil)(5945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5951mil,1759.661mil)(5958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5952mil,1766.661mil)(5958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5958mil,1760.661mil)(5958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D37-1(5925mil,1797.815mil) on Top Layer And Track (5966.339mil,1714.291mil)(5966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5883.661mil,1714.291mil)(5883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5903mil,1583.661mil)(5903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5903mil,1684.661mil)(5947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5905mil,1743.661mil)(5925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5905mil,1743.661mil)(5945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5925mil,1735.661mil)(5925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5925mil,1763.661mil)(5945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5947mil,1583.661mil)(5947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D37-2(5925mil,1709.508mil) on Top Layer And Track (5966.339mil,1714.291mil)(5966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5633.661mil,1714.291mil)(5633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5633.661mil,1824.527mil)(5716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5655mil,1743.661mil)(5675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5655mil,1763.661mil)(5695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5675mil,1763.661mil)(5675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5675mil,1763.661mil)(5695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5701mil,1759.661mil)(5708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5702mil,1766.661mil)(5708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5708mil,1760.661mil)(5708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D38-1(5675mil,1797.815mil) on Top Layer And Track (5716.339mil,1714.291mil)(5716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5633.661mil,1714.291mil)(5633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5653mil,1583.661mil)(5653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5653mil,1684.661mil)(5697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5655mil,1743.661mil)(5675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5655mil,1743.661mil)(5695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5675mil,1735.661mil)(5675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5675mil,1763.661mil)(5695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5697mil,1583.661mil)(5697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D38-2(5675mil,1709.508mil) on Top Layer And Track (5716.339mil,1714.291mil)(5716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5383.661mil,1714.291mil)(5383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5383.661mil,1824.527mil)(5466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5405mil,1743.661mil)(5425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5405mil,1763.661mil)(5445mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5425mil,1763.661mil)(5425mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5425mil,1763.661mil)(5445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5451mil,1759.661mil)(5458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5452mil,1766.661mil)(5458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5458mil,1760.661mil)(5458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-1(5425mil,1797.815mil) on Top Layer And Track (5466.339mil,1714.291mil)(5466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5383.661mil,1714.291mil)(5383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5403mil,1583.661mil)(5403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5403mil,1684.661mil)(5447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5405mil,1743.661mil)(5425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5405mil,1743.661mil)(5445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5425mil,1735.661mil)(5425mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5425mil,1763.661mil)(5445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5447mil,1583.661mil)(5447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D39-2(5425mil,1709.508mil) on Top Layer And Track (5466.339mil,1714.291mil)(5466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5133.661mil,1714.291mil)(5133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5133.661mil,1824.527mil)(5216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5155mil,1743.661mil)(5175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5155mil,1763.661mil)(5195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5175mil,1763.661mil)(5175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5175mil,1763.661mil)(5195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5201mil,1759.661mil)(5208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5202mil,1766.661mil)(5208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5208mil,1760.661mil)(5208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-1(5175mil,1797.815mil) on Top Layer And Track (5216.339mil,1714.291mil)(5216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5133.661mil,1714.291mil)(5133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5153mil,1583.661mil)(5153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5153mil,1684.661mil)(5197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5155mil,1743.661mil)(5175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5155mil,1743.661mil)(5195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5175mil,1735.661mil)(5175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5175mil,1763.661mil)(5195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5197mil,1583.661mil)(5197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D40-2(5175mil,1709.508mil) on Top Layer And Track (5216.339mil,1714.291mil)(5216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Text "D4" (4070mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (3910mil,1825mil)(4150mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (3910mil,1945mil)(4150mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4030mil,1885mil)(4045mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4036mil,1875mil)(4036mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4100mil,1463.661mil)(4100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4100mil,1823.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4145mil,1825mil)(4145mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D4-1(4096.146mil,1885mil) on Bottom Layer And Track (4150mil,1825mil)(4150mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4883.661mil,1714.291mil)(4883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4883.661mil,1824.527mil)(4966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4905mil,1743.661mil)(4925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4905mil,1763.661mil)(4945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4925mil,1763.661mil)(4925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4925mil,1763.661mil)(4945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4951mil,1759.661mil)(4958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4952mil,1766.661mil)(4958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4958mil,1760.661mil)(4958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-1(4925mil,1797.815mil) on Top Layer And Track (4966.339mil,1714.291mil)(4966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4883.661mil,1714.291mil)(4883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4903mil,1583.661mil)(4903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4903mil,1684.661mil)(4947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4905mil,1743.661mil)(4925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4905mil,1743.661mil)(4945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4925mil,1735.661mil)(4925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4925mil,1763.661mil)(4945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4947mil,1583.661mil)(4947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D41-2(4925mil,1709.508mil) on Top Layer And Track (4966.339mil,1714.291mil)(4966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.496mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (3850mil,1823.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (3910mil,1825mil)(3910mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (3910mil,1825mil)(4150mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (3910mil,1945mil)(4150mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.496mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (4000mil,1463.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.496mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (4015mil,1885mil)(4030mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (4023mil,1875mil)(4023mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (4023mil,1875mil)(4033mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D4-2(3963.854mil,1885mil) on Bottom Layer And Track (4023mil,1895mil)(4033mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4633.661mil,1714.291mil)(4633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4633.661mil,1824.527mil)(4716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4655mil,1743.661mil)(4675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4655mil,1763.661mil)(4695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4675mil,1763.661mil)(4675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4675mil,1763.661mil)(4695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4701mil,1759.661mil)(4708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4702mil,1766.661mil)(4708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4708mil,1760.661mil)(4708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-1(4675mil,1797.815mil) on Top Layer And Track (4716.339mil,1714.291mil)(4716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4633.661mil,1714.291mil)(4633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4653mil,1583.661mil)(4653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4653mil,1684.661mil)(4697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4655mil,1743.661mil)(4675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4655mil,1743.661mil)(4695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4675mil,1735.661mil)(4675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4675mil,1763.661mil)(4695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4697mil,1583.661mil)(4697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D42-2(4675mil,1709.508mil) on Top Layer And Track (4716.339mil,1714.291mil)(4716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4383.661mil,1714.291mil)(4383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4383.661mil,1824.527mil)(4466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4405mil,1743.661mil)(4425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4405mil,1763.661mil)(4445mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4425mil,1763.661mil)(4425mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4425mil,1763.661mil)(4445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4451mil,1759.661mil)(4458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4452mil,1766.661mil)(4458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4458mil,1760.661mil)(4458mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D43-1(4425mil,1797.815mil) on Top Layer And Track (4466.339mil,1714.291mil)(4466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4383.661mil,1714.291mil)(4383.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4403mil,1583.661mil)(4403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4403mil,1684.661mil)(4447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4405mil,1743.661mil)(4425mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4405mil,1743.661mil)(4445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4425mil,1735.661mil)(4425mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4425mil,1763.661mil)(4445mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4447mil,1583.661mil)(4447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D43-2(4425mil,1709.508mil) on Top Layer And Track (4466.339mil,1714.291mil)(4466.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4133.661mil,1714.291mil)(4133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4133.661mil,1824.527mil)(4216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4155mil,1743.661mil)(4175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4155mil,1763.661mil)(4195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4175mil,1763.661mil)(4175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4175mil,1763.661mil)(4195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4201mil,1759.661mil)(4208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4202mil,1766.661mil)(4208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4208mil,1760.661mil)(4208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D44-1(4175mil,1797.815mil) on Top Layer And Track (4216.339mil,1714.291mil)(4216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4133.661mil,1714.291mil)(4133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4153mil,1583.661mil)(4153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4153mil,1684.661mil)(4197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4155mil,1743.661mil)(4175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4155mil,1743.661mil)(4195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4175mil,1735.661mil)(4175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4175mil,1763.661mil)(4195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4197mil,1583.661mil)(4197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D44-2(4175mil,1709.508mil) on Top Layer And Track (4216.339mil,1714.291mil)(4216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3883.661mil,1714.291mil)(3883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3883.661mil,1824.527mil)(3966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3905mil,1743.661mil)(3925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3905mil,1763.661mil)(3945mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3925mil,1763.661mil)(3925mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3925mil,1763.661mil)(3945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3951mil,1759.661mil)(3958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3952mil,1766.661mil)(3958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3958mil,1760.661mil)(3958mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D45-1(3925mil,1797.815mil) on Top Layer And Track (3966.339mil,1714.291mil)(3966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3883.661mil,1714.291mil)(3883.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3903mil,1583.661mil)(3903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3903mil,1684.661mil)(3947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3905mil,1743.661mil)(3925mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3905mil,1743.661mil)(3945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3925mil,1735.661mil)(3925mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3925mil,1763.661mil)(3945mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3947mil,1583.661mil)(3947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D45-2(3925mil,1709.508mil) on Top Layer And Track (3966.339mil,1714.291mil)(3966.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3633.661mil,1714.291mil)(3633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3633.661mil,1824.527mil)(3716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3655mil,1743.661mil)(3675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3655mil,1763.661mil)(3695mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3675mil,1763.661mil)(3675mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3675mil,1763.661mil)(3695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3701mil,1759.661mil)(3708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3702mil,1766.661mil)(3708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3708mil,1760.661mil)(3708mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D46-1(3675mil,1797.815mil) on Top Layer And Track (3716.339mil,1714.291mil)(3716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3633.661mil,1714.291mil)(3633.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3653mil,1583.661mil)(3653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3653mil,1684.661mil)(3697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3655mil,1743.661mil)(3675mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3655mil,1743.661mil)(3695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3675mil,1735.661mil)(3675mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3675mil,1763.661mil)(3695mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3697mil,1583.661mil)(3697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D46-2(3675mil,1709.508mil) on Top Layer And Track (3716.339mil,1714.291mil)(3716.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3384.055mil,1714.527mil)(3384.055mil,1824.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3384.055mil,1824.764mil)(3466.732mil,1824.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3405.394mil,1743.898mil)(3425.394mil,1763.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3405.394mil,1763.898mil)(3445.394mil,1763.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3425.394mil,1763.898mil)(3425.394mil,1771.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3425.394mil,1763.898mil)(3445.394mil,1743.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3451.394mil,1759.898mil)(3458.394mil,1766.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3452.394mil,1766.898mil)(3458.394mil,1766.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3458.394mil,1760.898mil)(3458.394mil,1766.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D47-1(3425.394mil,1798.051mil) on Top Layer And Track (3466.732mil,1714.527mil)(3466.732mil,1824.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3384.055mil,1714.527mil)(3384.055mil,1824.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3403.236mil,1583.898mil)(3403.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3403.236mil,1684.898mil)(3447.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3405.394mil,1743.898mil)(3425.394mil,1763.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3405.394mil,1743.898mil)(3445.394mil,1743.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3425.394mil,1735.898mil)(3425.394mil,1743.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3425.394mil,1763.898mil)(3445.394mil,1743.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.589mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3447.236mil,1583.898mil)(3447.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.589mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D47-2(3425.394mil,1709.744mil) on Top Layer And Track (3466.732mil,1714.527mil)(3466.732mil,1824.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3133.661mil,1714.291mil)(3133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3133.661mil,1824.527mil)(3216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3155mil,1743.661mil)(3175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3155mil,1763.661mil)(3195mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3175mil,1763.661mil)(3175mil,1771.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3175mil,1763.661mil)(3195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3201mil,1759.661mil)(3208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3202mil,1766.661mil)(3208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.382mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3208mil,1760.661mil)(3208mil,1766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.382mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D48-1(3175mil,1797.815mil) on Top Layer And Track (3216.339mil,1714.291mil)(3216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3133.661mil,1714.291mil)(3133.661mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3153mil,1583.661mil)(3153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3153mil,1684.661mil)(3197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3155mil,1743.661mil)(3175mil,1763.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3155mil,1743.661mil)(3195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3175mil,1735.661mil)(3175mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3175mil,1763.661mil)(3195mil,1743.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.504mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3197mil,1583.661mil)(3197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.504mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D48-2(3175mil,1709.508mil) on Top Layer And Track (3216.339mil,1714.291mil)(3216.339mil,1824.527mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8656.168mil,692.322mil)(8656.168mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8656.168mil,692.322mil)(8766.404mil,692.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8656.168mil,775mil)(8766.404mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8709.034mil,733.661mil)(8717.034mil,733.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8714.034mil,760.661mil)(8714.034mil,766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8714.034mil,766.661mil)(8720.034mil,766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8714.034mil,766.661mil)(8721.034mil,759.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8717.034mil,713.661mil)(8717.034mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8717.034mil,733.661mil)(8737.034mil,713.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-1(8682.88mil,733.661mil) on Top Layer And Track (8717.034mil,733.661mil)(8737.034mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8656.168mil,692.322mil)(8766.404mil,692.322mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8656.168mil,775mil)(8766.404mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8717.034mil,733.661mil)(8737.034mil,713.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8717.034mil,733.661mil)(8737.034mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8737.034mil,713.661mil)(8737.034mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D49-2(8771.188mil,733.661mil) on Top Layer And Track (8737.034mil,733.661mil)(8745.034mil,733.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.276mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5615.025mil,692.323mil)(5615.025mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.276mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5615.025mil,692.323mil)(5725.261mil,692.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5615.025mil,775mil)(5725.261mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5667.891mil,733.661mil)(5675.891mil,733.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5672.891mil,760.661mil)(5672.891mil,766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5672.891mil,766.661mil)(5678.891mil,766.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5672.891mil,766.661mil)(5679.891mil,759.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5675.891mil,713.661mil)(5675.891mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5675.891mil,733.661mil)(5695.891mil,713.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-1(5641.738mil,733.661mil) on Top Layer And Track (5675.891mil,733.661mil)(5695.891mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5615.025mil,692.323mil)(5725.261mil,692.323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.402mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5615.025mil,775mil)(5725.261mil,775mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.402mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5675.891mil,733.661mil)(5695.891mil,713.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5675.891mil,733.661mil)(5695.891mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.154mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5695.891mil,713.661mil)(5695.891mil,753.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.154mil < 10mil) Between Pad D50-2(5730.045mil,733.661mil) on Top Layer And Track (5695.891mil,733.661mil)(5703.891mil,733.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.154mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Text "D5" (4330mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4170mil,1825mil)(4410mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4170mil,1945mil)(4410mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4290mil,1885mil)(4305mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4296mil,1875mil)(4296mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4350mil,1463.661mil)(4350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4350mil,1823.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4405mil,1825mil)(4405mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D5-1(4356.146mil,1885mil) on Bottom Layer And Track (4410mil,1825mil)(4410mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mil < 10mil) Between Pad D51-1(2753mil,1266.948mil) on Top Layer And Track (2698mil,1317.303mil)(2808mil,1317.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D51-1(2753mil,1266.948mil) on Top Layer And Track (2753mil,1197.303mil)(2753mil,1217.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mil < 10mil) Between Pad D51-2(2753mil,1097.657mil) on Top Layer And Track (2698mil,1047.303mil)(2808mil,1047.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D51-2(2753mil,1097.657mil) on Top Layer And Track (2753mil,1147.303mil)(2753mil,1167.303mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4100mil,1823.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4170mil,1825mil)(4170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4170mil,1825mil)(4410mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4170mil,1945mil)(4410mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4250mil,1463.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4275mil,1885mil)(4290mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4283mil,1875mil)(4283mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4283mil,1875mil)(4293mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D5-2(4223.854mil,1885mil) on Bottom Layer And Track (4283mil,1895mil)(4293mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D52-1(2455.406mil,1369.52mil) on Top Layer And Track (2313.406mil,1329.52mil)(2533.406mil,1329.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D52-1(2455.406mil,1369.52mil) on Top Layer And Track (2313.406mil,1409.52mil)(2533.406mil,1409.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 10mil) Between Pad D52-1(2455.406mil,1369.52mil) on Top Layer And Track (2390.406mil,1369.52mil)(2400.406mil,1369.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad D52-1(2455.406mil,1369.52mil) on Top Layer And Track (2390.406mil,1399.52mil)(2399.406mil,1399.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.571mil < 10mil) Between Pad D52-1(2455.406mil,1369.52mil) on Top Layer And Track (2399.406mil,1394.52mil)(2399.406mil,1399.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.571mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Region (0 hole(s)) Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2313.406mil,1329.52mil)(2313.406mil,1409.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2313.406mil,1329.52mil)(2533.406mil,1329.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.063mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2313.406mil,1409.52mil)(2533.406mil,1409.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.063mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2369.406mil,1369.52mil)(2379.406mil,1369.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2375.406mil,1354.52mil)(2375.406mil,1384.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2375.406mil,1354.52mil)(2390.406mil,1369.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.5mil < 10mil) Between Pad D52-2(2342.406mil,1369.52mil) on Top Layer And Track (2375.406mil,1384.52mil)(2390.406mil,1369.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4350mil,1823.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4420mil,1825mil)(4420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4420mil,1825mil)(4660mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4420mil,1945mil)(4660mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4500mil,1463.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4525mil,1885mil)(4540mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4533mil,1875mil)(4533mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4533mil,1875mil)(4543mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D6-2(4473.854mil,1885mil) on Bottom Layer And Track (4533mil,1895mil)(4543mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Text "D7" (4835mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4675mil,1825mil)(4915mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4675mil,1945mil)(4915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4795mil,1885mil)(4810mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4801mil,1875mil)(4801mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4850mil,1463.661mil)(4850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4850mil,1823.661mil)(5000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4910mil,1825mil)(4910mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D7-1(4861.146mil,1885mil) on Bottom Layer And Track (4915mil,1825mil)(4915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Text "D8" (5090mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (4930mil,1825mil)(5170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (4930mil,1945mil)(5170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5050mil,1885mil)(5065mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5056mil,1875mil)(5056mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5100mil,1463.661mil)(5100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5100mil,1823.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5165mil,1825mil)(5165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D8-1(5116.146mil,1885mil) on Bottom Layer And Track (5170mil,1825mil)(5170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.91mil < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Text "D9" (5340mil,1785.544mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.91mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5180mil,1825mil)(5420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5180mil,1945mil)(5420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5300mil,1885mil)(5315mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.146mil < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5306mil,1875mil)(5306mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5350mil,1463.661mil)(5350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5350mil,1823.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5415mil,1825mil)(5415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D9-1(5366.146mil,1885mil) on Bottom Layer And Track (5420mil,1825mil)(5420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5100mil,1823.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.854mil < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5180mil,1825mil)(5180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.854mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5180mil,1825mil)(5420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5180mil,1945mil)(5420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5250mil,1463.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.146mil < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5285mil,1885mil)(5300mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5293mil,1875mil)(5293mil,1895mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5293mil,1875mil)(5303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.146mil < 10mil) Between Pad D9-2(5233.854mil,1885mil) on Bottom Layer And Track (5293mil,1895mil)(5303mil,1885mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.146mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.757mil < 10mil) Between Pad J3-B1(2776.083mil,200mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.757mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.493mil < 10mil) Between Pad J3-B1(2776.083mil,200mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.493mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.72mil < 10mil) Between Pad J3-B2(2697.343mil,200mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2.72mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.96mil < 10mil) Between Pad J3-B2(2697.343mil,200mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.997mil < 10mil) Between Pad J3-B3(2618.602mil,200mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.997mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.921mil < 10mil) Between Pad J3-B3(2618.602mil,200mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.921mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-1(8306.108mil,920mil) on Multi-Layer And Track (8109.258mil,880.63mil)(8345.478mil,880.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-1(8306.108mil,920mil) on Multi-Layer And Track (8109.258mil,959.37mil)(8345.478mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.83mil < 10mil) Between Pad JP1-1(8306.108mil,920mil) on Multi-Layer And Track (8345.478mil,880.63mil)(8345.478mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-2(8227.368mil,920mil) on Multi-Layer And Track (8109.258mil,880.63mil)(8345.478mil,880.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-2(8227.368mil,920mil) on Multi-Layer And Track (8109.258mil,959.37mil)(8345.478mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-3(8148.628mil,920mil) on Multi-Layer And Track (8109.258mil,880.63mil)(8109.258mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-3(8148.628mil,920mil) on Multi-Layer And Track (8109.258mil,880.63mil)(8345.478mil,880.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP1-3(8148.628mil,920mil) on Multi-Layer And Track (8109.258mil,959.37mil)(8345.478mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP2-2(5187.367mil,920mil) on Multi-Layer And Track (5069.257mil,880.63mil)(5305.478mil,880.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP2-2(5187.367mil,920mil) on Multi-Layer And Track (5069.257mil,959.37mil)(5305.478mil,959.37mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-1(8766.404mil,1023.661mil) on Multi-Layer And Track (8569.554mil,1063.031mil)(8805.774mil,1063.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-1(8766.404mil,1023.661mil) on Multi-Layer And Track (8569.554mil,984.291mil)(8805.774mil,984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.83mil < 10mil) Between Pad JP3-1(8766.404mil,1023.661mil) on Multi-Layer And Track (8805.774mil,984.291mil)(8805.774mil,1063.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-2(8687.664mil,1023.661mil) on Multi-Layer And Track (8569.554mil,1063.031mil)(8805.774mil,1063.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-2(8687.664mil,1023.661mil) on Multi-Layer And Track (8569.554mil,984.291mil)(8805.774mil,984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-3(8608.924mil,1023.661mil) on Multi-Layer And Track (8569.554mil,1063.031mil)(8805.774mil,1063.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-3(8608.924mil,1023.661mil) on Multi-Layer And Track (8569.554mil,984.291mil)(8569.554mil,1063.031mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP3-3(8608.924mil,1023.661mil) on Multi-Layer And Track (8569.554mil,984.291mil)(8805.774mil,984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP4-1(5725.261mil,1023.661mil) on Multi-Layer And Track (5528.411mil,1063.032mil)(5764.631mil,1063.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP4-1(5725.261mil,1023.661mil) on Multi-Layer And Track (5528.411mil,984.291mil)(5764.631mil,984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.83mil < 10mil) Between Pad JP4-1(5725.261mil,1023.661mil) on Multi-Layer And Track (5764.631mil,984.291mil)(5764.631mil,1063.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.83mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP4-2(5646.521mil,1023.661mil) on Multi-Layer And Track (5528.411mil,1063.032mil)(5764.631mil,1063.032mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.88mil < 10mil) Between Pad JP4-2(5646.521mil,1023.661mil) on Multi-Layer And Track (5528.411mil,984.291mil)(5764.631mil,984.291mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.88mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.041mil < 10mil) Between Pad L1-1(2493.524mil,845.551mil) on Top Layer And Track (2520.453mil,640.551mil)(2520.453mil,775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.041mil < 10mil) Between Pad L1-1(2493.524mil,845.551mil) on Top Layer And Track (2520.453mil,915.551mil)(2520.453mil,1050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.041mil < 10mil) Between Pad L1-2(2127.382mil,845.551mil) on Top Layer And Track (2100.453mil,640.551mil)(2100.453mil,775.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.041mil < 10mil) Between Pad L1-2(2127.382mil,845.551mil) on Top Layer And Track (2100.453mil,915.551mil)(2100.453mil,1050.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.041mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.516mil < 10mil) Between Pad P2-10(10140.391mil,2029.094mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [8.516mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.856mil < 10mil) Between Pad P2-11(10061.651mil,2029.094mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.856mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mil < 10mil) Between Pad P2-15(9746.692mil,2029.094mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.907mil < 10mil) Between Pad P2-16(9667.952mil,2029.094mil) on Multi-Layer And Region (1 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.907mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.055mil < 10mil) Between Pad P2-2(10297.871mil,1942.48mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.201mil < 10mil) Between Pad P2-3(10219.131mil,1942.48mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.201mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.962mil < 10mil) Between Pad P2-8(10297.871mil,2029.094mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.962mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.151mil < 10mil) Between Pad P2-9(10219.131mil,2029.094mil) on Multi-Layer And Region (0 hole(s)) Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [7.151mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q10-1(5385.098mil,1433.386mil) on Top Layer And Track (5357mil,1402.661mil)(5357mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q10-1(5385.098mil,1433.386mil) on Top Layer And Track (5357mil,1402.661mil)(5493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q10-2(5464.902mil,1433.386mil) on Top Layer And Track (5357mil,1402.661mil)(5493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q10-2(5464.902mil,1433.386mil) on Top Layer And Track (5493mil,1402.661mil)(5493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q10-3(5425mil,1523.937mil) on Top Layer And Track (5357mil,1554.661mil)(5493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q1-1(3135.098mil,1433.386mil) on Top Layer And Track (3107mil,1402.661mil)(3107mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-1(3135.098mil,1433.386mil) on Top Layer And Track (3107mil,1402.661mil)(3243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q11-1(5635.098mil,1433.386mil) on Top Layer And Track (5607mil,1402.661mil)(5607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-1(5635.098mil,1433.386mil) on Top Layer And Track (5607mil,1402.661mil)(5743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-2(5714.902mil,1433.386mil) on Top Layer And Track (5607mil,1402.661mil)(5743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q11-2(5714.902mil,1433.386mil) on Top Layer And Track (5743mil,1402.661mil)(5743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q11-3(5675mil,1523.937mil) on Top Layer And Track (5607mil,1554.661mil)(5743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-2(3214.902mil,1433.386mil) on Top Layer And Track (3107mil,1402.661mil)(3243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q1-2(3214.902mil,1433.386mil) on Top Layer And Track (3243mil,1402.661mil)(3243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q12-1(5885.098mil,1433.386mil) on Top Layer And Track (5857mil,1402.661mil)(5857mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q12-1(5885.098mil,1433.386mil) on Top Layer And Track (5857mil,1402.661mil)(5993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q1-3(3175mil,1523.937mil) on Top Layer And Track (3107mil,1554.661mil)(3243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q13-1(6135.098mil,1433.386mil) on Top Layer And Track (6107mil,1402.661mil)(6107mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q13-1(6135.098mil,1433.386mil) on Top Layer And Track (6107mil,1402.661mil)(6243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q13-2(6214.902mil,1433.386mil) on Top Layer And Track (6107mil,1402.661mil)(6243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q13-2(6214.902mil,1433.386mil) on Top Layer And Track (6243mil,1402.661mil)(6243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q13-3(6175mil,1523.937mil) on Top Layer And Track (6107mil,1554.661mil)(6243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q14-1(6385.098mil,1433.386mil) on Top Layer And Track (6357mil,1402.661mil)(6357mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q14-1(6385.098mil,1433.386mil) on Top Layer And Track (6357mil,1402.661mil)(6493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q14-2(6464.902mil,1433.386mil) on Top Layer And Track (6357mil,1402.661mil)(6493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q14-2(6464.902mil,1433.386mil) on Top Layer And Track (6493mil,1402.661mil)(6493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q14-3(6425mil,1523.937mil) on Top Layer And Track (6357mil,1554.661mil)(6493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q15-1(6635.098mil,1433.386mil) on Top Layer And Track (6607mil,1402.661mil)(6607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q15-1(6635.098mil,1433.386mil) on Top Layer And Track (6607mil,1402.661mil)(6743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q15-2(6714.902mil,1433.386mil) on Top Layer And Track (6607mil,1402.661mil)(6743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q15-2(6714.902mil,1433.386mil) on Top Layer And Track (6743mil,1402.661mil)(6743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q15-3(6675mil,1523.937mil) on Top Layer And Track (6607mil,1554.661mil)(6743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q16-1(6885.098mil,1433.386mil) on Top Layer And Track (6857mil,1402.661mil)(6857mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q16-1(6885.098mil,1433.386mil) on Top Layer And Track (6857mil,1402.661mil)(6993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q16-2(6964.902mil,1433.386mil) on Top Layer And Track (6857mil,1402.661mil)(6993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q16-2(6964.902mil,1433.386mil) on Top Layer And Track (6993mil,1402.661mil)(6993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q16-3(6925mil,1523.937mil) on Top Layer And Track (6857mil,1554.661mil)(6993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q17-1(7125.098mil,1433.386mil) on Top Layer And Track (7097mil,1402.661mil)(7097mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q17-1(7125.098mil,1433.386mil) on Top Layer And Track (7097mil,1402.661mil)(7233mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q17-2(7204.902mil,1433.386mil) on Top Layer And Track (7097mil,1402.661mil)(7233mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q17-2(7204.902mil,1433.386mil) on Top Layer And Track (7233mil,1402.661mil)(7233mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q17-3(7165mil,1523.937mil) on Top Layer And Track (7097mil,1554.661mil)(7233mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q18-1(7385.098mil,1433.386mil) on Top Layer And Track (7357mil,1402.661mil)(7357mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q18-1(7385.098mil,1433.386mil) on Top Layer And Track (7357mil,1402.661mil)(7493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q18-2(7464.902mil,1433.386mil) on Top Layer And Track (7357mil,1402.661mil)(7493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q18-2(7464.902mil,1433.386mil) on Top Layer And Track (7493mil,1402.661mil)(7493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q18-3(7425mil,1523.937mil) on Top Layer And Track (7357mil,1554.661mil)(7493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q19-1(7635.098mil,1433.386mil) on Top Layer And Track (7607mil,1402.661mil)(7607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-1(7635.098mil,1433.386mil) on Top Layer And Track (7607mil,1402.661mil)(7743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-2(7714.902mil,1433.386mil) on Top Layer And Track (7607mil,1402.661mil)(7743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q19-2(7714.902mil,1433.386mil) on Top Layer And Track (7743mil,1402.661mil)(7743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q19-3(7675mil,1523.937mil) on Top Layer And Track (7607mil,1554.661mil)(7743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q20-1(7885.098mil,1433.386mil) on Top Layer And Track (7857mil,1402.661mil)(7857mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q20-1(7885.098mil,1433.386mil) on Top Layer And Track (7857mil,1402.661mil)(7993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q20-2(7964.902mil,1433.386mil) on Top Layer And Track (7857mil,1402.661mil)(7993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q20-2(7964.902mil,1433.386mil) on Top Layer And Track (7993mil,1402.661mil)(7993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q2-1(3385.334mil,1433.622mil) on Top Layer And Track (3357.236mil,1402.898mil)(3357.236mil,1554.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q2-1(3385.334mil,1433.622mil) on Top Layer And Track (3357.236mil,1402.898mil)(3493.236mil,1402.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q21-1(8135.098mil,1433.386mil) on Top Layer And Track (8107mil,1402.661mil)(8107mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q21-1(8135.098mil,1433.386mil) on Top Layer And Track (8107mil,1402.661mil)(8243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q21-2(8214.902mil,1433.386mil) on Top Layer And Track (8107mil,1402.661mil)(8243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q21-2(8214.902mil,1433.386mil) on Top Layer And Track (8243mil,1402.661mil)(8243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q2-2(3465.138mil,1433.622mil) on Top Layer And Track (3357.236mil,1402.898mil)(3493.236mil,1402.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q2-2(3465.138mil,1433.622mil) on Top Layer And Track (3493.236mil,1402.898mil)(3493.236mil,1554.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q22-1(8385.098mil,1433.386mil) on Top Layer And Track (8357mil,1402.661mil)(8357mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q22-1(8385.098mil,1433.386mil) on Top Layer And Track (8357mil,1402.661mil)(8493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q22-2(8464.902mil,1433.386mil) on Top Layer And Track (8357mil,1402.661mil)(8493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q22-2(8464.902mil,1433.386mil) on Top Layer And Track (8493mil,1402.661mil)(8493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q22-3(8425mil,1523.937mil) on Top Layer And Track (8357mil,1554.661mil)(8493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q2-3(3425.236mil,1524.173mil) on Top Layer And Track (3357.236mil,1554.898mil)(3493.236mil,1554.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q23-1(8635.098mil,1433.386mil) on Top Layer And Track (8607mil,1402.661mil)(8607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q23-1(8635.098mil,1433.386mil) on Top Layer And Track (8607mil,1402.661mil)(8743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q23-2(8714.902mil,1433.386mil) on Top Layer And Track (8607mil,1402.661mil)(8743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q23-2(8714.902mil,1433.386mil) on Top Layer And Track (8743mil,1402.661mil)(8743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q23-3(8675mil,1523.937mil) on Top Layer And Track (8607mil,1554.661mil)(8743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q24-1(8885.098mil,1433.386mil) on Top Layer And Track (8857mil,1402.661mil)(8857mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q24-1(8885.098mil,1433.386mil) on Top Layer And Track (8857mil,1402.661mil)(8993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q24-2(8964.902mil,1433.386mil) on Top Layer And Track (8857mil,1402.661mil)(8993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q24-2(8964.902mil,1433.386mil) on Top Layer And Track (8993mil,1402.661mil)(8993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q24-3(8925mil,1523.937mil) on Top Layer And Track (8857mil,1554.661mil)(8993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.142mil < 10mil) Between Pad Q25-1(8559.456mil,822.441mil) on Top Layer And Track (8592.598mil,815.944mil)(8600.322mil,815.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Pad Q25-1(8559.456mil,822.441mil) on Top Layer And Track (8600.322mil,601.378mil)(8600.322mil,815.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Pad Q25-2(8481.74mil,822.441mil) on Top Layer And Track (8440.874mil,601.378mil)(8440.874mil,815.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.142mil < 10mil) Between Pad Q25-2(8481.74mil,822.441mil) on Top Layer And Track (8440.874mil,815.944mil)(8448.598mil,815.944mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.858mil < 10mil) Between Pad Q25-3(8520.598mil,665.669mil) on Top Layer And Track (8440.874mil,601.378mil)(8450.598mil,601.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.858mil < 10mil) Between Pad Q25-3(8520.598mil,665.669mil) on Top Layer And Track (8590.598mil,601.378mil)(8600.322mil,601.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.142mil < 10mil) Between Pad Q26-1(5518.314mil,822.441mil) on Top Layer And Track (5551.456mil,815.945mil)(5559.18mil,815.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Pad Q26-1(5518.314mil,822.441mil) on Top Layer And Track (5559.18mil,601.378mil)(5559.18mil,815.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.898mil < 10mil) Between Pad Q26-2(5440.597mil,822.441mil) on Top Layer And Track (5399.731mil,601.378mil)(5399.731mil,815.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.142mil < 10mil) Between Pad Q26-2(5440.597mil,822.441mil) on Top Layer And Track (5399.731mil,815.945mil)(5407.456mil,815.945mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.142mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.858mil < 10mil) Between Pad Q26-3(5479.456mil,665.669mil) on Top Layer And Track (5399.731mil,601.378mil)(5409.456mil,601.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.858mil < 10mil) Between Pad Q26-3(5479.456mil,665.669mil) on Top Layer And Track (5549.456mil,601.378mil)(5559.18mil,601.378mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q3-1(3635.098mil,1433.386mil) on Top Layer And Track (3607mil,1402.661mil)(3607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q3-1(3635.098mil,1433.386mil) on Top Layer And Track (3607mil,1402.661mil)(3743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q3-2(3714.902mil,1433.386mil) on Top Layer And Track (3607mil,1402.661mil)(3743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q3-2(3714.902mil,1433.386mil) on Top Layer And Track (3743mil,1402.661mil)(3743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q3-3(3675mil,1523.937mil) on Top Layer And Track (3607mil,1554.661mil)(3743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q4-3(3925mil,1523.937mil) on Top Layer And Track (3857mil,1554.661mil)(3993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q5-1(4135.098mil,1433.386mil) on Top Layer And Track (4107mil,1402.661mil)(4107mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q5-1(4135.098mil,1433.386mil) on Top Layer And Track (4107mil,1402.661mil)(4243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q5-2(4214.902mil,1433.386mil) on Top Layer And Track (4107mil,1402.661mil)(4243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q5-2(4214.902mil,1433.386mil) on Top Layer And Track (4243mil,1402.661mil)(4243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q5-3(4175mil,1523.937mil) on Top Layer And Track (4107mil,1554.661mil)(4243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q6-1(4385.098mil,1433.386mil) on Top Layer And Track (4357mil,1402.661mil)(4357mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q6-1(4385.098mil,1433.386mil) on Top Layer And Track (4357mil,1402.661mil)(4493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q6-2(4464.902mil,1433.386mil) on Top Layer And Track (4357mil,1402.661mil)(4493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q6-2(4464.902mil,1433.386mil) on Top Layer And Track (4493mil,1402.661mil)(4493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q6-3(4425mil,1523.937mil) on Top Layer And Track (4357mil,1554.661mil)(4493mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q7-1(4635.098mil,1433.386mil) on Top Layer And Track (4607mil,1402.661mil)(4607mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q7-1(4635.098mil,1433.386mil) on Top Layer And Track (4607mil,1402.661mil)(4743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q7-2(4714.902mil,1433.386mil) on Top Layer And Track (4607mil,1402.661mil)(4743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q7-2(4714.902mil,1433.386mil) on Top Layer And Track (4743mil,1402.661mil)(4743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q7-3(4675mil,1523.937mil) on Top Layer And Track (4607mil,1554.661mil)(4743mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q8-1(4885.098mil,1433.386mil) on Top Layer And Track (4857mil,1402.661mil)(4857mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q8-1(4885.098mil,1433.386mil) on Top Layer And Track (4857mil,1402.661mil)(4993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q8-2(4964.902mil,1433.386mil) on Top Layer And Track (4857mil,1402.661mil)(4993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q8-2(4964.902mil,1433.386mil) on Top Layer And Track (4993mil,1402.661mil)(4993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q8-3(4925mil,1523.937mil) on Top Layer And Track (4857mil,1554.661mil)(4993mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q9-1(5135.098mil,1433.386mil) on Top Layer And Track (5107mil,1402.661mil)(5107mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q9-1(5135.098mil,1433.386mil) on Top Layer And Track (5107mil,1402.661mil)(5243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q9-2(5214.902mil,1433.386mil) on Top Layer And Track (5107mil,1402.661mil)(5243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.598mil < 10mil) Between Pad Q9-2(5214.902mil,1433.386mil) on Top Layer And Track (5243mil,1402.661mil)(5243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.598mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.724mil < 10mil) Between Pad Q9-3(5175mil,1523.937mil) on Top Layer And Track (5107mil,1554.661mil)(5243mil,1554.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.724mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R100-1(7989.08mil,1009.669mil) on Top Layer And Track (7969.08mil,1031.669mil)(8070.08mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R100-1(7989.08mil,1009.669mil) on Top Layer And Track (7969.08mil,987.669mil)(7969.08mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R100-1(7989.08mil,1009.669mil) on Top Layer And Track (7969.08mil,987.669mil)(8070.08mil,987.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R100-2(8051.08mil,1009.669mil) on Top Layer And Track (7969.08mil,1031.669mil)(8070.08mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R100-2(8051.08mil,1009.669mil) on Top Layer And Track (7969.08mil,987.669mil)(8070.08mil,987.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R100-2(8051.08mil,1009.669mil) on Top Layer And Track (8070.08mil,987.669mil)(8070.08mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R10-1(4137.598mil,1312.661mil) on Top Layer And Track (4115.598mil,1292.661mil)(4115.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-1(4137.598mil,1312.661mil) on Top Layer And Track (4115.598mil,1292.661mil)(4159.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R10-1(4137.598mil,1312.661mil) on Top Layer And Track (4159.598mil,1292.661mil)(4159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R101-1(4948.765mil,1009.669mil) on Top Layer And Track (4928.765mil,1031.669mil)(5029.765mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R101-1(4948.765mil,1009.669mil) on Top Layer And Track (4928.765mil,987.669mil)(4928.765mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R101-1(4948.765mil,1009.669mil) on Top Layer And Track (4928.765mil,987.669mil)(5029.765mil,987.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R101-2(5010.765mil,1009.669mil) on Top Layer And Track (4928.765mil,1031.669mil)(5029.765mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R101-2(5010.765mil,1009.669mil) on Top Layer And Track (4928.765mil,987.669mil)(5029.765mil,987.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R101-2(5010.765mil,1009.669mil) on Top Layer And Track (5029.765mil,987.669mil)(5029.765mil,1031.669mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R10-2(4137.598mil,1374.661mil) on Top Layer And Track (4107mil,1402.661mil)(4243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R10-2(4137.598mil,1374.661mil) on Top Layer And Track (4115.598mil,1292.661mil)(4115.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R10-2(4137.598mil,1374.661mil) on Top Layer And Track (4115.598mil,1393.661mil)(4159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R10-2(4137.598mil,1374.661mil) on Top Layer And Track (4159.598mil,1292.661mil)(4159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R102-1(7195mil,839mil) on Bottom Layer And Track (7173mil,819mil)(7173mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R102-1(7195mil,839mil) on Bottom Layer And Track (7173mil,819mil)(7217mil,819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R102-1(7195mil,839mil) on Bottom Layer And Track (7217mil,819mil)(7217mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R102-2(7195mil,901mil) on Bottom Layer And Track (7173mil,819mil)(7173mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R102-2(7195mil,901mil) on Bottom Layer And Track (7173mil,920mil)(7217mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R102-2(7195mil,901mil) on Bottom Layer And Track (7217mil,819mil)(7217mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-1(4145mil,838.677mil) on Bottom Layer And Track (4123mil,818.677mil)(4123mil,919.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R103-1(4145mil,838.677mil) on Bottom Layer And Track (4123mil,818.677mil)(4167mil,818.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-1(4145mil,838.677mil) on Bottom Layer And Track (4167mil,818.677mil)(4167mil,919.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-2(4145mil,900.677mil) on Bottom Layer And Track (4123mil,818.677mil)(4123mil,919.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R103-2(4145mil,900.677mil) on Bottom Layer And Track (4123mil,919.677mil)(4167mil,919.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R103-2(4145mil,900.677mil) on Bottom Layer And Track (4167mil,818.677mil)(4167mil,919.677mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R104-1(7080mil,839.5mil) on Bottom Layer And Track (7058mil,819.5mil)(7058mil,920.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R104-1(7080mil,839.5mil) on Bottom Layer And Track (7058mil,819.5mil)(7102mil,819.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R104-1(7080mil,839.5mil) on Bottom Layer And Track (7102mil,819.5mil)(7102mil,920.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R104-2(7080mil,901.5mil) on Bottom Layer And Track (7058mil,819.5mil)(7058mil,920.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R104-2(7080mil,901.5mil) on Bottom Layer And Track (7058mil,920.5mil)(7102mil,920.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R104-2(7080mil,901.5mil) on Bottom Layer And Track (7102mil,819.5mil)(7102mil,920.5mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R105-1(4040mil,839mil) on Bottom Layer And Track (4018mil,819mil)(4018mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R105-1(4040mil,839mil) on Bottom Layer And Track (4018mil,819mil)(4062mil,819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R105-1(4040mil,839mil) on Bottom Layer And Track (4062mil,819mil)(4062mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R105-2(4040mil,901mil) on Bottom Layer And Track (4018mil,819mil)(4018mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R105-2(4040mil,901mil) on Bottom Layer And Track (4018mil,920mil)(4062mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R105-2(4040mil,901mil) on Bottom Layer And Track (4062mil,819mil)(4062mil,920mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R106-1(7470mil,510mil) on Top Layer And Track (7450mil,488mil)(7450mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R106-1(7470mil,510mil) on Top Layer And Track (7450mil,488mil)(7551mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R106-1(7470mil,510mil) on Top Layer And Track (7450mil,532mil)(7551mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R106-2(7532mil,510mil) on Top Layer And Track (7450mil,488mil)(7551mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R106-2(7532mil,510mil) on Top Layer And Track (7450mil,532mil)(7551mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R106-2(7532mil,510mil) on Top Layer And Track (7551mil,488mil)(7551mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.575mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4289.173mil,487mil)(4385.173mil,487mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.575mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4289.173mil,533mil)(4385.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.575mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.827mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4385.173mil,487mil)(4385.173mil,533mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.827mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.547mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4392.905mil,540.764mil)(4392.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.547mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.264mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4392.905mil,540.764mil)(4488.905mil,540.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4393mil,488mil)(4393mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4393mil,488mil)(4494mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R107-1(4413mil,510mil) on Top Layer And Track (4393mil,532mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.264mil < 10mil) Between Pad R107-2(4475mil,510mil) on Top Layer And Track (4392.905mil,540.764mil)(4488.905mil,540.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R107-2(4475mil,510mil) on Top Layer And Track (4393mil,488mil)(4494mil,488mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R107-2(4475mil,510mil) on Top Layer And Track (4393mil,532mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.264mil < 10mil) Between Pad R107-2(4475mil,510mil) on Top Layer And Track (4488.905mil,540.764mil)(4488.905mil,586.764mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.264mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R107-2(4475mil,510mil) on Top Layer And Track (4494mil,488mil)(4494mil,532mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R108-1(7419mil,445.108mil) on Bottom Layer And Track (7399mil,423.108mil)(7399mil,467.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R108-1(7419mil,445.108mil) on Bottom Layer And Track (7399mil,423.108mil)(7500mil,423.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R108-1(7419mil,445.108mil) on Bottom Layer And Track (7399mil,467.108mil)(7500mil,467.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R108-2(7481mil,445.108mil) on Bottom Layer And Track (7399mil,423.108mil)(7500mil,423.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R108-2(7481mil,445.108mil) on Bottom Layer And Track (7399mil,467.108mil)(7500mil,467.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R108-2(7481mil,445.108mil) on Bottom Layer And Track (7500mil,423.108mil)(7500mil,467.108mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R109-1(4379mil,435mil) on Bottom Layer And Track (4359mil,413mil)(4359mil,457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R109-1(4379mil,435mil) on Bottom Layer And Track (4359mil,413mil)(4460mil,413mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R109-1(4379mil,435mil) on Bottom Layer And Track (4359mil,457mil)(4460mil,457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R109-2(4441mil,435mil) on Bottom Layer And Track (4359mil,413mil)(4460mil,413mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R109-2(4441mil,435mil) on Bottom Layer And Track (4359mil,457mil)(4460mil,457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R109-2(4441mil,435mil) on Bottom Layer And Track (4460mil,413mil)(4460mil,457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3018mil,1182.982mil)(3018mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.679mil < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3018mil,1283.982mil)(3062mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.679mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3018mil,1292.661mil)(3018mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3018mil,1292.661mil)(3062mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.075mil < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3062mil,1182.982mil)(3062mil,1283.982mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.075mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R1-1(3040mil,1312.661mil) on Top Layer And Track (3062mil,1292.661mil)(3062mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R110-1(7395mil,525mil) on Bottom Layer And Track (7375mil,503mil)(7375mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R110-1(7395mil,525mil) on Bottom Layer And Track (7375mil,503mil)(7476mil,503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R110-1(7395mil,525mil) on Bottom Layer And Track (7375mil,547mil)(7476mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R110-2(7457mil,525mil) on Bottom Layer And Track (7375mil,503mil)(7476mil,503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R110-2(7457mil,525mil) on Bottom Layer And Track (7375mil,547mil)(7476mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R110-2(7457mil,525mil) on Bottom Layer And Track (7476mil,503mil)(7476mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R11-1(4212.402mil,1312.661mil) on Top Layer And Track (4190.402mil,1292.661mil)(4190.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-1(4212.402mil,1312.661mil) on Top Layer And Track (4190.402mil,1292.661mil)(4234.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R11-1(4212.402mil,1312.661mil) on Top Layer And Track (4234.402mil,1292.661mil)(4234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R111-1(4355mil,525mil) on Bottom Layer And Track (4335mil,503mil)(4335mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-1(4355mil,525mil) on Bottom Layer And Track (4335mil,503mil)(4436mil,503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-1(4355mil,525mil) on Bottom Layer And Track (4335mil,547mil)(4436mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-2(4417mil,525mil) on Bottom Layer And Track (4335mil,503mil)(4436mil,503mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R111-2(4417mil,525mil) on Bottom Layer And Track (4335mil,547mil)(4436mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R111-2(4417mil,525mil) on Bottom Layer And Track (4436mil,503mil)(4436mil,547mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R11-2(4212.402mil,1374.661mil) on Top Layer And Track (4107mil,1402.661mil)(4243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R11-2(4212.402mil,1374.661mil) on Top Layer And Track (4190.402mil,1292.661mil)(4190.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R11-2(4212.402mil,1374.661mil) on Top Layer And Track (4190.402mil,1393.661mil)(4234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R11-2(4212.402mil,1374.661mil) on Top Layer And Track (4234.402mil,1292.661mil)(4234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R112-2(7900mil,764.398mil) on Top Layer And Track (7878mil,682.398mil)(7878mil,783.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R112-2(7900mil,764.398mil) on Top Layer And Track (7878mil,783.398mil)(7922mil,783.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R112-2(7900mil,764.398mil) on Top Layer And Track (7922mil,682.398mil)(7922mil,783.398mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R113-1(7741mil,605mil) on Top Layer And Track (7721mil,583mil)(7721mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R113-1(7741mil,605mil) on Top Layer And Track (7721mil,583mil)(7822mil,583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R113-1(7741mil,605mil) on Top Layer And Track (7721mil,627mil)(7822mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R113-2(7803mil,605mil) on Top Layer And Track (7721mil,583mil)(7822mil,583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R113-2(7803mil,605mil) on Top Layer And Track (7721mil,627mil)(7822mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R113-2(7803mil,605mil) on Top Layer And Track (7822mil,583mil)(7822mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114*-1(1631.332mil,1097.657mil) on Bottom Layer And Track (1611.332mil,1075.657mil)(1611.332mil,1119.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114*-1(1631.332mil,1097.657mil) on Bottom Layer And Track (1611.332mil,1075.657mil)(1712.332mil,1075.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114*-1(1631.332mil,1097.657mil) on Bottom Layer And Track (1611.332mil,1119.657mil)(1712.332mil,1119.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114*-2(1693.332mil,1097.657mil) on Bottom Layer And Track (1611.332mil,1075.657mil)(1712.332mil,1075.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114*-2(1693.332mil,1097.657mil) on Bottom Layer And Track (1611.332mil,1119.657mil)(1712.332mil,1119.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114*-2(1693.332mil,1097.657mil) on Bottom Layer And Track (1712.332mil,1075.657mil)(1712.332mil,1119.657mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114-1(1928.5mil,131mil) on Bottom Layer And Track (1908.5mil,109mil)(1908.5mil,153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-1(1928.5mil,131mil) on Bottom Layer And Track (1908.5mil,109mil)(2009.5mil,109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-1(1928.5mil,131mil) on Bottom Layer And Track (1908.5mil,153mil)(2009.5mil,153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-2(1990.5mil,131mil) on Bottom Layer And Track (1908.5mil,109mil)(2009.5mil,109mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R114-2(1990.5mil,131mil) on Bottom Layer And Track (1908.5mil,153mil)(2009.5mil,153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R114-2(1990.5mil,131mil) on Bottom Layer And Track (2009.5mil,109mil)(2009.5mil,153mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R115-1(2211.5mil,1617.707mil) on Top Layer And Track (2189.5mil,1597.707mil)(2189.5mil,1698.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R115-1(2211.5mil,1617.707mil) on Top Layer And Track (2189.5mil,1597.707mil)(2233.5mil,1597.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R115-1(2211.5mil,1617.707mil) on Top Layer And Track (2233.5mil,1597.707mil)(2233.5mil,1698.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R115-2(2211.5mil,1679.707mil) on Top Layer And Track (2189.5mil,1597.707mil)(2189.5mil,1698.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R115-2(2211.5mil,1679.707mil) on Top Layer And Track (2189.5mil,1698.707mil)(2233.5mil,1698.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R115-2(2211.5mil,1679.707mil) on Top Layer And Track (2233.5mil,1597.707mil)(2233.5mil,1698.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R116-1(4734mil,570mil) on Top Layer And Track (4714mil,548mil)(4714mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R116-1(4734mil,570mil) on Top Layer And Track (4714mil,548mil)(4815mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R116-1(4734mil,570mil) on Top Layer And Track (4714mil,592mil)(4815mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4714mil,548mil)(4815mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4714mil,592mil)(4815mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4815mil,548mil)(4815mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4824mil,548mil)(4824mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4824mil,548mil)(4925mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad R116-2(4796mil,570mil) on Top Layer And Track (4824mil,592mil)(4925mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R117-1(7864mil,605mil) on Top Layer And Track (7844mil,583mil)(7844mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-1(7864mil,605mil) on Top Layer And Track (7844mil,583mil)(7945mil,583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-1(7864mil,605mil) on Top Layer And Track (7844mil,627mil)(7945mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-2(7926mil,605mil) on Top Layer And Track (7844mil,583mil)(7945mil,583mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R117-2(7926mil,605mil) on Top Layer And Track (7844mil,627mil)(7945mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R117-2(7926mil,605mil) on Top Layer And Track (7945mil,583mil)(7945mil,627mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4714mil,548mil)(4815mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4714mil,592mil)(4815mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4815mil,548mil)(4815mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4824mil,548mil)(4824mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4824mil,548mil)(4925mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-1(4844mil,570mil) on Top Layer And Track (4824mil,592mil)(4925mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-2(4906mil,570mil) on Top Layer And Track (4824mil,548mil)(4925mil,548mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R118-2(4906mil,570mil) on Top Layer And Track (4824mil,592mil)(4925mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R118-2(4906mil,570mil) on Top Layer And Track (4925mil,548mil)(4925mil,592mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-1(5989.477mil,269mil) on Top Layer And Track (5967.477mil,249mil)(5967.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R119-1(5989.477mil,269mil) on Top Layer And Track (5967.477mil,249mil)(6011.477mil,249mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-1(5989.477mil,269mil) on Top Layer And Track (6011.477mil,249mil)(6011.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (5967.477mil,249mil)(5967.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (5967.477mil,350mil)(6011.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (5967.477mil,360mil)(5967.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (5967.477mil,360mil)(6011.477mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (6011.477mil,249mil)(6011.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R119-2(5989.477mil,331mil) on Top Layer And Track (6011.477mil,360mil)(6011.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R1-2(3040mil,1374.661mil) on Top Layer And Track (3018mil,1292.661mil)(3018mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(3040mil,1374.661mil) on Top Layer And Track (3018mil,1393.661mil)(3062mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R1-2(3040mil,1374.661mil) on Top Layer And Track (3062mil,1292.661mil)(3062mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R120-1(5989.477mil,441mil) on Top Layer And Track (5967.477mil,360mil)(5967.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R120-1(5989.477mil,441mil) on Top Layer And Track (5967.477mil,461mil)(6011.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R120-1(5989.477mil,441mil) on Top Layer And Track (6011.477mil,360mil)(6011.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (5967.477mil,249mil)(5967.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (5967.477mil,350mil)(6011.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (5967.477mil,360mil)(5967.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (5967.477mil,360mil)(6011.477mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (6011.477mil,249mil)(6011.477mil,350mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R120-2(5989.477mil,379mil) on Top Layer And Track (6011.477mil,360mil)(6011.477mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R12-1(4387.598mil,1312.661mil) on Top Layer And Track (4365.598mil,1292.661mil)(4365.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-1(4387.598mil,1312.661mil) on Top Layer And Track (4365.598mil,1292.661mil)(4409.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R12-1(4387.598mil,1312.661mil) on Top Layer And Track (4409.598mil,1292.661mil)(4409.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R121-1(8831.142mil,747.661mil) on Top Layer And Track (8809.142mil,727.661mil)(8809.142mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R121-1(8831.142mil,747.661mil) on Top Layer And Track (8809.142mil,727.661mil)(8853.142mil,727.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R121-1(8831.142mil,747.661mil) on Top Layer And Track (8853.142mil,727.661mil)(8853.142mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R121-2(8831.142mil,809.661mil) on Top Layer And Track (8809.142mil,727.661mil)(8809.142mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R121-2(8831.142mil,809.661mil) on Top Layer And Track (8809.142mil,828.661mil)(8853.142mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R121-2(8831.142mil,809.661mil) on Top Layer And Track (8853.142mil,727.661mil)(8853.142mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R12-2(4387.598mil,1374.661mil) on Top Layer And Track (4357mil,1402.661mil)(4493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R12-2(4387.598mil,1374.661mil) on Top Layer And Track (4365.598mil,1292.661mil)(4365.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R12-2(4387.598mil,1374.661mil) on Top Layer And Track (4365.598mil,1393.661mil)(4409.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R12-2(4387.598mil,1374.661mil) on Top Layer And Track (4409.598mil,1292.661mil)(4409.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R122-1(5790mil,747.661mil) on Top Layer And Track (5768mil,727.661mil)(5768mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R122-1(5790mil,747.661mil) on Top Layer And Track (5768mil,727.661mil)(5812mil,727.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R122-1(5790mil,747.661mil) on Top Layer And Track (5812mil,727.661mil)(5812mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R122-2(5790mil,809.661mil) on Top Layer And Track (5768mil,727.661mil)(5768mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R122-2(5790mil,809.661mil) on Top Layer And Track (5768mil,828.661mil)(5812mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R122-2(5790mil,809.661mil) on Top Layer And Track (5812mil,727.661mil)(5812mil,828.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6514mil,250mil)(6514mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6514mil,351mil)(6558mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6514mil,360mil)(6514mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9mil < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6514mil,360mil)(6558mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6558mil,250mil)(6558mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.385mil < 10mil) Between Pad R123-1(6536mil,331mil) on Top Layer And Track (6558mil,360mil)(6558mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R123-2(6536mil,269mil) on Top Layer And Track (6514mil,250mil)(6514mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R123-2(6536mil,269mil) on Top Layer And Track (6514mil,250mil)(6558mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R123-2(6536mil,269mil) on Top Layer And Track (6558mil,250mil)(6558mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R124-1(6536mil,441mil) on Top Layer And Track (6514mil,360mil)(6514mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R124-1(6536mil,441mil) on Top Layer And Track (6514mil,461mil)(6558mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R124-1(6536mil,441mil) on Top Layer And Track (6558mil,360mil)(6558mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6514mil,250mil)(6514mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8mil < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6514mil,351mil)(6558mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6514mil,360mil)(6514mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6514mil,360mil)(6558mil,360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.42mil < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6558mil,250mil)(6558mil,351mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.42mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R124-2(6536mil,379mil) on Top Layer And Track (6558mil,360mil)(6558mil,461mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R125-1(1296mil,1246.377mil) on Bottom Layer And Track (1215mil,1224.377mil)(1316mil,1224.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R125-1(1296mil,1246.377mil) on Bottom Layer And Track (1215mil,1268.377mil)(1316mil,1268.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R125-1(1296mil,1246.377mil) on Bottom Layer And Track (1316mil,1224.377mil)(1316mil,1268.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R125-2(1234mil,1246.377mil) on Bottom Layer And Track (1215mil,1224.377mil)(1215mil,1268.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R125-2(1234mil,1246.377mil) on Bottom Layer And Track (1215mil,1224.377mil)(1316mil,1224.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R125-2(1234mil,1246.377mil) on Bottom Layer And Track (1215mil,1268.377mil)(1316mil,1268.377mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R126-1(661mil,1325.118mil) on Bottom Layer And Track (580mil,1303.118mil)(681mil,1303.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R126-1(661mil,1325.118mil) on Bottom Layer And Track (580mil,1347.118mil)(681mil,1347.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R126-1(661mil,1325.118mil) on Bottom Layer And Track (681mil,1303.118mil)(681mil,1347.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R126-2(599mil,1325.118mil) on Bottom Layer And Track (580mil,1303.118mil)(580mil,1347.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R126-2(599mil,1325.118mil) on Bottom Layer And Track (580mil,1303.118mil)(681mil,1303.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R126-2(599mil,1325.118mil) on Bottom Layer And Track (580mil,1347.118mil)(681mil,1347.118mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R127-1(2646.083mil,971.019mil) on Top Layer And Track (2624.083mil,951.019mil)(2624.083mil,1052.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R127-1(2646.083mil,971.019mil) on Top Layer And Track (2624.083mil,951.019mil)(2668.083mil,951.019mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R127-1(2646.083mil,971.019mil) on Top Layer And Track (2668.083mil,951.019mil)(2668.083mil,1052.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R127-2(2646.083mil,1033.02mil) on Top Layer And Track (2624.083mil,1052.02mil)(2668.083mil,1052.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R127-2(2646.083mil,1033.02mil) on Top Layer And Track (2624.083mil,951.019mil)(2624.083mil,1052.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R127-2(2646.083mil,1033.02mil) on Top Layer And Track (2668.083mil,951.019mil)(2668.083mil,1052.02mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R129-1(2084.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1385.52mil)(2064.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R129-1(2084.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1385.52mil)(2165.217mil,1385.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R129-1(2084.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1429.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.98mil < 10mil) Between Pad R129-1(2084.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1437.724mil)(2064.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad R129-1(2084.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1437.724mil)(2165.217mil,1437.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R129-2(2146.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1385.52mil)(2165.217mil,1385.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R129-2(2146.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1429.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad R129-2(2146.217mil,1407.52mil) on Top Layer And Track (2064.217mil,1437.724mil)(2165.217mil,1437.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R129-2(2146.217mil,1407.52mil) on Top Layer And Track (2165.217mil,1385.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.805mil < 10mil) Between Pad R129-2(2146.217mil,1407.52mil) on Top Layer And Track (2165.217mil,1437.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R130-1(2084.217mil,1562.086mil) on Top Layer And Track (2064.217mil,1540.086mil)(2064.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R130-1(2084.217mil,1562.086mil) on Top Layer And Track (2064.217mil,1540.086mil)(2165.217mil,1540.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R130-1(2084.217mil,1562.086mil) on Top Layer And Track (2064.217mil,1584.086mil)(2165.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R130-1(2084.217mil,1562.086mil) on Top Layer And Track (2064.717mil,1488.905mil)(2064.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.681mil < 10mil) Between Pad R130-1(2084.217mil,1562.086mil) on Top Layer And Track (2064.717mil,1532.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R130-2(2146.217mil,1562.086mil) on Top Layer And Track (2064.217mil,1540.086mil)(2165.217mil,1540.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R130-2(2146.217mil,1562.086mil) on Top Layer And Track (2064.217mil,1584.086mil)(2165.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.681mil < 10mil) Between Pad R130-2(2146.217mil,1562.086mil) on Top Layer And Track (2064.717mil,1532.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R130-2(2146.217mil,1562.086mil) on Top Layer And Track (2165.217mil,1540.086mil)(2165.217mil,1584.086mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R130-2(2146.217mil,1562.086mil) on Top Layer And Track (2165.717mil,1488.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R13-1(4462.402mil,1312.661mil) on Top Layer And Track (4440.402mil,1292.661mil)(4440.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-1(4462.402mil,1312.661mil) on Top Layer And Track (4440.402mil,1292.661mil)(4484.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R13-1(4462.402mil,1312.661mil) on Top Layer And Track (4484.402mil,1292.661mil)(4484.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R131-1(1296mil,1718.819mil) on Bottom Layer And Track (1215mil,1696.819mil)(1316mil,1696.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R131-1(1296mil,1718.819mil) on Bottom Layer And Track (1215mil,1740.819mil)(1316mil,1740.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R131-1(1296mil,1718.819mil) on Bottom Layer And Track (1316mil,1696.819mil)(1316mil,1740.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R131-2(1234mil,1718.819mil) on Bottom Layer And Track (1215mil,1696.819mil)(1215mil,1740.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R131-2(1234mil,1718.819mil) on Bottom Layer And Track (1215mil,1696.819mil)(1316mil,1696.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R131-2(1234mil,1718.819mil) on Bottom Layer And Track (1215mil,1740.819mil)(1316mil,1740.819mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R13-2(4462.402mil,1374.661mil) on Top Layer And Track (4357mil,1402.661mil)(4493mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R13-2(4462.402mil,1374.661mil) on Top Layer And Track (4440.402mil,1292.661mil)(4440.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R13-2(4462.402mil,1374.661mil) on Top Layer And Track (4440.402mil,1393.661mil)(4484.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R13-2(4462.402mil,1374.661mil) on Top Layer And Track (4484.402mil,1292.661mil)(4484.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R132-1(2538.406mil,1552.101mil) on Top Layer And Track (2516.406mil,1471.101mil)(2516.406mil,1572.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R132-1(2538.406mil,1552.101mil) on Top Layer And Track (2516.406mil,1572.101mil)(2560.406mil,1572.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R132-1(2538.406mil,1552.101mil) on Top Layer And Track (2560.406mil,1471.101mil)(2560.406mil,1572.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R132-2(2538.406mil,1490.101mil) on Top Layer And Track (2516.406mil,1471.101mil)(2516.406mil,1572.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R132-2(2538.406mil,1490.101mil) on Top Layer And Track (2516.406mil,1471.101mil)(2560.406mil,1471.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R132-2(2538.406mil,1490.101mil) on Top Layer And Track (2560.406mil,1471.101mil)(2560.406mil,1572.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.251mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Text "R133" (1950mil,1459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.251mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.98mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1385.52mil)(2064.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.98mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1429.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1437.724mil)(2064.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1437.724mil)(2165.217mil,1437.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1481.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.717mil,1488.905mil)(2064.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.681mil < 10mil) Between Pad R133-1(2084.217mil,1459.724mil) on Top Layer And Track (2064.717mil,1488.905mil)(2165.717mil,1488.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.705mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1429.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.705mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1437.724mil)(2165.217mil,1437.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2064.217mil,1481.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.681mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2064.717mil,1488.905mil)(2165.717mil,1488.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.681mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.805mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2165.217mil,1385.52mil)(2165.217mil,1429.52mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.805mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2165.217mil,1437.724mil)(2165.217mil,1481.724mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.876mil < 10mil) Between Pad R133-2(2146.217mil,1459.724mil) on Top Layer And Track (2165.717mil,1488.905mil)(2165.717mil,1532.905mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.876mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R134-1(1343mil,2402mil) on Bottom Layer And Track (1321mil,2321mil)(1321mil,2422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R134-1(1343mil,2402mil) on Bottom Layer And Track (1321mil,2422mil)(1365mil,2422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R134-1(1343mil,2402mil) on Bottom Layer And Track (1365mil,2321mil)(1365mil,2422mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R136-1(1234mil,1955.669mil) on Bottom Layer And Track (1214mil,1933.669mil)(1214mil,1977.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R136-1(1234mil,1955.669mil) on Bottom Layer And Track (1214mil,1933.669mil)(1315mil,1933.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R136-1(1234mil,1955.669mil) on Bottom Layer And Track (1214mil,1977.669mil)(1315mil,1977.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R136-2(1296mil,1955.669mil) on Bottom Layer And Track (1214mil,1933.669mil)(1315mil,1933.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R136-2(1296mil,1955.669mil) on Bottom Layer And Track (1214mil,1977.669mil)(1315mil,1977.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R136-2(1296mil,1955.669mil) on Bottom Layer And Track (1315mil,1933.669mil)(1315mil,1977.669mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R137-1(2270mil,1679.707mil) on Top Layer And Track (2248mil,1598.707mil)(2248mil,1699.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R137-1(2270mil,1679.707mil) on Top Layer And Track (2248mil,1699.707mil)(2292mil,1699.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R137-1(2270mil,1679.707mil) on Top Layer And Track (2292mil,1598.707mil)(2292mil,1699.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R137-2(2270mil,1617.707mil) on Top Layer And Track (2248mil,1598.707mil)(2248mil,1699.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R137-2(2270mil,1617.707mil) on Top Layer And Track (2248mil,1598.707mil)(2292mil,1598.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R137-2(2270mil,1617.707mil) on Top Layer And Track (2292mil,1598.707mil)(2292mil,1699.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R14-1(4637.598mil,1307.661mil) on Top Layer And Track (4615.598mil,1287.661mil)(4615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-1(4637.598mil,1307.661mil) on Top Layer And Track (4615.598mil,1287.661mil)(4659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-1(4637.598mil,1307.661mil) on Top Layer And Track (4633.902mil,1236.661mil)(4633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R14-1(4637.598mil,1307.661mil) on Top Layer And Track (4633.902mil,1280.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R14-1(4637.598mil,1307.661mil) on Top Layer And Track (4659.598mil,1287.661mil)(4659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R14-2(4637.598mil,1369.661mil) on Top Layer And Track (4615.598mil,1287.661mil)(4615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R14-2(4637.598mil,1369.661mil) on Top Layer And Track (4615.598mil,1388.661mil)(4659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R14-2(4637.598mil,1369.661mil) on Top Layer And Track (4659.598mil,1287.661mil)(4659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R15-1(4712.402mil,1307.661mil) on Top Layer And Track (4633.902mil,1280.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R15-1(4712.402mil,1307.661mil) on Top Layer And Track (4690.402mil,1287.661mil)(4690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-1(4712.402mil,1307.661mil) on Top Layer And Track (4690.402mil,1287.661mil)(4734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R15-1(4712.402mil,1307.661mil) on Top Layer And Track (4734.402mil,1287.661mil)(4734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R15-1(4712.402mil,1307.661mil) on Top Layer And Track (4734.902mil,1236.661mil)(4734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R15-2(4712.402mil,1369.661mil) on Top Layer And Track (4690.402mil,1287.661mil)(4690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R15-2(4712.402mil,1369.661mil) on Top Layer And Track (4690.402mil,1388.661mil)(4734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R15-2(4712.402mil,1369.661mil) on Top Layer And Track (4734.402mil,1287.661mil)(4734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R16-1(4887.598mil,1307.661mil) on Top Layer And Track (4865.598mil,1287.661mil)(4865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-1(4887.598mil,1307.661mil) on Top Layer And Track (4865.598mil,1287.661mil)(4909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-1(4887.598mil,1307.661mil) on Top Layer And Track (4883.902mil,1236.661mil)(4883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R16-1(4887.598mil,1307.661mil) on Top Layer And Track (4883.902mil,1280.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R16-1(4887.598mil,1307.661mil) on Top Layer And Track (4909.598mil,1287.661mil)(4909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R16-2(4887.598mil,1369.661mil) on Top Layer And Track (4865.598mil,1287.661mil)(4865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R16-2(4887.598mil,1369.661mil) on Top Layer And Track (4865.598mil,1388.661mil)(4909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R16-2(4887.598mil,1369.661mil) on Top Layer And Track (4909.598mil,1287.661mil)(4909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R17-1(4962.402mil,1307.661mil) on Top Layer And Track (4883.902mil,1280.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R17-1(4962.402mil,1307.661mil) on Top Layer And Track (4940.402mil,1287.661mil)(4940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-1(4962.402mil,1307.661mil) on Top Layer And Track (4940.402mil,1287.661mil)(4984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R17-1(4962.402mil,1307.661mil) on Top Layer And Track (4984.402mil,1287.661mil)(4984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R17-1(4962.402mil,1307.661mil) on Top Layer And Track (4984.902mil,1236.661mil)(4984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R17-2(4962.402mil,1369.661mil) on Top Layer And Track (4940.402mil,1287.661mil)(4940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R17-2(4962.402mil,1369.661mil) on Top Layer And Track (4940.402mil,1388.661mil)(4984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R17-2(4962.402mil,1369.661mil) on Top Layer And Track (4984.402mil,1287.661mil)(4984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R18-1(5137.598mil,1307.661mil) on Top Layer And Track (5115.598mil,1287.661mil)(5115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-1(5137.598mil,1307.661mil) on Top Layer And Track (5115.598mil,1287.661mil)(5159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R18-1(5137.598mil,1307.661mil) on Top Layer And Track (5133.902mil,1236.661mil)(5133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R18-1(5137.598mil,1307.661mil) on Top Layer And Track (5133.902mil,1280.661mil)(5234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R18-1(5137.598mil,1307.661mil) on Top Layer And Track (5159.598mil,1287.661mil)(5159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R18-2(5137.598mil,1369.661mil) on Top Layer And Track (5115.598mil,1287.661mil)(5115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R18-2(5137.598mil,1369.661mil) on Top Layer And Track (5115.598mil,1388.661mil)(5159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R18-2(5137.598mil,1369.661mil) on Top Layer And Track (5159.598mil,1287.661mil)(5159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R19-1(5212.402mil,1307.661mil) on Top Layer And Track (5133.902mil,1280.661mil)(5234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R19-1(5212.402mil,1307.661mil) on Top Layer And Track (5190.402mil,1287.661mil)(5190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-1(5212.402mil,1307.661mil) on Top Layer And Track (5190.402mil,1287.661mil)(5234.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R19-1(5212.402mil,1307.661mil) on Top Layer And Track (5234.402mil,1287.661mil)(5234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R19-1(5212.402mil,1307.661mil) on Top Layer And Track (5234.902mil,1236.661mil)(5234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R19-2(5212.402mil,1369.661mil) on Top Layer And Track (5190.402mil,1287.661mil)(5190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R19-2(5212.402mil,1369.661mil) on Top Layer And Track (5190.402mil,1388.661mil)(5234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R19-2(5212.402mil,1369.661mil) on Top Layer And Track (5234.402mil,1287.661mil)(5234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-1(5387.598mil,1307.661mil) on Top Layer And Track (5365.598mil,1287.661mil)(5365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-1(5387.598mil,1307.661mil) on Top Layer And Track (5365.598mil,1287.661mil)(5409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R20-1(5387.598mil,1307.661mil) on Top Layer And Track (5383.902mil,1236.661mil)(5383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R20-1(5387.598mil,1307.661mil) on Top Layer And Track (5383.902mil,1280.661mil)(5484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-1(5387.598mil,1307.661mil) on Top Layer And Track (5409.598mil,1287.661mil)(5409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-2(5387.598mil,1369.661mil) on Top Layer And Track (5365.598mil,1287.661mil)(5365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R20-2(5387.598mil,1369.661mil) on Top Layer And Track (5365.598mil,1388.661mil)(5409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R20-2(5387.598mil,1369.661mil) on Top Layer And Track (5409.598mil,1287.661mil)(5409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R2-1(3137.598mil,1312.661mil) on Top Layer And Track (3115.598mil,1292.661mil)(3115.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(3137.598mil,1312.661mil) on Top Layer And Track (3115.598mil,1292.661mil)(3159.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R2-1(3137.598mil,1312.661mil) on Top Layer And Track (3159.598mil,1292.661mil)(3159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R21-1(5462.402mil,1307.661mil) on Top Layer And Track (5383.902mil,1280.661mil)(5484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-1(5462.402mil,1307.661mil) on Top Layer And Track (5440.402mil,1287.661mil)(5440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-1(5462.402mil,1307.661mil) on Top Layer And Track (5440.402mil,1287.661mil)(5484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-1(5462.402mil,1307.661mil) on Top Layer And Track (5484.402mil,1287.661mil)(5484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R21-1(5462.402mil,1307.661mil) on Top Layer And Track (5484.902mil,1236.661mil)(5484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-2(5462.402mil,1369.661mil) on Top Layer And Track (5440.402mil,1287.661mil)(5440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R21-2(5462.402mil,1369.661mil) on Top Layer And Track (5440.402mil,1388.661mil)(5484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R21-2(5462.402mil,1369.661mil) on Top Layer And Track (5484.402mil,1287.661mil)(5484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R2-2(3137.598mil,1374.661mil) on Top Layer And Track (3107mil,1402.661mil)(3243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R2-2(3137.598mil,1374.661mil) on Top Layer And Track (3115.598mil,1292.661mil)(3115.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(3137.598mil,1374.661mil) on Top Layer And Track (3115.598mil,1393.661mil)(3159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R2-2(3137.598mil,1374.661mil) on Top Layer And Track (3159.598mil,1292.661mil)(3159.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-1(5637.598mil,1307.661mil) on Top Layer And Track (5615.598mil,1287.661mil)(5615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-1(5637.598mil,1307.661mil) on Top Layer And Track (5615.598mil,1287.661mil)(5659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R22-1(5637.598mil,1307.661mil) on Top Layer And Track (5633.902mil,1236.661mil)(5633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R22-1(5637.598mil,1307.661mil) on Top Layer And Track (5633.902mil,1280.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-1(5637.598mil,1307.661mil) on Top Layer And Track (5659.598mil,1287.661mil)(5659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-2(5637.598mil,1369.661mil) on Top Layer And Track (5615.598mil,1287.661mil)(5615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R22-2(5637.598mil,1369.661mil) on Top Layer And Track (5615.598mil,1388.661mil)(5659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R22-2(5637.598mil,1369.661mil) on Top Layer And Track (5659.598mil,1287.661mil)(5659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R23-1(5712.402mil,1307.661mil) on Top Layer And Track (5633.902mil,1280.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R23-1(5712.402mil,1307.661mil) on Top Layer And Track (5690.402mil,1287.661mil)(5690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-1(5712.402mil,1307.661mil) on Top Layer And Track (5690.402mil,1287.661mil)(5734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R23-1(5712.402mil,1307.661mil) on Top Layer And Track (5734.402mil,1287.661mil)(5734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R23-1(5712.402mil,1307.661mil) on Top Layer And Track (5734.902mil,1236.661mil)(5734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R23-2(5712.402mil,1369.661mil) on Top Layer And Track (5690.402mil,1287.661mil)(5690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R23-2(5712.402mil,1369.661mil) on Top Layer And Track (5690.402mil,1388.661mil)(5734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R23-2(5712.402mil,1369.661mil) on Top Layer And Track (5734.402mil,1287.661mil)(5734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R24-1(5887.598mil,1307.661mil) on Top Layer And Track (5865.598mil,1287.661mil)(5865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-1(5887.598mil,1307.661mil) on Top Layer And Track (5865.598mil,1287.661mil)(5909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R24-1(5887.598mil,1307.661mil) on Top Layer And Track (5883.902mil,1236.661mil)(5883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R24-1(5887.598mil,1307.661mil) on Top Layer And Track (5883.902mil,1280.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R24-1(5887.598mil,1307.661mil) on Top Layer And Track (5909.598mil,1287.661mil)(5909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R24-2(5887.598mil,1369.661mil) on Top Layer And Track (5865.598mil,1287.661mil)(5865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R24-2(5887.598mil,1369.661mil) on Top Layer And Track (5865.598mil,1388.661mil)(5909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R24-2(5887.598mil,1369.661mil) on Top Layer And Track (5909.598mil,1287.661mil)(5909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R25-1(5962.402mil,1307.661mil) on Top Layer And Track (5883.902mil,1280.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R25-1(5962.402mil,1307.661mil) on Top Layer And Track (5940.402mil,1287.661mil)(5940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R25-1(5962.402mil,1307.661mil) on Top Layer And Track (5940.402mil,1287.661mil)(5984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R25-1(5962.402mil,1307.661mil) on Top Layer And Track (5984.402mil,1287.661mil)(5984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R25-1(5962.402mil,1307.661mil) on Top Layer And Track (5984.902mil,1236.661mil)(5984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Text "R26" (6077.598mil,1360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Track (6115.598mil,1287.661mil)(6115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Track (6115.598mil,1287.661mil)(6159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Track (6133.902mil,1236.661mil)(6133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Track (6133.902mil,1280.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R26-1(6137.598mil,1307.661mil) on Top Layer And Track (6159.598mil,1287.661mil)(6159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R26-2(6137.598mil,1369.661mil) on Top Layer And Text "R26" (6077.598mil,1360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R26-2(6137.598mil,1369.661mil) on Top Layer And Track (6115.598mil,1287.661mil)(6115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R26-2(6137.598mil,1369.661mil) on Top Layer And Track (6115.598mil,1388.661mil)(6159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R26-2(6137.598mil,1369.661mil) on Top Layer And Track (6159.598mil,1287.661mil)(6159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Text "R27" (6242.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Track (6133.902mil,1280.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Track (6190.402mil,1287.661mil)(6190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Track (6190.402mil,1287.661mil)(6234.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Track (6234.402mil,1287.661mil)(6234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R27-1(6212.402mil,1307.661mil) on Top Layer And Track (6234.902mil,1236.661mil)(6234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R27-2(6212.402mil,1369.661mil) on Top Layer And Text "R27" (6242.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R27-2(6212.402mil,1369.661mil) on Top Layer And Track (6190.402mil,1287.661mil)(6190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R27-2(6212.402mil,1369.661mil) on Top Layer And Track (6190.402mil,1388.661mil)(6234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R27-2(6212.402mil,1369.661mil) on Top Layer And Track (6234.402mil,1287.661mil)(6234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Text "R28" (6327.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Track (6365.598mil,1287.661mil)(6365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Track (6365.598mil,1287.661mil)(6409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Track (6383.902mil,1236.661mil)(6383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Track (6383.902mil,1280.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R28-1(6387.598mil,1307.661mil) on Top Layer And Track (6409.598mil,1287.661mil)(6409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R28-2(6387.598mil,1369.661mil) on Top Layer And Text "R28" (6327.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R28-2(6387.598mil,1369.661mil) on Top Layer And Track (6365.598mil,1287.661mil)(6365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R28-2(6387.598mil,1369.661mil) on Top Layer And Track (6365.598mil,1388.661mil)(6409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R28-2(6387.598mil,1369.661mil) on Top Layer And Track (6409.598mil,1287.661mil)(6409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R29-1(6462.402mil,1307.661mil) on Top Layer And Track (6383.902mil,1280.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R29-1(6462.402mil,1307.661mil) on Top Layer And Track (6440.402mil,1287.661mil)(6440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-1(6462.402mil,1307.661mil) on Top Layer And Track (6440.402mil,1287.661mil)(6484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R29-1(6462.402mil,1307.661mil) on Top Layer And Track (6484.402mil,1287.661mil)(6484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R29-1(6462.402mil,1307.661mil) on Top Layer And Track (6484.902mil,1236.661mil)(6484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R29-2(6462.402mil,1369.661mil) on Top Layer And Track (6440.402mil,1287.661mil)(6440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R29-2(6462.402mil,1369.661mil) on Top Layer And Track (6440.402mil,1388.661mil)(6484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R29-2(6462.402mil,1369.661mil) on Top Layer And Track (6484.402mil,1287.661mil)(6484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R30-1(6637.598mil,1307.661mil) on Top Layer And Track (6615.598mil,1287.661mil)(6615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-1(6637.598mil,1307.661mil) on Top Layer And Track (6615.598mil,1287.661mil)(6659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R30-1(6637.598mil,1307.661mil) on Top Layer And Track (6633.902mil,1236.661mil)(6633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R30-1(6637.598mil,1307.661mil) on Top Layer And Track (6633.902mil,1280.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R30-1(6637.598mil,1307.661mil) on Top Layer And Track (6659.598mil,1287.661mil)(6659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R30-2(6637.598mil,1369.661mil) on Top Layer And Track (6615.598mil,1287.661mil)(6615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R30-2(6637.598mil,1369.661mil) on Top Layer And Track (6615.598mil,1388.661mil)(6659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R30-2(6637.598mil,1369.661mil) on Top Layer And Track (6659.598mil,1287.661mil)(6659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R3-1(3212.402mil,1312.661mil) on Top Layer And Track (3190.402mil,1292.661mil)(3190.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(3212.402mil,1312.661mil) on Top Layer And Track (3190.402mil,1292.661mil)(3234.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R3-1(3212.402mil,1312.661mil) on Top Layer And Track (3234.402mil,1292.661mil)(3234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Text "R31" (6742.402mil,1368.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Track (6633.902mil,1280.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Track (6690.402mil,1287.661mil)(6690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Track (6690.402mil,1287.661mil)(6734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Track (6734.402mil,1287.661mil)(6734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R31-1(6712.402mil,1307.661mil) on Top Layer And Track (6734.902mil,1236.661mil)(6734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R31-2(6712.402mil,1369.661mil) on Top Layer And Text "R31" (6742.402mil,1368.663mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R31-2(6712.402mil,1369.661mil) on Top Layer And Track (6690.402mil,1287.661mil)(6690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R31-2(6712.402mil,1369.661mil) on Top Layer And Track (6690.402mil,1388.661mil)(6734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R31-2(6712.402mil,1369.661mil) on Top Layer And Track (6734.402mil,1287.661mil)(6734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R3-2(3212.402mil,1374.661mil) on Top Layer And Track (3107mil,1402.661mil)(3243mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R3-2(3212.402mil,1374.661mil) on Top Layer And Track (3190.402mil,1292.661mil)(3190.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(3212.402mil,1374.661mil) on Top Layer And Track (3190.402mil,1393.661mil)(3234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R3-2(3212.402mil,1374.661mil) on Top Layer And Track (3234.402mil,1292.661mil)(3234.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Text "R32" (6827.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Track (6865.598mil,1287.661mil)(6865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Track (6865.598mil,1287.661mil)(6909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Track (6883.902mil,1236.661mil)(6883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Track (6883.902mil,1280.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-1(6887.598mil,1307.661mil) on Top Layer And Track (6909.598mil,1287.661mil)(6909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R32-2(6887.598mil,1369.661mil) on Top Layer And Text "R32" (6827.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-2(6887.598mil,1369.661mil) on Top Layer And Track (6865.598mil,1287.661mil)(6865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R32-2(6887.598mil,1369.661mil) on Top Layer And Track (6865.598mil,1388.661mil)(6909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R32-2(6887.598mil,1369.661mil) on Top Layer And Track (6909.598mil,1287.661mil)(6909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Text "R33" (6992.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Track (6883.902mil,1280.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Track (6940.402mil,1287.661mil)(6940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Track (6940.402mil,1287.661mil)(6984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Track (6984.402mil,1287.661mil)(6984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R33-1(6962.402mil,1307.661mil) on Top Layer And Track (6984.902mil,1236.661mil)(6984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R33-2(6962.402mil,1369.661mil) on Top Layer And Text "R33" (6992.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-2(6962.402mil,1369.661mil) on Top Layer And Track (6940.402mil,1287.661mil)(6940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R33-2(6962.402mil,1369.661mil) on Top Layer And Track (6940.402mil,1388.661mil)(6984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R33-2(6962.402mil,1369.661mil) on Top Layer And Track (6984.402mil,1287.661mil)(6984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-1(7127.598mil,1307.661mil) on Top Layer And Track (7105.598mil,1287.661mil)(7105.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-1(7127.598mil,1307.661mil) on Top Layer And Track (7105.598mil,1287.661mil)(7149.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R34-1(7127.598mil,1307.661mil) on Top Layer And Track (7123.902mil,1236.661mil)(7123.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R34-1(7127.598mil,1307.661mil) on Top Layer And Track (7123.902mil,1280.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-1(7127.598mil,1307.661mil) on Top Layer And Track (7149.598mil,1287.661mil)(7149.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-2(7127.598mil,1369.661mil) on Top Layer And Track (7105.598mil,1287.661mil)(7105.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R34-2(7127.598mil,1369.661mil) on Top Layer And Track (7105.598mil,1388.661mil)(7149.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R34-2(7127.598mil,1369.661mil) on Top Layer And Track (7149.598mil,1287.661mil)(7149.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R35-1(7202.402mil,1307.661mil) on Top Layer And Track (7123.902mil,1280.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R35-1(7202.402mil,1307.661mil) on Top Layer And Track (7180.402mil,1287.661mil)(7180.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-1(7202.402mil,1307.661mil) on Top Layer And Track (7180.402mil,1287.661mil)(7224.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R35-1(7202.402mil,1307.661mil) on Top Layer And Track (7224.402mil,1287.661mil)(7224.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R35-1(7202.402mil,1307.661mil) on Top Layer And Track (7224.902mil,1236.661mil)(7224.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R35-2(7202.402mil,1369.661mil) on Top Layer And Track (7180.402mil,1287.661mil)(7180.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R35-2(7202.402mil,1369.661mil) on Top Layer And Track (7180.402mil,1388.661mil)(7224.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R35-2(7202.402mil,1369.661mil) on Top Layer And Track (7224.402mil,1287.661mil)(7224.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Text "R36" (7327.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Track (7365.598mil,1287.661mil)(7365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Track (7365.598mil,1287.661mil)(7409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Track (7383.902mil,1236.661mil)(7383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Track (7383.902mil,1280.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R36-1(7387.598mil,1307.661mil) on Top Layer And Track (7409.598mil,1287.661mil)(7409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R36-2(7387.598mil,1369.661mil) on Top Layer And Text "R36" (7327.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R36-2(7387.598mil,1369.661mil) on Top Layer And Track (7365.598mil,1287.661mil)(7365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R36-2(7387.598mil,1369.661mil) on Top Layer And Track (7365.598mil,1388.661mil)(7409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R36-2(7387.598mil,1369.661mil) on Top Layer And Track (7409.598mil,1287.661mil)(7409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Text "R37" (7492.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Track (7383.902mil,1280.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Track (7440.402mil,1287.661mil)(7440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Track (7440.402mil,1287.661mil)(7484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Track (7484.402mil,1287.661mil)(7484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R37-1(7462.402mil,1307.661mil) on Top Layer And Track (7484.902mil,1236.661mil)(7484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R37-2(7462.402mil,1369.661mil) on Top Layer And Text "R37" (7492.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R37-2(7462.402mil,1369.661mil) on Top Layer And Track (7440.402mil,1287.661mil)(7440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R37-2(7462.402mil,1369.661mil) on Top Layer And Track (7440.402mil,1388.661mil)(7484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R37-2(7462.402mil,1369.661mil) on Top Layer And Track (7484.402mil,1287.661mil)(7484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Text "R38" (7577.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Track (7615.598mil,1287.661mil)(7615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Track (7615.598mil,1287.661mil)(7659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Track (7633.902mil,1236.661mil)(7633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Track (7633.902mil,1280.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R38-1(7637.598mil,1307.661mil) on Top Layer And Track (7659.598mil,1287.661mil)(7659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R38-2(7637.598mil,1369.661mil) on Top Layer And Text "R38" (7577.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R38-2(7637.598mil,1369.661mil) on Top Layer And Track (7615.598mil,1287.661mil)(7615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R38-2(7637.598mil,1369.661mil) on Top Layer And Track (7615.598mil,1388.661mil)(7659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R38-2(7637.598mil,1369.661mil) on Top Layer And Track (7659.598mil,1287.661mil)(7659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R39-1(7712.402mil,1307.661mil) on Top Layer And Track (7633.902mil,1280.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R39-1(7712.402mil,1307.661mil) on Top Layer And Track (7690.402mil,1287.661mil)(7690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-1(7712.402mil,1307.661mil) on Top Layer And Track (7690.402mil,1287.661mil)(7734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R39-1(7712.402mil,1307.661mil) on Top Layer And Track (7734.402mil,1287.661mil)(7734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R39-1(7712.402mil,1307.661mil) on Top Layer And Track (7734.902mil,1236.661mil)(7734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R39-2(7712.402mil,1369.661mil) on Top Layer And Track (7690.402mil,1287.661mil)(7690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R39-2(7712.402mil,1369.661mil) on Top Layer And Track (7690.402mil,1388.661mil)(7734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R39-2(7712.402mil,1369.661mil) on Top Layer And Track (7734.402mil,1287.661mil)(7734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R40-1(7887.598mil,1307.661mil) on Top Layer And Track (7865.598mil,1287.661mil)(7865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-1(7887.598mil,1307.661mil) on Top Layer And Track (7865.598mil,1287.661mil)(7909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R40-1(7887.598mil,1307.661mil) on Top Layer And Track (7883.902mil,1236.661mil)(7883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R40-1(7887.598mil,1307.661mil) on Top Layer And Track (7883.902mil,1280.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R40-1(7887.598mil,1307.661mil) on Top Layer And Track (7909.598mil,1287.661mil)(7909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R40-2(7887.598mil,1369.661mil) on Top Layer And Track (7865.598mil,1287.661mil)(7865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R40-2(7887.598mil,1369.661mil) on Top Layer And Track (7865.598mil,1388.661mil)(7909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R40-2(7887.598mil,1369.661mil) on Top Layer And Track (7909.598mil,1287.661mil)(7909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R4-1(3387.834mil,1312.898mil) on Top Layer And Track (3365.834mil,1292.898mil)(3365.834mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-1(3387.834mil,1312.898mil) on Top Layer And Track (3365.834mil,1292.898mil)(3409.834mil,1292.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R4-1(3387.834mil,1312.898mil) on Top Layer And Track (3409.834mil,1292.898mil)(3409.834mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R41-1(7962.402mil,1307.661mil) on Top Layer And Track (7883.902mil,1280.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R41-1(7962.402mil,1307.661mil) on Top Layer And Track (7940.402mil,1287.661mil)(7940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-1(7962.402mil,1307.661mil) on Top Layer And Track (7940.402mil,1287.661mil)(7984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R41-1(7962.402mil,1307.661mil) on Top Layer And Track (7984.402mil,1287.661mil)(7984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R41-1(7962.402mil,1307.661mil) on Top Layer And Track (7984.902mil,1236.661mil)(7984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R41-2(7962.402mil,1369.661mil) on Top Layer And Track (7940.402mil,1287.661mil)(7940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R41-2(7962.402mil,1369.661mil) on Top Layer And Track (7940.402mil,1388.661mil)(7984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R41-2(7962.402mil,1369.661mil) on Top Layer And Track (7984.402mil,1287.661mil)(7984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R4-2(3387.834mil,1374.898mil) on Top Layer And Track (3357.236mil,1402.898mil)(3493.236mil,1402.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R4-2(3387.834mil,1374.898mil) on Top Layer And Track (3365.834mil,1292.898mil)(3365.834mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R4-2(3387.834mil,1374.898mil) on Top Layer And Track (3365.834mil,1393.898mil)(3409.834mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R4-2(3387.834mil,1374.898mil) on Top Layer And Track (3409.834mil,1292.898mil)(3409.834mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R42-1(8137.598mil,1307.661mil) on Top Layer And Track (8115.598mil,1287.661mil)(8115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-1(8137.598mil,1307.661mil) on Top Layer And Track (8115.598mil,1287.661mil)(8159.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R42-1(8137.598mil,1307.661mil) on Top Layer And Track (8133.902mil,1236.661mil)(8133.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R42-1(8137.598mil,1307.661mil) on Top Layer And Track (8133.902mil,1280.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R42-1(8137.598mil,1307.661mil) on Top Layer And Track (8159.598mil,1287.661mil)(8159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R42-2(8137.598mil,1369.661mil) on Top Layer And Track (8115.598mil,1287.661mil)(8115.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R42-2(8137.598mil,1369.661mil) on Top Layer And Track (8115.598mil,1388.661mil)(8159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R42-2(8137.598mil,1369.661mil) on Top Layer And Track (8159.598mil,1287.661mil)(8159.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R43-1(8212.402mil,1307.661mil) on Top Layer And Track (8133.902mil,1280.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R43-1(8212.402mil,1307.661mil) on Top Layer And Track (8190.402mil,1287.661mil)(8190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-1(8212.402mil,1307.661mil) on Top Layer And Track (8190.402mil,1287.661mil)(8234.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R43-1(8212.402mil,1307.661mil) on Top Layer And Track (8234.402mil,1287.661mil)(8234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R43-1(8212.402mil,1307.661mil) on Top Layer And Track (8234.902mil,1236.661mil)(8234.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R43-2(8212.402mil,1369.661mil) on Top Layer And Track (8190.402mil,1287.661mil)(8190.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R43-2(8212.402mil,1369.661mil) on Top Layer And Track (8190.402mil,1388.661mil)(8234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R43-2(8212.402mil,1369.661mil) on Top Layer And Track (8234.402mil,1287.661mil)(8234.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R44-1(8387.598mil,1307.661mil) on Top Layer And Track (8365.598mil,1287.661mil)(8365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-1(8387.598mil,1307.661mil) on Top Layer And Track (8365.598mil,1287.661mil)(8409.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R44-1(8387.598mil,1307.661mil) on Top Layer And Track (8383.902mil,1236.661mil)(8383.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R44-1(8387.598mil,1307.661mil) on Top Layer And Track (8383.902mil,1280.661mil)(8484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R44-1(8387.598mil,1307.661mil) on Top Layer And Track (8409.598mil,1287.661mil)(8409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R44-2(8387.598mil,1369.661mil) on Top Layer And Track (8365.598mil,1287.661mil)(8365.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R44-2(8387.598mil,1369.661mil) on Top Layer And Track (8365.598mil,1388.661mil)(8409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R44-2(8387.598mil,1369.661mil) on Top Layer And Track (8409.598mil,1287.661mil)(8409.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R45-1(8462.402mil,1307.661mil) on Top Layer And Track (8383.902mil,1280.661mil)(8484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-1(8462.402mil,1307.661mil) on Top Layer And Track (8440.402mil,1287.661mil)(8440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-1(8462.402mil,1307.661mil) on Top Layer And Track (8440.402mil,1287.661mil)(8484.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-1(8462.402mil,1307.661mil) on Top Layer And Track (8484.402mil,1287.661mil)(8484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R45-1(8462.402mil,1307.661mil) on Top Layer And Track (8484.902mil,1236.661mil)(8484.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-2(8462.402mil,1369.661mil) on Top Layer And Track (8440.402mil,1287.661mil)(8440.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R45-2(8462.402mil,1369.661mil) on Top Layer And Track (8440.402mil,1388.661mil)(8484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R45-2(8462.402mil,1369.661mil) on Top Layer And Track (8484.402mil,1287.661mil)(8484.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Text "R46" (8577.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Track (8615.598mil,1287.661mil)(8615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Track (8615.598mil,1287.661mil)(8659.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Track (8633.902mil,1236.661mil)(8633.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Track (8633.902mil,1280.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-1(8637.598mil,1307.661mil) on Top Layer And Track (8659.598mil,1287.661mil)(8659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R46-2(8637.598mil,1369.661mil) on Top Layer And Text "R46" (8577.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-2(8637.598mil,1369.661mil) on Top Layer And Track (8615.598mil,1287.661mil)(8615.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R46-2(8637.598mil,1369.661mil) on Top Layer And Track (8615.598mil,1388.661mil)(8659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R46-2(8637.598mil,1369.661mil) on Top Layer And Track (8659.598mil,1287.661mil)(8659.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Text "R47" (8742.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Track (8633.902mil,1280.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Track (8690.402mil,1287.661mil)(8690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Track (8690.402mil,1287.661mil)(8734.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Track (8734.402mil,1287.661mil)(8734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R47-1(8712.402mil,1307.661mil) on Top Layer And Track (8734.902mil,1236.661mil)(8734.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.5mil < 10mil) Between Pad R47-2(8712.402mil,1369.661mil) on Top Layer And Text "R47" (8742.402mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-2(8712.402mil,1369.661mil) on Top Layer And Track (8690.402mil,1287.661mil)(8690.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R47-2(8712.402mil,1369.661mil) on Top Layer And Track (8690.402mil,1388.661mil)(8734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R47-2(8712.402mil,1369.661mil) on Top Layer And Track (8734.402mil,1287.661mil)(8734.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Text "R48" (8827.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Track (8865.598mil,1287.661mil)(8865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Track (8865.598mil,1287.661mil)(8909.598mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Track (8883.902mil,1236.661mil)(8883.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Track (8883.902mil,1280.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R48-1(8887.598mil,1307.661mil) on Top Layer And Track (8909.598mil,1287.661mil)(8909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.51mil < 10mil) Between Pad R48-2(8887.598mil,1369.661mil) on Top Layer And Text "R48" (8827.598mil,1373.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.51mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R48-2(8887.598mil,1369.661mil) on Top Layer And Track (8865.598mil,1287.661mil)(8865.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R48-2(8887.598mil,1369.661mil) on Top Layer And Track (8865.598mil,1388.661mil)(8909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R48-2(8887.598mil,1369.661mil) on Top Layer And Track (8909.598mil,1287.661mil)(8909.598mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7mil < 10mil) Between Pad R49-1(8962.402mil,1307.661mil) on Top Layer And Track (8883.902mil,1280.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R49-1(8962.402mil,1307.661mil) on Top Layer And Track (8940.402mil,1287.661mil)(8940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-1(8962.402mil,1307.661mil) on Top Layer And Track (8940.402mil,1287.661mil)(8984.402mil,1287.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R49-1(8962.402mil,1307.661mil) on Top Layer And Track (8984.402mil,1287.661mil)(8984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.624mil < 10mil) Between Pad R49-1(8962.402mil,1307.661mil) on Top Layer And Track (8984.902mil,1236.661mil)(8984.902mil,1280.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.624mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R49-2(8962.402mil,1369.661mil) on Top Layer And Track (8940.402mil,1287.661mil)(8940.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R49-2(8962.402mil,1369.661mil) on Top Layer And Track (8940.402mil,1388.661mil)(8984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R49-2(8962.402mil,1369.661mil) on Top Layer And Track (8984.402mil,1287.661mil)(8984.402mil,1388.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R50-1(2960mil,1312.307mil) on Top Layer And Track (2938mil,1292.307mil)(2938mil,1393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R50-1(2960mil,1312.307mil) on Top Layer And Track (2938mil,1292.307mil)(2982mil,1292.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R50-1(2960mil,1312.307mil) on Top Layer And Track (2982mil,1292.307mil)(2982mil,1393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R50-2(2960mil,1374.307mil) on Top Layer And Track (2938mil,1292.307mil)(2938mil,1393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R50-2(2960mil,1374.307mil) on Top Layer And Track (2938mil,1393.307mil)(2982mil,1393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R50-2(2960mil,1374.307mil) on Top Layer And Track (2982mil,1292.307mil)(2982mil,1393.307mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R5-1(3462.638mil,1312.898mil) on Top Layer And Track (3440.638mil,1292.898mil)(3440.638mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(3462.638mil,1312.898mil) on Top Layer And Track (3440.638mil,1292.898mil)(3484.638mil,1292.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R5-1(3462.638mil,1312.898mil) on Top Layer And Track (3484.638mil,1292.898mil)(3484.638mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R51-1(3175mil,1664.661mil) on Top Layer And Track (3153mil,1583.661mil)(3153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-1(3175mil,1664.661mil) on Top Layer And Track (3153mil,1684.661mil)(3197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R51-1(3175mil,1664.661mil) on Top Layer And Track (3197mil,1583.661mil)(3197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R51-2(3175mil,1602.661mil) on Top Layer And Track (3153mil,1583.661mil)(3153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R51-2(3175mil,1602.661mil) on Top Layer And Track (3153mil,1583.661mil)(3197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R51-2(3175mil,1602.661mil) on Top Layer And Track (3197mil,1583.661mil)(3197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R5-2(3462.638mil,1374.898mil) on Top Layer And Track (3357.236mil,1402.898mil)(3493.236mil,1402.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R5-2(3462.638mil,1374.898mil) on Top Layer And Track (3440.638mil,1292.898mil)(3440.638mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-2(3462.638mil,1374.898mil) on Top Layer And Track (3440.638mil,1393.898mil)(3484.638mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R5-2(3462.638mil,1374.898mil) on Top Layer And Track (3484.638mil,1292.898mil)(3484.638mil,1393.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R52-1(3425.236mil,1664.898mil) on Top Layer And Track (3403.236mil,1583.898mil)(3403.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-1(3425.236mil,1664.898mil) on Top Layer And Track (3403.236mil,1684.898mil)(3447.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R52-1(3425.236mil,1664.898mil) on Top Layer And Track (3447.236mil,1583.898mil)(3447.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R52-2(3425.236mil,1602.898mil) on Top Layer And Track (3403.236mil,1583.898mil)(3403.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R52-2(3425.236mil,1602.898mil) on Top Layer And Track (3403.236mil,1583.898mil)(3447.236mil,1583.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R52-2(3425.236mil,1602.898mil) on Top Layer And Track (3447.236mil,1583.898mil)(3447.236mil,1684.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R53-1(3675mil,1664.661mil) on Top Layer And Track (3653mil,1583.661mil)(3653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-1(3675mil,1664.661mil) on Top Layer And Track (3653mil,1684.661mil)(3697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R53-1(3675mil,1664.661mil) on Top Layer And Track (3697mil,1583.661mil)(3697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R53-2(3675mil,1602.661mil) on Top Layer And Track (3653mil,1583.661mil)(3653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R53-2(3675mil,1602.661mil) on Top Layer And Track (3653mil,1583.661mil)(3697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R53-2(3675mil,1602.661mil) on Top Layer And Track (3697mil,1583.661mil)(3697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R54-1(3925mil,1664.661mil) on Top Layer And Track (3903mil,1583.661mil)(3903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-1(3925mil,1664.661mil) on Top Layer And Track (3903mil,1684.661mil)(3947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R54-1(3925mil,1664.661mil) on Top Layer And Track (3947mil,1583.661mil)(3947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R54-2(3925mil,1602.661mil) on Top Layer And Track (3903mil,1583.661mil)(3903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R54-2(3925mil,1602.661mil) on Top Layer And Track (3903mil,1583.661mil)(3947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R54-2(3925mil,1602.661mil) on Top Layer And Track (3947mil,1583.661mil)(3947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R55-1(4175mil,1664.661mil) on Top Layer And Track (4153mil,1583.661mil)(4153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-1(4175mil,1664.661mil) on Top Layer And Track (4153mil,1684.661mil)(4197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R55-1(4175mil,1664.661mil) on Top Layer And Track (4197mil,1583.661mil)(4197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R55-2(4175mil,1602.661mil) on Top Layer And Track (4153mil,1583.661mil)(4153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R55-2(4175mil,1602.661mil) on Top Layer And Track (4153mil,1583.661mil)(4197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R55-2(4175mil,1602.661mil) on Top Layer And Track (4197mil,1583.661mil)(4197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R56-1(4425mil,1664.661mil) on Top Layer And Track (4403mil,1583.661mil)(4403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R56-1(4425mil,1664.661mil) on Top Layer And Track (4403mil,1684.661mil)(4447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R56-1(4425mil,1664.661mil) on Top Layer And Track (4447mil,1583.661mil)(4447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R56-2(4425mil,1602.661mil) on Top Layer And Track (4403mil,1583.661mil)(4403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R56-2(4425mil,1602.661mil) on Top Layer And Track (4403mil,1583.661mil)(4447mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R56-2(4425mil,1602.661mil) on Top Layer And Track (4447mil,1583.661mil)(4447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-1(4675mil,1664.661mil) on Top Layer And Track (4653mil,1583.661mil)(4653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-1(4675mil,1664.661mil) on Top Layer And Track (4653mil,1684.661mil)(4697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-1(4675mil,1664.661mil) on Top Layer And Track (4697mil,1583.661mil)(4697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-2(4675mil,1602.661mil) on Top Layer And Track (4653mil,1583.661mil)(4653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R57-2(4675mil,1602.661mil) on Top Layer And Track (4653mil,1583.661mil)(4697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R57-2(4675mil,1602.661mil) on Top Layer And Track (4697mil,1583.661mil)(4697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-1(4925mil,1664.661mil) on Top Layer And Track (4903mil,1583.661mil)(4903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R58-1(4925mil,1664.661mil) on Top Layer And Track (4903mil,1684.661mil)(4947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-1(4925mil,1664.661mil) on Top Layer And Track (4947mil,1583.661mil)(4947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-2(4925mil,1602.661mil) on Top Layer And Track (4903mil,1583.661mil)(4903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R58-2(4925mil,1602.661mil) on Top Layer And Track (4903mil,1583.661mil)(4947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R58-2(4925mil,1602.661mil) on Top Layer And Track (4947mil,1583.661mil)(4947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-1(5175mil,1664.661mil) on Top Layer And Track (5153mil,1583.661mil)(5153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-1(5175mil,1664.661mil) on Top Layer And Track (5153mil,1684.661mil)(5197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-1(5175mil,1664.661mil) on Top Layer And Track (5197mil,1583.661mil)(5197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-2(5175mil,1602.661mil) on Top Layer And Track (5153mil,1583.661mil)(5153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R59-2(5175mil,1602.661mil) on Top Layer And Track (5153mil,1583.661mil)(5197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R59-2(5175mil,1602.661mil) on Top Layer And Track (5197mil,1583.661mil)(5197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R60-1(5425mil,1664.661mil) on Top Layer And Track (5403mil,1583.661mil)(5403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-1(5425mil,1664.661mil) on Top Layer And Track (5403mil,1684.661mil)(5447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R60-1(5425mil,1664.661mil) on Top Layer And Track (5447mil,1583.661mil)(5447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R60-2(5425mil,1602.661mil) on Top Layer And Track (5403mil,1583.661mil)(5403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R60-2(5425mil,1602.661mil) on Top Layer And Track (5403mil,1583.661mil)(5447mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R60-2(5425mil,1602.661mil) on Top Layer And Track (5447mil,1583.661mil)(5447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R6-1(3637.598mil,1312.661mil) on Top Layer And Track (3615.598mil,1292.661mil)(3615.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-1(3637.598mil,1312.661mil) on Top Layer And Track (3615.598mil,1292.661mil)(3659.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R6-1(3637.598mil,1312.661mil) on Top Layer And Track (3659.598mil,1292.661mil)(3659.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R61-2(5675mil,1602.661mil) on Top Layer And Track (5653mil,1583.661mil)(5653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R61-2(5675mil,1602.661mil) on Top Layer And Track (5653mil,1583.661mil)(5697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R61-2(5675mil,1602.661mil) on Top Layer And Track (5697mil,1583.661mil)(5697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R6-2(3637.598mil,1374.661mil) on Top Layer And Track (3607mil,1402.661mil)(3743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R6-2(3637.598mil,1374.661mil) on Top Layer And Track (3615.598mil,1292.661mil)(3615.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R6-2(3637.598mil,1374.661mil) on Top Layer And Track (3615.598mil,1393.661mil)(3659.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R6-2(3637.598mil,1374.661mil) on Top Layer And Track (3659.598mil,1292.661mil)(3659.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R62-1(5925mil,1664.661mil) on Top Layer And Track (5903mil,1583.661mil)(5903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-1(5925mil,1664.661mil) on Top Layer And Track (5903mil,1684.661mil)(5947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R62-1(5925mil,1664.661mil) on Top Layer And Track (5947mil,1583.661mil)(5947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R62-2(5925mil,1602.661mil) on Top Layer And Track (5903mil,1583.661mil)(5903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R62-2(5925mil,1602.661mil) on Top Layer And Track (5903mil,1583.661mil)(5947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R62-2(5925mil,1602.661mil) on Top Layer And Track (5947mil,1583.661mil)(5947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.306mil < 10mil) Between Pad R63-1(6050mil,1387.661mil) on Top Layer And Text "R25" (5995mil,1360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.306mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R63-1(6050mil,1387.661mil) on Top Layer And Track (6028mil,1367.661mil)(6028mil,1468.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R63-1(6050mil,1387.661mil) on Top Layer And Track (6028mil,1367.661mil)(6072mil,1367.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R63-1(6050mil,1387.661mil) on Top Layer And Track (6072mil,1367.661mil)(6072mil,1468.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R63-2(6050mil,1449.661mil) on Top Layer And Track (6028mil,1367.661mil)(6028mil,1468.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R63-2(6050mil,1449.661mil) on Top Layer And Track (6028mil,1468.661mil)(6072mil,1468.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R63-2(6050mil,1449.661mil) on Top Layer And Track (6072mil,1367.661mil)(6072mil,1468.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R64-1(6175mil,1664.661mil) on Top Layer And Track (6153mil,1583.661mil)(6153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R64-1(6175mil,1664.661mil) on Top Layer And Track (6153mil,1684.661mil)(6197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R64-1(6175mil,1664.661mil) on Top Layer And Track (6197mil,1583.661mil)(6197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R64-2(6175mil,1602.661mil) on Top Layer And Track (6153mil,1583.661mil)(6153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R64-2(6175mil,1602.661mil) on Top Layer And Track (6153mil,1583.661mil)(6197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R64-2(6175mil,1602.661mil) on Top Layer And Track (6197mil,1583.661mil)(6197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R65-1(6425mil,1664.661mil) on Top Layer And Track (6403mil,1583.661mil)(6403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R65-1(6425mil,1664.661mil) on Top Layer And Track (6403mil,1684.661mil)(6447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R65-1(6425mil,1664.661mil) on Top Layer And Track (6447mil,1583.661mil)(6447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R65-2(6425mil,1602.661mil) on Top Layer And Track (6403mil,1583.661mil)(6403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R65-2(6425mil,1602.661mil) on Top Layer And Track (6403mil,1583.661mil)(6447mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R65-2(6425mil,1602.661mil) on Top Layer And Track (6447mil,1583.661mil)(6447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R66-1(6675mil,1664.661mil) on Top Layer And Track (6653mil,1583.661mil)(6653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-1(6675mil,1664.661mil) on Top Layer And Track (6653mil,1684.661mil)(6697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R66-1(6675mil,1664.661mil) on Top Layer And Track (6697mil,1583.661mil)(6697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R66-2(6675mil,1602.661mil) on Top Layer And Track (6653mil,1583.661mil)(6653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R66-2(6675mil,1602.661mil) on Top Layer And Track (6653mil,1583.661mil)(6697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R66-2(6675mil,1602.661mil) on Top Layer And Track (6697mil,1583.661mil)(6697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R67-1(6925mil,1664.661mil) on Top Layer And Track (6903mil,1583.661mil)(6903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R67-1(6925mil,1664.661mil) on Top Layer And Track (6903mil,1684.661mil)(6947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R67-1(6925mil,1664.661mil) on Top Layer And Track (6947mil,1583.661mil)(6947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R67-2(6925mil,1602.661mil) on Top Layer And Track (6903mil,1583.661mil)(6903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R67-2(6925mil,1602.661mil) on Top Layer And Track (6903mil,1583.661mil)(6947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R67-2(6925mil,1602.661mil) on Top Layer And Track (6947mil,1583.661mil)(6947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R68-1(7175mil,1664.661mil) on Top Layer And Track (7153mil,1583.661mil)(7153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R68-1(7175mil,1664.661mil) on Top Layer And Track (7153mil,1684.661mil)(7197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R68-1(7175mil,1664.661mil) on Top Layer And Track (7197mil,1583.661mil)(7197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R68-2(7175mil,1602.661mil) on Top Layer And Track (7153mil,1583.661mil)(7153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R68-2(7175mil,1602.661mil) on Top Layer And Track (7153mil,1583.661mil)(7197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R68-2(7175mil,1602.661mil) on Top Layer And Track (7197mil,1583.661mil)(7197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R69-1(7425mil,1664.661mil) on Top Layer And Track (7403mil,1583.661mil)(7403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R69-1(7425mil,1664.661mil) on Top Layer And Track (7403mil,1684.661mil)(7447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R69-1(7425mil,1664.661mil) on Top Layer And Track (7447mil,1583.661mil)(7447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R69-2(7425mil,1602.661mil) on Top Layer And Track (7403mil,1583.661mil)(7403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R69-2(7425mil,1602.661mil) on Top Layer And Track (7403mil,1583.661mil)(7447mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R69-2(7425mil,1602.661mil) on Top Layer And Track (7447mil,1583.661mil)(7447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-1(7675mil,1664.661mil) on Top Layer And Track (7653mil,1583.661mil)(7653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R70-1(7675mil,1664.661mil) on Top Layer And Track (7653mil,1684.661mil)(7697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-1(7675mil,1664.661mil) on Top Layer And Track (7697mil,1583.661mil)(7697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-2(7675mil,1602.661mil) on Top Layer And Track (7653mil,1583.661mil)(7653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R70-2(7675mil,1602.661mil) on Top Layer And Track (7653mil,1583.661mil)(7697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R70-2(7675mil,1602.661mil) on Top Layer And Track (7697mil,1583.661mil)(7697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-1(3712.402mil,1312.661mil) on Top Layer And Track (3690.402mil,1292.661mil)(3690.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-1(3712.402mil,1312.661mil) on Top Layer And Track (3690.402mil,1292.661mil)(3734.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-1(3712.402mil,1312.661mil) on Top Layer And Track (3734.402mil,1292.661mil)(3734.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-1(7925mil,1664.661mil) on Top Layer And Track (7903mil,1583.661mil)(7903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-1(7925mil,1664.661mil) on Top Layer And Track (7903mil,1684.661mil)(7947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-1(7925mil,1664.661mil) on Top Layer And Track (7947mil,1583.661mil)(7947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-2(7925mil,1602.661mil) on Top Layer And Track (7903mil,1583.661mil)(7903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R71-2(7925mil,1602.661mil) on Top Layer And Track (7903mil,1583.661mil)(7947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R71-2(7925mil,1602.661mil) on Top Layer And Track (7947mil,1583.661mil)(7947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R7-2(3712.402mil,1374.661mil) on Top Layer And Track (3607mil,1402.661mil)(3743mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-2(3712.402mil,1374.661mil) on Top Layer And Track (3690.402mil,1292.661mil)(3690.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R7-2(3712.402mil,1374.661mil) on Top Layer And Track (3690.402mil,1393.661mil)(3734.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R7-2(3712.402mil,1374.661mil) on Top Layer And Track (3734.402mil,1292.661mil)(3734.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-1(8175mil,1664.661mil) on Top Layer And Track (8153mil,1583.661mil)(8153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R72-1(8175mil,1664.661mil) on Top Layer And Track (8153mil,1684.661mil)(8197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-1(8175mil,1664.661mil) on Top Layer And Track (8197mil,1583.661mil)(8197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-2(8175mil,1602.661mil) on Top Layer And Track (8153mil,1583.661mil)(8153mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R72-2(8175mil,1602.661mil) on Top Layer And Track (8153mil,1583.661mil)(8197mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R72-2(8175mil,1602.661mil) on Top Layer And Track (8197mil,1583.661mil)(8197mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R73-1(8425mil,1664.661mil) on Top Layer And Track (8403mil,1583.661mil)(8403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R73-1(8425mil,1664.661mil) on Top Layer And Track (8403mil,1684.661mil)(8447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R73-1(8425mil,1664.661mil) on Top Layer And Track (8447mil,1583.661mil)(8447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R73-2(8425mil,1602.661mil) on Top Layer And Track (8403mil,1583.661mil)(8403mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R73-2(8425mil,1602.661mil) on Top Layer And Track (8403mil,1583.661mil)(8447mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R73-2(8425mil,1602.661mil) on Top Layer And Track (8447mil,1583.661mil)(8447mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R74-1(8675mil,1664.661mil) on Top Layer And Track (8653mil,1583.661mil)(8653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R74-1(8675mil,1664.661mil) on Top Layer And Track (8653mil,1684.661mil)(8697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R74-1(8675mil,1664.661mil) on Top Layer And Track (8697mil,1583.661mil)(8697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R74-2(8675mil,1602.661mil) on Top Layer And Track (8653mil,1583.661mil)(8653mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R74-2(8675mil,1602.661mil) on Top Layer And Track (8653mil,1583.661mil)(8697mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R74-2(8675mil,1602.661mil) on Top Layer And Track (8697mil,1583.661mil)(8697mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R75-1(8925mil,1664.661mil) on Top Layer And Track (8903mil,1583.661mil)(8903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R75-1(8925mil,1664.661mil) on Top Layer And Track (8903mil,1684.661mil)(8947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R75-1(8925mil,1664.661mil) on Top Layer And Track (8947mil,1583.661mil)(8947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R75-2(8925mil,1602.661mil) on Top Layer And Track (8903mil,1583.661mil)(8903mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R75-2(8925mil,1602.661mil) on Top Layer And Track (8903mil,1583.661mil)(8947mil,1583.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R75-2(8925mil,1602.661mil) on Top Layer And Track (8947mil,1583.661mil)(8947mil,1684.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R77-1(3425.236mil,1510.394mil) on Bottom Layer And Track (3350.236mil,1463.898mil)(3350.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R77-1(3425.236mil,1510.394mil) on Bottom Layer And Track (3350.236mil,1463.898mil)(3500.236mil,1463.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R77-1(3425.236mil,1510.394mil) on Bottom Layer And Track (3500.236mil,1463.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3145mil,1825mil)(3385mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3350.236mil,1463.898mil)(3350.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3350.236mil,1823.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.099mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3380mil,1825mil)(3380mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3385mil,1825mil)(3385mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3400mil,1825mil)(3400mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.099mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3400mil,1825mil)(3640mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.099mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R77-2(3425.236mil,1777.401mil) on Bottom Layer And Track (3500.236mil,1463.898mil)(3500.236mil,1823.898mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R78-1(3675mil,1510.158mil) on Bottom Layer And Track (3600mil,1463.661mil)(3600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R78-1(3675mil,1510.158mil) on Bottom Layer And Track (3600mil,1463.661mil)(3750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R78-1(3675mil,1510.158mil) on Bottom Layer And Track (3750mil,1463.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3400mil,1825mil)(3640mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3600mil,1463.661mil)(3600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3600mil,1823.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3635mil,1825mil)(3635mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3640mil,1825mil)(3640mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3655mil,1825mil)(3655mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3655mil,1825mil)(3895mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R78-2(3675mil,1777.165mil) on Bottom Layer And Track (3750mil,1463.661mil)(3750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R79-1(3925mil,1510.158mil) on Bottom Layer And Track (3850mil,1463.661mil)(3850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R79-1(3925mil,1510.158mil) on Bottom Layer And Track (3850mil,1463.661mil)(4000mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R79-1(3925mil,1510.158mil) on Bottom Layer And Track (4000mil,1463.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3655mil,1825mil)(3895mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3850mil,1463.661mil)(3850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3850mil,1823.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3890mil,1825mil)(3890mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3895mil,1825mil)(3895mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3910mil,1825mil)(3910mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (3910mil,1825mil)(4150mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R79-2(3925mil,1777.165mil) on Bottom Layer And Track (4000mil,1463.661mil)(4000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R80-1(4175mil,1510.158mil) on Bottom Layer And Track (4100mil,1463.661mil)(4100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R80-1(4175mil,1510.158mil) on Bottom Layer And Track (4100mil,1463.661mil)(4250mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R80-1(4175mil,1510.158mil) on Bottom Layer And Track (4250mil,1463.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (3910mil,1825mil)(4150mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4100mil,1463.661mil)(4100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4100mil,1823.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4145mil,1825mil)(4145mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4150mil,1825mil)(4150mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4170mil,1825mil)(4170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4170mil,1825mil)(4410mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R80-2(4175mil,1777.165mil) on Bottom Layer And Track (4250mil,1463.661mil)(4250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad R8-1(3887.598mil,1312.661mil) on Top Layer And Text "R8" (3827mil,1358.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-1(3887.598mil,1312.661mil) on Top Layer And Track (3865.598mil,1292.661mil)(3865.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-1(3887.598mil,1312.661mil) on Top Layer And Track (3865.598mil,1292.661mil)(3909.598mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-1(3887.598mil,1312.661mil) on Top Layer And Track (3909.598mil,1292.661mil)(3909.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R81-1(4425mil,1510.158mil) on Bottom Layer And Track (4350mil,1463.661mil)(4350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R81-1(4425mil,1510.158mil) on Bottom Layer And Track (4350mil,1463.661mil)(4500mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R81-1(4425mil,1510.158mil) on Bottom Layer And Track (4500mil,1463.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4170mil,1825mil)(4410mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4350mil,1463.661mil)(4350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4350mil,1823.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4405mil,1825mil)(4405mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4410mil,1825mil)(4410mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4420mil,1825mil)(4420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4420mil,1825mil)(4660mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R81-2(4425mil,1777.165mil) on Bottom Layer And Track (4500mil,1463.661mil)(4500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.108mil < 10mil) Between Pad R8-2(3887.598mil,1374.661mil) on Top Layer And Text "R8" (3827mil,1358.666mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R8-2(3887.598mil,1374.661mil) on Top Layer And Track (3857mil,1402.661mil)(3993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-2(3887.598mil,1374.661mil) on Top Layer And Track (3865.598mil,1292.661mil)(3865.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R8-2(3887.598mil,1374.661mil) on Top Layer And Track (3865.598mil,1393.661mil)(3909.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R8-2(3887.598mil,1374.661mil) on Top Layer And Track (3909.598mil,1292.661mil)(3909.598mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R82-1(4675mil,1510.158mil) on Bottom Layer And Track (4600mil,1463.661mil)(4600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R82-1(4675mil,1510.158mil) on Bottom Layer And Track (4600mil,1463.661mil)(4750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R82-1(4675mil,1510.158mil) on Bottom Layer And Track (4750mil,1463.661mil)(4750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4420mil,1825mil)(4660mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4600mil,1463.661mil)(4600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4600mil,1823.661mil)(4750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4655mil,1825mil)(4655mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4660mil,1825mil)(4660mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4675mil,1825mil)(4675mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4675mil,1825mil)(4915mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R82-2(4675mil,1777.165mil) on Bottom Layer And Track (4750mil,1463.661mil)(4750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R83-1(4925mil,1510.158mil) on Bottom Layer And Track (4850mil,1463.661mil)(4850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R83-1(4925mil,1510.158mil) on Bottom Layer And Track (4850mil,1463.661mil)(5000mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R83-1(4925mil,1510.158mil) on Bottom Layer And Track (5000mil,1463.661mil)(5000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4675mil,1825mil)(4915mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4850mil,1463.661mil)(4850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4850mil,1823.661mil)(5000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4910mil,1825mil)(4910mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4915mil,1825mil)(4915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4930mil,1825mil)(4930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (4930mil,1825mil)(5170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R83-2(4925mil,1777.165mil) on Bottom Layer And Track (5000mil,1463.661mil)(5000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R84-1(5175mil,1510.158mil) on Bottom Layer And Track (5100mil,1463.661mil)(5100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R84-1(5175mil,1510.158mil) on Bottom Layer And Track (5100mil,1463.661mil)(5250mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R84-1(5175mil,1510.158mil) on Bottom Layer And Track (5250mil,1463.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (4930mil,1825mil)(5170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5100mil,1463.661mil)(5100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5100mil,1823.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5165mil,1825mil)(5165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5170mil,1825mil)(5170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5180mil,1825mil)(5180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5180mil,1825mil)(5420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R84-2(5175mil,1777.165mil) on Bottom Layer And Track (5250mil,1463.661mil)(5250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R85-1(5425mil,1510.158mil) on Bottom Layer And Track (5350mil,1463.661mil)(5350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R85-1(5425mil,1510.158mil) on Bottom Layer And Track (5350mil,1463.661mil)(5500mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R85-1(5425mil,1510.158mil) on Bottom Layer And Track (5500mil,1463.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5180mil,1825mil)(5420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5350mil,1463.661mil)(5350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5350mil,1823.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5415mil,1825mil)(5415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5420mil,1825mil)(5420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5430mil,1825mil)(5430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5430mil,1825mil)(5670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R85-2(5425mil,1777.165mil) on Bottom Layer And Track (5500mil,1463.661mil)(5500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R86-1(5675mil,1510.158mil) on Bottom Layer And Track (5600mil,1463.661mil)(5600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R86-1(5675mil,1510.158mil) on Bottom Layer And Track (5600mil,1463.661mil)(5750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R86-1(5675mil,1510.158mil) on Bottom Layer And Track (5750mil,1463.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5430mil,1825mil)(5670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5600mil,1463.661mil)(5600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5600mil,1823.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5665mil,1825mil)(5665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5670mil,1825mil)(5670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5680mil,1825mil)(5680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5680mil,1825mil)(5920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R86-2(5675mil,1777.165mil) on Bottom Layer And Track (5750mil,1463.661mil)(5750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5680mil,1825mil)(5920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5850mil,1463.661mil)(5850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5850mil,1823.661mil)(6000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5915mil,1825mil)(5915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5920mil,1825mil)(5920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5930mil,1825mil)(5930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (5930mil,1825mil)(6170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R87-2(5925mil,1777.165mil) on Bottom Layer And Track (6000mil,1463.661mil)(6000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R89-1(6425mil,1510.158mil) on Bottom Layer And Track (6350mil,1463.661mil)(6350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R89-1(6425mil,1510.158mil) on Bottom Layer And Track (6350mil,1463.661mil)(6500mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R89-1(6425mil,1510.158mil) on Bottom Layer And Track (6500mil,1463.661mil)(6500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R90-1(6675mil,1510.158mil) on Bottom Layer And Track (6600mil,1463.661mil)(6600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R90-1(6675mil,1510.158mil) on Bottom Layer And Track (6600mil,1463.661mil)(6750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R90-1(6675mil,1510.158mil) on Bottom Layer And Track (6750mil,1463.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6430mil,1825mil)(6670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6600mil,1463.661mil)(6600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6600mil,1823.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6665mil,1825mil)(6665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6670mil,1825mil)(6670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6680mil,1825mil)(6680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6680mil,1825mil)(6920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R90-2(6675mil,1777.165mil) on Bottom Layer And Track (6750mil,1463.661mil)(6750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-1(3962.402mil,1312.661mil) on Top Layer And Track (3940.402mil,1292.661mil)(3940.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-1(3962.402mil,1312.661mil) on Top Layer And Track (3940.402mil,1292.661mil)(3984.402mil,1292.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-1(3962.402mil,1312.661mil) on Top Layer And Track (3984.402mil,1292.661mil)(3984.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R91-1(6925mil,1510.158mil) on Bottom Layer And Track (6850mil,1463.661mil)(6850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R91-1(6925mil,1510.158mil) on Bottom Layer And Track (6850mil,1463.661mil)(7000mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R91-1(6925mil,1510.158mil) on Bottom Layer And Track (7000mil,1463.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6680mil,1825mil)(6920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6850mil,1463.661mil)(6850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6850mil,1823.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6915mil,1825mil)(6915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6920mil,1825mil)(6920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6930mil,1825mil)(6930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (6930mil,1825mil)(7170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R91-2(6925mil,1777.165mil) on Bottom Layer And Track (7000mil,1463.661mil)(7000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.5mil < 10mil) Between Pad R9-2(3962.402mil,1374.661mil) on Top Layer And Track (3857mil,1402.661mil)(3993mil,1402.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-2(3962.402mil,1374.661mil) on Top Layer And Track (3940.402mil,1292.661mil)(3940.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R9-2(3962.402mil,1374.661mil) on Top Layer And Track (3940.402mil,1393.661mil)(3984.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.5mil < 10mil) Between Pad R9-2(3962.402mil,1374.661mil) on Top Layer And Track (3984.402mil,1292.661mil)(3984.402mil,1393.661mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R92-1(7175mil,1510.158mil) on Bottom Layer And Track (7100mil,1463.661mil)(7100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R92-1(7175mil,1510.158mil) on Bottom Layer And Track (7100mil,1463.661mil)(7250mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R92-1(7175mil,1510.158mil) on Bottom Layer And Track (7250mil,1463.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (6930mil,1825mil)(7170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7100mil,1463.661mil)(7100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7100mil,1823.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7165mil,1825mil)(7165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7170mil,1825mil)(7170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7180mil,1825mil)(7180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7180mil,1825mil)(7420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R92-2(7175mil,1777.165mil) on Bottom Layer And Track (7250mil,1463.661mil)(7250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R93-1(7425mil,1510.158mil) on Bottom Layer And Track (7350mil,1463.661mil)(7350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R93-1(7425mil,1510.158mil) on Bottom Layer And Track (7350mil,1463.661mil)(7500mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R93-1(7425mil,1510.158mil) on Bottom Layer And Track (7500mil,1463.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7180mil,1825mil)(7420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7350mil,1463.661mil)(7350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7350mil,1823.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7415mil,1825mil)(7415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7420mil,1825mil)(7420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7430mil,1825mil)(7430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7430mil,1825mil)(7670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R93-2(7425mil,1777.165mil) on Bottom Layer And Track (7500mil,1463.661mil)(7500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R94-1(7675mil,1510.158mil) on Bottom Layer And Track (7600mil,1463.661mil)(7600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R94-1(7675mil,1510.158mil) on Bottom Layer And Track (7600mil,1463.661mil)(7750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R94-1(7675mil,1510.158mil) on Bottom Layer And Track (7750mil,1463.661mil)(7750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7430mil,1825mil)(7670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7600mil,1463.661mil)(7600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7600mil,1823.661mil)(7750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7665mil,1825mil)(7665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7670mil,1825mil)(7670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7680mil,1825mil)(7680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7680mil,1825mil)(7920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R94-2(7675mil,1777.165mil) on Bottom Layer And Track (7750mil,1463.661mil)(7750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R95-1(7925mil,1510.158mil) on Bottom Layer And Track (7850mil,1463.661mil)(7850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R95-1(7925mil,1510.158mil) on Bottom Layer And Track (7850mil,1463.661mil)(8000mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R95-1(7925mil,1510.158mil) on Bottom Layer And Track (8000mil,1463.661mil)(8000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7680mil,1825mil)(7920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7850mil,1463.661mil)(7850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7850mil,1823.661mil)(8000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7915mil,1825mil)(7915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7920mil,1825mil)(7920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7930mil,1825mil)(7930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (7930mil,1825mil)(8170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R95-2(7925mil,1777.165mil) on Bottom Layer And Track (8000mil,1463.661mil)(8000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R96-1(8175mil,1510.158mil) on Bottom Layer And Track (8100mil,1463.661mil)(8100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R96-1(8175mil,1510.158mil) on Bottom Layer And Track (8100mil,1463.661mil)(8250mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R96-1(8175mil,1510.158mil) on Bottom Layer And Track (8250mil,1463.661mil)(8250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (7930mil,1825mil)(8170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8100mil,1463.661mil)(8100mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8100mil,1823.661mil)(8250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8165mil,1825mil)(8165mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8170mil,1825mil)(8170mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8180mil,1825mil)(8180mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8180mil,1825mil)(8420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R96-2(8175mil,1777.165mil) on Bottom Layer And Track (8250mil,1463.661mil)(8250mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R97-1(8425mil,1510.158mil) on Bottom Layer And Track (8350mil,1463.661mil)(8350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R97-1(8425mil,1510.158mil) on Bottom Layer And Track (8350mil,1463.661mil)(8500mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R97-1(8425mil,1510.158mil) on Bottom Layer And Track (8500mil,1463.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8180mil,1825mil)(8420mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8350mil,1463.661mil)(8350mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8350mil,1823.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8415mil,1825mil)(8415mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8420mil,1825mil)(8420mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8430mil,1825mil)(8430mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8430mil,1825mil)(8670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R97-2(8425mil,1777.165mil) on Bottom Layer And Track (8500mil,1463.661mil)(8500mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R98-1(8675mil,1510.158mil) on Bottom Layer And Track (8600mil,1463.661mil)(8600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R98-1(8675mil,1510.158mil) on Bottom Layer And Track (8600mil,1463.661mil)(8750mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R98-1(8675mil,1510.158mil) on Bottom Layer And Track (8750mil,1463.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8430mil,1825mil)(8670mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8600mil,1463.661mil)(8600mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8600mil,1823.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8665mil,1825mil)(8665mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8670mil,1825mil)(8670mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8680mil,1825mil)(8680mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8680mil,1825mil)(8920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R98-2(8675mil,1777.165mil) on Bottom Layer And Track (8750mil,1463.661mil)(8750mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-1(8925mil,1510.158mil) on Bottom Layer And Track (8850mil,1463.661mil)(8850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R99-1(8925mil,1510.158mil) on Bottom Layer And Track (8850mil,1463.661mil)(9000mil,1463.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-1(8925mil,1510.158mil) on Bottom Layer And Track (9000mil,1463.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8680mil,1825mil)(8920mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8850mil,1463.661mil)(8850mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.996mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8850mil,1823.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.996mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.335mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8915mil,1825mil)(8915mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [6.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8920mil,1825mil)(8920mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8930mil,1825mil)(8930mil,1945mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.335mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (8930mil,1825mil)(9170mil,1825mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.335mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad R99-2(8925mil,1777.165mil) on Bottom Layer And Track (9000mil,1463.661mil)(9000mil,1823.661mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-1(4780.788mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U1-1(4780.788mil,983.425mil) on Top Layer And Track (4800.473mil,947.992mil)(4800.473mil,1018.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-10(4603.623mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-11(4583.938mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-12(4564.252mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-13(4544.568mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-14(4524.882mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-15(4505.197mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-16(4485.512mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-17(4465.827mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-18(4446.142mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-19(4426.457mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-2(4761.103mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-20(4406.772mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-21(4387.087mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-22(4367.402mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-23(4347.717mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-24(4328.032mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.112mil < 10mil) Between Pad U1-25(4328.032mil,703.898mil) on Top Layer And Text "C63" (4340mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-25(4328.032mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-26(4347.717mil,703.898mil) on Top Layer And Text "C63" (4340mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-26(4347.717mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-27(4367.402mil,703.898mil) on Top Layer And Text "C63" (4340mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-27(4367.402mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U1-28(4387.087mil,703.898mil) on Top Layer And Text "C63" (4340mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-28(4387.087mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.084mil < 10mil) Between Pad U1-29(4406.772mil,703.898mil) on Top Layer And Text "C63" (4340mil,645mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.084mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-29(4406.772mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-3(4741.418mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-30(4426.457mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-31(4446.142mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-32(4465.827mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-35(4524.882mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-36(4544.568mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-37(4564.252mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-38(4583.938mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-39(4603.623mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-4(4721.733mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-40(4623.308mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-41(4642.993mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-42(4662.678mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-43(4682.363mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-44(4702.048mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-45(4721.733mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-46(4741.418mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-47(4761.103mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-48(4780.788mil,703.898mil) on Top Layer And Track (4302.441mil,753.11mil)(4806.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-5(4702.048mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-6(4682.363mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U1-7(4662.678mil,983.425mil) on Top Layer And Track (4302.441mil,934.213mil)(4806.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-1(7820.788mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U2-1(7820.788mil,983.425mil) on Top Layer And Track (7840.473mil,947.992mil)(7840.473mil,1018.858mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-10(7643.623mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-11(7623.938mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-12(7604.252mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-13(7584.568mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-14(7564.882mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-15(7545.197mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-16(7525.512mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-19(7466.457mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-2(7801.103mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-20(7446.772mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-21(7427.087mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-22(7407.402mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-23(7387.717mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-24(7368.032mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-25(7368.032mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U2-26(7387.717mil,703.898mil) on Top Layer And Text "C62" (7383mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-26(7387.717mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.713mil < 10mil) Between Pad U2-27(7407.402mil,703.898mil) on Top Layer And Text "C62" (7383mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.713mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-27(7407.402mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U2-28(7427.087mil,703.898mil) on Top Layer And Text "C62" (7383mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-28(7427.087mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.676mil < 10mil) Between Pad U2-29(7446.772mil,703.898mil) on Top Layer And Text "C62" (7383mil,634mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.676mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-29(7446.772mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-3(7781.418mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-30(7466.457mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-31(7486.142mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-32(7505.827mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-33(7525.512mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-34(7545.197mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-35(7564.882mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-36(7584.568mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-37(7604.252mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-38(7623.938mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-39(7643.623mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-4(7761.733mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-40(7663.308mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-41(7682.993mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.555mil < 10mil) Between Pad U2-44(7742.048mil,703.898mil) on Top Layer And Text "R113" (7723mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.555mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-44(7742.048mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.768mil < 10mil) Between Pad U2-45(7761.733mil,703.898mil) on Top Layer And Text "R113" (7723mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-45(7761.733mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.533mil < 10mil) Between Pad U2-46(7781.418mil,703.898mil) on Top Layer And Text "R113" (7723mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.533mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-46(7781.418mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U2-47(7801.103mil,703.898mil) on Top Layer And Text "R113" (7723mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-47(7801.103mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.593mil < 10mil) Between Pad U2-48(7820.788mil,703.898mil) on Top Layer And Text "R113" (7723mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.593mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-48(7820.788mil,703.898mil) on Top Layer And Track (7342.441mil,753.11mil)(7846.378mil,753.11mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-5(7742.048mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-6(7722.363mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-7(7702.678mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-8(7682.993mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.843mil < 10mil) Between Pad U2-9(7663.308mil,983.425mil) on Top Layer And Track (7342.441mil,934.213mil)(7846.378mil,934.213mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.843mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Pad U3-1(2414.036mil,1438.071mil) on Top Layer And Track (2272.028mil,1427.44mil)(2390.138mil,1427.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-1(2414.036mil,1438.071mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-10(2248.13mil,1556.181mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-11(2248.13mil,1536.496mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-12(2248.13mil,1516.811mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-14(2248.13mil,1477.44mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.473mil < 10mil) Between Pad U3-16(2248.13mil,1438.071mil) on Top Layer And Text "R129" (2177.815mil,1396.102mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-16(2248.13mil,1438.071mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Pad U3-16(2248.13mil,1438.071mil) on Top Layer And Track (2272.028mil,1427.44mil)(2390.138mil,1427.44mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-3(2414.036mil,1477.44mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-5(2414.036mil,1516.811mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-6(2414.036mil,1536.496mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-7(2414.036mil,1556.181mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.895mil < 10mil) Between Pad U3-8(2414.036mil,1575.866mil) on Top Layer And Track (2272.028mil,1585.708mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.895mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-8(2414.036mil,1575.866mil) on Top Layer And Track (2390.138mil,1427.44mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.398mil < 10mil) Between Pad U3-9(2248.13mil,1575.866mil) on Top Layer And Track (2272.028mil,1427.44mil)(2272.028mil,1585.708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.398mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.461mil < 10mil) Between Pad U3-9(2248.13mil,1575.866mil) on Top Layer And Track (2272.028mil,1585.708mil)(2390.138mil,1586.496mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.461mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.842mil < 10mil) Between Pad U4-1(1707.614mil,1024.803mil) on Bottom Layer And Track (1671.197mil,930.315mil)(1671.197mil,1044.488mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [9.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.906mil < 10mil) Between Pad U4-1(1707.614mil,1024.803mil) on Bottom Layer And Track (1684.976mil,1046.457mil)(1730.252mil,1046.457mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [5.906mil]
Rule Violations :2966

Processing Rule : Silk to Silk (Clearance=3mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.84mil < 3mil) Between Arc (8535.946mil,2212.933mil) on Top Overlay And Text "15" (8565.355mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0.84mil]
   Violation between Silk To Silk Clearance Constraint: (0.84mil < 3mil) Between Arc (8614.686mil,2212.933mil) on Top Overlay And Text "16" (8644.095mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0.84mil]
   Violation between Silk To Silk Clearance Constraint: (2.656mil < 3mil) Between Arc (8693.425mil,2126.319mil) on Top Overlay And Text "12" (8722.835mil,2147.5mil) on Top Overlay Silk Text to Silk Clearance [2.656mil]
   Violation between Silk To Silk Clearance Constraint: (0.84mil < 3mil) Between Arc (8693.425mil,2212.933mil) on Top Overlay And Text "17" (8722.835mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0.84mil]
   Violation between Silk To Silk Clearance Constraint: (1.566mil < 3mil) Between Arc (8929.645mil,2212.933mil) on Top Overlay And Text "20" (8962mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [1.566mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 3mil) Between Arc (9087.124mil,2212.933mil) on Top Overlay And Text "22" (9116.534mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 3mil) Between Arc (9165.864mil,2212.933mil) on Top Overlay And Text "23" (9195.274mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.84mil < 3mil) Between Arc (9244.604mil,2212.933mil) on Top Overlay And Text "24" (9274.014mil,2234.114mil) on Top Overlay Silk Text to Silk Clearance [0.84mil]
   Violation between Silk To Silk Clearance Constraint: (2.341mil < 3mil) Between Text "C59" (4201.857mil,495mil) on Top Overlay And Track (4289.173mil,487mil)(4289.173mil,533mil) on Top Overlay Silk Text to Silk Clearance [2.341mil]
Rule Violations :9

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Via (3858.762mil,649.402mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3953mil,649.402mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6807mil,649.402mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6898.762mil,649.402mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (6993mil,649.402mil) from Top Layer to Bottom Layer 
Rule Violations :5

Processing Rule : Board Clearance Constraint (Gap=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 2998
Waived Violations : 0
Time Elapsed        : 00:00:04